Analysis & Synthesis report for DE1_SOC_D8M_RTL
Wed Mar 15 12:54:36 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 20. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 32. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 34. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 35. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 36. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 37. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 54. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 55. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 56. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 57. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 58. Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 59. Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 60. Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 61. Source assignments for camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 62. Source assignments for camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 63. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 64. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 65. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 66. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 67. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 68. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 69. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 70. Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 71. Source assignments for camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated
 72. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux:cmd_demux
 73. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 74. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux
 75. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_001
 76. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 77. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 78. Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_004
 79. Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001
 82. Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 85. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 86. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 87. Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component
 88. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 89. Parameter Settings for User Entity Instance: Sdram_Control:u7
 90. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 91. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 92. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 93. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: RAW2RGB_J:u4
 97. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
101. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
102. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
103. Parameter Settings for User Entity Instance: VGA_Controller:u1
104. Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2
105. Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|VGA_Controller:vga2
109. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo
110. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo
111. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a
112. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b
114. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
115. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
116. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram
117. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
119. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
120. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
121. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
122. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy
123. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0
124. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
126. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
127. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
128. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator
129. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
130. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
131. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator
132. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
133. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
134. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
135. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent
138. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
141. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
144. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent
147. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|camera_module_mm_interconnect_0_router_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_003|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_005|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_006|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
165. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
166. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
167. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
168. Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
169. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller
170. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
171. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
172. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001
173. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
174. Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
175. altpll Parameter Settings by Entity Instance
176. dcfifo Parameter Settings by Entity Instance
177. scfifo Parameter Settings by Entity Instance
178. altsyncram Parameter Settings by Entity Instance
179. Port Connectivity Checks: "CLOCKMEM:ck3"
180. Port Connectivity Checks: "CLOCKMEM:ck2"
181. Port Connectivity Checks: "CLOCKMEM:ck1"
182. Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
183. Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller_001"
184. Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
185. Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller"
186. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
187. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
188. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
189. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode"
190. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode"
191. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode"
192. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|camera_module_mm_interconnect_0_router_default_decode:the_default_decode"
193. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo"
194. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent"
195. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
196. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
197. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
198. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
199. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo"
200. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent"
201. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
202. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
203. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
204. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
205. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator"
206. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
207. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
208. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator"
209. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
210. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
211. Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
212. Port Connectivity Checks: "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0"
213. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy"
214. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
215. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
216. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_pib:the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib"
217. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
218. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace|camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode:camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
219. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_itrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace"
220. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk"
221. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk"
222. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug"
223. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci"
224. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_test_bench:the_camera_module_nios2_gen2_0_cpu_test_bench"
225. Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0"
226. Port Connectivity Checks: "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic"
227. Port Connectivity Checks: "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0"
228. Port Connectivity Checks: "camera_module:img_reader"
229. Port Connectivity Checks: "img_cpu_reader:sdram_pix_reader|VGA_Controller:vga2"
230. Port Connectivity Checks: "img_cpu_reader:sdram_pix_reader"
231. Port Connectivity Checks: "VGA_Controller:u1"
232. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
233. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
234. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
235. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
236. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
237. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
238. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
239. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
240. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
241. Port Connectivity Checks: "FOCUS_ADJ:adl"
242. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
243. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
244. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
245. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
246. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
247. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
248. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
249. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
250. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
251. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
252. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
253. Port Connectivity Checks: "Sdram_Control:u7"
254. Port Connectivity Checks: "sdram_pll:u6"
255. Port Connectivity Checks: "VIDEO_PLL:pll_ref1"
256. Port Connectivity Checks: "pll_test:pll_ref"
257. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
258. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
259. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
260. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
261. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
262. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
263. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
264. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
265. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
266. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
267. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
268. Post-Synthesis Netlist Statistics for Top Partition
269. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
270. Elapsed Time Per Partition
271. Analysis & Synthesis Messages
272. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 15 12:54:36 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name           ; DE1_SOC_D8M_RTL                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3298                                        ;
; Total pins                      ; 226                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,457,152                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_RTL    ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                               ; Library       ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; camera_module/synthesis/camera_module.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v                                                                 ; camera_module ;
; camera_module/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v                                            ; camera_module ;
; camera_module/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_synchronizer.v                                          ; camera_module ;
; camera_module/synthesis/submodules/camera_module_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_irq_mapper.sv                                          ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v                                    ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v                  ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv                       ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv                           ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv                         ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv                       ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv                           ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv                     ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv                         ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv                        ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv                        ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv                        ; camera_module ;
; camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv                            ; camera_module ;
; camera_module/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_agent.sv                                        ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; camera_module ;
; camera_module/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_translator.sv                                   ; camera_module ;
; camera_module/synthesis/submodules/camera_module_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.hex                                   ; camera_module ;
; camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v                                     ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v                                         ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v                                     ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v                     ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; camera_module ;
; camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v                          ; camera_module ;
; camera_module/synthesis/submodules/camera_module_key_2.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_key_2.v                                                ; camera_module ;
; camera_module/synthesis/submodules/camera_module_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v                                          ; camera_module ;
; camera_module/synthesis/submodules/hps_pixel_transfer.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv                                                ; camera_module ;
; image_transfer/sdram_img_read_write.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv                                                                  ;               ;
; DE1_SOC_D8M_RTL.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v                                                                                       ;               ;
; V/CLOCK_DELAY.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v                                                                                         ;               ;
; V_D8M/VGA_RD_COUNTER.v                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v                                                                                  ;               ;
; V/I2C_WRITE_WDATA.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v                                                                                     ;               ;
; V/I2C_WRITE_PTR.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v                                                                                       ;               ;
; V/I2C_RESET_DELAY.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v                                                                                     ;               ;
; V/I2C_READ_DATA.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v                                                                                       ;               ;
; V/pll_test.v                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v                                                                                            ;               ;
; V/RESET_DELAY.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/RESET_DELAY.v                                                                                         ;               ;
; V/CLOCKMEM.v                                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCKMEM.v                                                                                            ;               ;
; V/sdram_pll.v                                                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v                                                                                           ; sdram_pll     ;
; VGA_Controller/VGA_Param.h                                                                              ; yes             ; User File                                    ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Param.h                                                                              ;               ;
; VGA_Controller/VGA_Controller.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v                                                                         ;               ;
; V_D8M/RAW2RGB_J.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v                                                                                       ;               ;
; V_D8M/RAW_RGB_BIN.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW_RGB_BIN.v                                                                                     ;               ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v                                                                              ;               ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v                                                                              ;               ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                                                       ;               ;
; V_D8M/Line_Buffer_J.v                                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v                                                                                   ;               ;
; V_D8M/int_line.v                                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v                                                                                        ;               ;
; V_Auto/VCM_I2C.v                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v                                                                                        ;               ;
; V_Auto/VCM_CTRL_P.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v                                                                                     ;               ;
; V_Auto/MODIFY_SYNC.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v                                                                                    ;               ;
; V_Auto/LCD_COUNTER.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v                                                                                    ;               ;
; V_Auto/I2C_DELAY.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v                                                                                      ;               ;
; V_Auto/FOCUS_ADJ.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v                                                                                      ;               ;
; V_Auto/F_VCM.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v                                                                                          ;               ;
; V_Auto/AUTO_SYNC_MODIFY.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v                                                                               ;               ;
; V_Auto/AUTO_FOCUS_ON.v                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v                                                                                  ;               ;
; V_Sdram_Control/Sdram_WR_FIFO.v                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v                                                                         ;               ;
; V_Sdram_Control/Sdram_RD_FIFO.v                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v                                                                         ;               ;
; V_Sdram_Control/Sdram_Params.h                                                                          ; yes             ; User File                                    ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Params.h                                                                          ;               ;
; V_Sdram_Control/Sdram_Control.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v                                                                         ;               ;
; V_Sdram_Control/sdr_data_path.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v                                                                         ;               ;
; V_Sdram_Control/control_interface.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v                                                                     ;               ;
; V_Sdram_Control/command.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v                                                                               ;               ;
; V/VIDEO_PLL.v                                                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v                                                                                           ;               ;
; altpll.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                          ;               ;
; aglobal181.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                      ;               ;
; stratix_pll.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                                     ;               ;
; stratixii_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                                   ;               ;
; cycloneii_pll.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                                   ;               ;
; db/pll_test_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/pll_test_altpll.v                                                                                    ;               ;
; db/video_pll_altpll.v                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/video_pll_altpll.v                                                                                   ;               ;
; db/sdram_pll_altpll.v                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v                                                                                   ;               ;
; dcfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                                          ;               ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                     ;               ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                     ;               ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                        ;               ;
; a_graycounter.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                                                   ;               ;
; a_fefifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                                                        ;               ;
; a_gray2bin.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                                                      ;               ;
; dffpipe.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                                         ;               ;
; alt_sync_fifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                                                   ;               ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                     ;               ;
; altsyncram_fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                                                 ;               ;
; db/dcfifo_kkp1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf                                                                                      ;               ;
; db/a_gray2bin_pab.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_gray2bin_pab.tdf                                                                                   ;               ;
; db/a_graycounter_ov6.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_ov6.tdf                                                                                ;               ;
; db/a_graycounter_kdc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_kdc.tdf                                                                                ;               ;
; db/altsyncram_f1b1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf                                                                                  ;               ;
; db/dffpipe_pe9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_pe9.tdf                                                                                      ;               ;
; db/alt_synch_pipe_fpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf                                                                               ;               ;
; db/dffpipe_0f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_0f9.tdf                                                                                      ;               ;
; db/alt_synch_pipe_gpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf                                                                               ;               ;
; db/dffpipe_1f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_1f9.tdf                                                                                      ;               ;
; db/cmpr_uu5.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_uu5.tdf                                                                                         ;               ;
; db/cmpr_tu5.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_tu5.tdf                                                                                         ;               ;
; db/mux_5r7.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_5r7.tdf                                                                                          ;               ;
; db/dcfifo_7lp1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf                                                                                      ;               ;
; db/alt_synch_pipe_hpl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf                                                                               ;               ;
; db/dffpipe_2f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_2f9.tdf                                                                                      ;               ;
; db/alt_synch_pipe_ipl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf                                                                               ;               ;
; db/dffpipe_3f9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_3f9.tdf                                                                                      ;               ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                      ;               ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                               ;               ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                         ;               ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                      ;               ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                       ;               ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                          ;               ;
; altram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                          ;               ;
; db/altsyncram_6lq1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf                                                                                  ;               ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                          ;               ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                       ;               ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                        ;               ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                        ;               ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                        ;               ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                        ;               ;
; db/scfifo_3291.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/scfifo_3291.tdf                                                                                      ;               ;
; db/a_dpfifo_5771.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_vg7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_vg7.tdf                                                                                         ;               ;
; db/altsyncram_7pu1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_7pu1.tdf                                                                                  ;               ;
; db/cntr_jgb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_jgb.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                 ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                       ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                   ;               ;
; db/altsyncram_msi1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_msi1.tdf                                                                                  ;               ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                           ;               ;
; db/altsyncram_qid1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_qid1.tdf                                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                            ;               ;
; db/altsyncram_s1o1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf                                                                                  ;               ;
; db/decode_ala.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/decode_ala.tdf                                                                                       ;               ;
; db/mux_7hb.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_7hb.tdf                                                                                          ;               ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                         ; altera_sld    ;
; db/ip/sld015eeb33/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                    ;               ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                      ;               ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2879           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4390           ;
;     -- 7 input functions                    ; 54             ;
;     -- 6 input functions                    ; 1084           ;
;     -- 5 input functions                    ; 744            ;
;     -- 4 input functions                    ; 637            ;
;     -- <=3 input functions                  ; 1871           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3298           ;
;                                             ;                ;
; I/O pins                                    ; 226            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1457152        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1179           ;
; Total fan-out                               ; 35246          ;
; Average fan-out                             ; 4.11           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                           ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; |DE1_SOC_D8M_RTL                                                                                                                        ; 4390 (31)           ; 3298 (13)                 ; 1457152           ; 2          ; 226  ; 0            ; |DE1_SOC_D8M_RTL                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE1_SOC_D8M_RTL                                       ; work          ;
;    |AUTO_FOCUS_ON:vd|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO_FOCUS_ON                                         ; work          ;
;    |CLOCK_DELAY:del1|                                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|CLOCK_DELAY:del1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_DELAY                                           ; work          ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 863 (17)            ; 585 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FOCUS_ADJ                                             ; work          ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 67 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO_SYNC_MODIFY                                      ; work          ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 33 (33)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                                                                                                                                                 ; MODIFY_SYNC                                           ; work          ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 34 (34)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                                                                                                                                                 ; MODIFY_SYNC                                           ; work          ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                                                                                                                                      ; I2C_DELAY                                             ; work          ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 176 (176)           ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCD_COUNTER                                           ; work          ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 199 (99)            ; 156 (131)                 ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                                                                                                                                      ; VCM_CTRL_P                                            ; work          ;
;          |F_VCM:f|                                                                                                                      ; 100 (100)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                                                                                                                                              ; F_VCM                                                 ; work          ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 366 (146)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; VCM_I2C                                               ; work          ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLOCKMEM                                              ; work          ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                                                                      ; I2C_READ_DATA                                         ; work          ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 68 (68)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                                                                     ; I2C_WRITE_PTR                                         ; work          ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                                                                                   ; I2C_WRITE_WDATA                                       ; work          ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1261 (1)            ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MIPI_BRIDGE_CAMERA_Config                             ; work          ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 385 (195)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                                                                                                                                           ; MIPI_BRIDGE_CONFIG                                    ; work          ;
;          |CLOCKMEM:c1|                                                                                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                                              ; work          ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 65 (65)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                                          ; I2C_READ_DATA                                         ; work          ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 67 (67)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                                         ; I2C_WRITE_PTR                                         ; work          ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                                                       ; I2C_WRITE_WDATA                                       ; work          ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 875 (688)           ; 237 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                                                                                                                                          ; MIPI_CAMERA_CONFIG                                    ; work          ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCKMEM                                              ; work          ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                                         ; I2C_READ_DATA                                         ; work          ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 68 (68)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                                        ; I2C_WRITE_PTR                                         ; work          ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                                                      ; I2C_WRITE_WDATA                                       ; work          ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 83 (5)              ; 61 (1)                    ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; RAW2RGB_J                                             ; work          ;
;       |Line_Buffer_J:u0|                                                                                                                ; 29 (29)             ; 3 (3)                     ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Line_Buffer_J                                         ; work          ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                                                                                                                                        ; int_line                                              ; work          ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                            ; work          ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_6lq1                                       ; work          ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                                                                                                                                        ; int_line                                              ; work          ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                            ; work          ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_6lq1                                       ; work          ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                                                                                                                                        ; int_line                                              ; work          ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                            ; work          ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_6lq1                                       ; work          ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                                                                                                                                                     ; RAW_RGB_BIN                                           ; work          ;
;       |VGA_RD_COUNTER:tr|                                                                                                               ; 12 (12)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; VGA_RD_COUNTER                                        ; work          ;
;    |RESET_DELAY:u2|                                                                                                                     ; 52 (52)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RESET_DELAY:u2                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; RESET_DELAY                                           ; work          ;
;    |Sdram_Control:u7|                                                                                                                   ; 549 (133)           ; 1035 (115)                ; 36864             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Sdram_Control                                         ; work          ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 97 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; Sdram_RD_FIFO                                         ; work          ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 97 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo                                                ; work          ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 97 (15)             ; 272 (48)                  ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                   ; dcfifo_7lp1                                           ; work          ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                   ; a_gray2bin_pab                                        ; work          ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                   ; a_gray2bin_pab                                        ; work          ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_kdc                                     ; work          ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 23 (23)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_ov6                                     ; work          ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_hpl                                    ; work          ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                                                                                                                                                   ; dffpipe_2f9                                           ; work          ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_ipl                                    ; work          ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                                                                                                                                                  ; dffpipe_3f9                                           ; work          ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                                          ; altsyncram_f1b1                                       ; work          ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                                                ; dffpipe_pe9                                           ; work          ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                ; dffpipe_pe9                                           ; work          ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                     ; mux_5r7                                               ; work          ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                     ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 95 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; Sdram_RD_FIFO                                         ; work          ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 95 (0)              ; 272 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo                                                ; work          ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 95 (15)             ; 272 (48)                  ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                   ; dcfifo_7lp1                                           ; work          ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                   ; a_gray2bin_pab                                        ; work          ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                   ; a_gray2bin_pab                                        ; work          ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_kdc                                     ; work          ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                       ; a_graycounter_ov6                                     ; work          ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_hpl                                    ; work          ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                                                                                                                                                   ; dffpipe_2f9                                           ; work          ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                                                                                                                                        ; alt_synch_pipe_ipl                                    ; work          ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                                                                                                                                                  ; dffpipe_3f9                                           ; work          ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                                          ; altsyncram_f1b1                                       ; work          ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                                                ; dffpipe_pe9                                           ; work          ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                ; dffpipe_pe9                                           ; work          ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                     ; mux_5r7                                               ; work          ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                     ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 97 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; Sdram_WR_FIFO                                         ; work          ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 97 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo                                                ; work          ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 97 (17)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; dcfifo_kkp1                                           ; work          ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                  ; a_gray2bin_pab                                        ; work          ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                  ; a_gray2bin_pab                                        ; work          ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 21 (21)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                      ; a_graycounter_kdc                                     ; work          ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                      ; a_graycounter_ov6                                     ; work          ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_fpl                                    ; work          ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                                                                                                                                                 ; dffpipe_0f9                                           ; work          ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                                                                                                                                       ; alt_synch_pipe_gpl                                    ; work          ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                                                                                                                                                 ; dffpipe_1f9                                           ; work          ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                                         ; altsyncram_f1b1                                       ; work          ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                                                                                               ; dffpipe_pe9                                           ; work          ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                                                                                               ; dffpipe_pe9                                           ; work          ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                    ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                               ; work          ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                               ; work          ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                                                                                                                                               ; command                                               ; work          ;
;       |control_interface:u_control_interface|                                                                                           ; 73 (73)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                                                                                                                                           ; control_interface                                     ; work          ;
;    |VGA_Controller:u1|                                                                                                                  ; 71 (71)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; VGA_Controller                                        ; work          ;
;    |VIDEO_PLL:pll_ref1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; VIDEO_PLL                                             ; work          ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                       ; altpll                                                ; work          ;
;          |VIDEO_PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; VIDEO_PLL_altpll                                      ; work          ;
;    |camera_module:img_reader|                                                                                                           ; 1160 (0)            ; 866 (0)                   ; 1297408           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader                                                                                                                                                                                                                                                                                                                                                                                                                                         ; camera_module                                         ; camera_module ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; camera_module ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                             ; camera_module ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; camera_module ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                               ; camera_module ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                             ; camera_module ;
;       |camera_module_jtag_uart_0:jtag_uart_0|                                                                                           ; 116 (36)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                   ; camera_module_jtag_uart_0                             ; camera_module ;
;          |alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|                                                                ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                     ; work          ;
;          |camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                         ; camera_module_jtag_uart_0_scfifo_r                    ; camera_module ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_3291                                           ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                         ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                          ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                               ; cntr_vg7                                              ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_7pu1                                       ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_jgb                                              ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                            ; cntr_jgb                                              ; work          ;
;          |camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                         ; camera_module_jtag_uart_0_scfifo_w                    ; camera_module ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_3291                                           ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                         ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                          ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                               ; cntr_vg7                                              ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_7pu1                                       ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_jgb                                              ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                            ; cntr_jgb                                              ; work          ;
;       |camera_module_key_2:key_2|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_key_2:key_2                                                                                                                                                                                                                                                                                                                                                                                                               ; camera_module_key_2                                   ; camera_module ;
;       |camera_module_mm_interconnect_0:mm_interconnect_0|                                                                               ; 232 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                       ; camera_module_mm_interconnect_0                       ; camera_module ;
;          |altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; camera_module ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; camera_module ;
;          |altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|                                                                                ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; camera_module ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; camera_module ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; camera_module ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                            ; camera_module ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                            ; camera_module ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                       ; camera_module ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                       ; camera_module ;
;          |altera_merlin_slave_agent:key_2_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; camera_module ;
;          |altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|                                                    ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; camera_module ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; camera_module ;
;          |altera_merlin_slave_translator:key_2_s1_translator|                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                        ; camera_module ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; camera_module ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                   ; camera_module_mm_interconnect_0_cmd_demux             ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                           ; camera_module_mm_interconnect_0_cmd_demux_001         ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                           ; camera_module_mm_interconnect_0_cmd_demux_001         ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                           ; camera_module_mm_interconnect_0_cmd_demux_001         ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                      ; 54 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                               ; camera_module_mm_interconnect_0_cmd_mux_002           ; camera_module ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; camera_module ;
;          |camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                      ; 62 (57)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                               ; camera_module_mm_interconnect_0_cmd_mux_002           ; camera_module ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; camera_module ;
;          |camera_module_mm_interconnect_0_router:router|                                                                                ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                         ; camera_module_mm_interconnect_0_router                ; camera_module ;
;          |camera_module_mm_interconnect_0_router_001:router_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                 ; camera_module_mm_interconnect_0_router_001            ; camera_module ;
;          |camera_module_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                       ; camera_module_mm_interconnect_0_rsp_mux               ; camera_module ;
;          |camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                               ; camera_module_mm_interconnect_0_rsp_mux_001           ; camera_module ;
;       |camera_module_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 666 (0)             ; 577 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                 ; camera_module_nios2_gen2_0                            ; camera_module ;
;          |camera_module_nios2_gen2_0_cpu:cpu|                                                                                           ; 666 (507)           ; 577 (308)                 ; 10240             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                              ; camera_module_nios2_gen2_0_cpu                        ; camera_module ;
;             |camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|                                     ; 159 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                        ; camera_module_nios2_gen2_0_cpu_nios2_oci              ; camera_module ;
;                |camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|              ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                              ; camera_module_nios2_gen2_0_cpu_debug_slave_wrapper    ; camera_module ;
;                   |camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|             ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; camera_module_nios2_gen2_0_cpu_debug_slave_sysclk     ; camera_module ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                               ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                               ; work          ;
;                   |camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|                   ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck                                                            ; camera_module_nios2_gen2_0_cpu_debug_slave_tck        ; camera_module ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                               ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                               ; work          ;
;                   |sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                                ; work          ;
;                |camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|                    ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                    ; camera_module_nios2_gen2_0_cpu_nios2_avalon_reg       ; camera_module ;
;                |camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|                      ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                      ; camera_module_nios2_gen2_0_cpu_nios2_oci_break        ; camera_module ;
;                |camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|                      ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                      ; camera_module_nios2_gen2_0_cpu_nios2_oci_debug        ; camera_module ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                               ; work          ;
;                |camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|                            ; 75 (75)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                            ; camera_module_nios2_gen2_0_cpu_nios2_ocimem           ; camera_module ;
;                   |camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module   ; camera_module ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                            ; work          ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                       ; work          ;
;             |camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                         ; camera_module_nios2_gen2_0_cpu_register_bank_a_module ; camera_module ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                ; altsyncram_msi1                                       ; work          ;
;             |camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                         ; camera_module_nios2_gen2_0_cpu_register_bank_b_module ; camera_module ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                                ; altsyncram_msi1                                       ; work          ;
;       |camera_module_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 74 (2)              ; 3 (0)                     ; 1286144           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                         ; camera_module_onchip_memory2_0                        ; camera_module ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 72 (0)              ; 3 (0)                     ; 1286144           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;             |altsyncram_s1o1:auto_generated|                                                                                            ; 72 (0)              ; 3 (3)                     ; 1286144           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_s1o1                                       ; work          ;
;                |decode_ala:decode3|                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                                             ; decode_ala                                            ; work          ;
;                |mux_7hb:mux2|                                                                                                           ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                                                   ; mux_7hb                                               ; work          ;
;       |hps_pixel_transfer:img_cpu_reader_0|                                                                                             ; 64 (64)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0                                                                                                                                                                                                                                                                                                                                                                                                     ; hps_pixel_transfer                                    ; camera_module ;
;    |img_cpu_reader:sdram_pix_reader|                                                                                                    ; 160 (32)            ; 123 (36)                  ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader                                                                                                                                                                                                                                                                                                                                                                                                                                  ; img_cpu_reader                                        ; work          ;
;       |RAW2RGB_J:rgb_converter2|                                                                                                        ; 84 (5)              ; 61 (1)                    ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2                                                                                                                                                                                                                                                                                                                                                                                                         ; RAW2RGB_J                                             ; work          ;
;          |Line_Buffer_J:u0|                                                                                                             ; 29 (29)             ; 3 (3)                     ; 61440             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                                                                                                        ; Line_Buffer_J                                         ; work          ;
;             |int_line:d1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                                                                                            ; int_line                                              ; work          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                            ; work          ;
;                   |altsyncram_6lq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                             ; altsyncram_6lq1                                       ; work          ;
;             |int_line:d2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                                                                                            ; int_line                                              ; work          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                            ; work          ;
;                   |altsyncram_6lq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                             ; altsyncram_6lq1                                       ; work          ;
;             |int_line:d3|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                                                                                            ; int_line                                              ; work          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                            ; work          ;
;                   |altsyncram_6lq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                                                                                             ; altsyncram_6lq1                                       ; work          ;
;          |RAW_RGB_BIN:bin|                                                                                                              ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                                                                                                         ; RAW_RGB_BIN                                           ; work          ;
;          |VGA_RD_COUNTER:tr|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|VGA_RD_COUNTER:tr                                                                                                                                                                                                                                                                                                                                                                                       ; VGA_RD_COUNTER                                        ; work          ;
;       |VGA_Controller:vga2|                                                                                                             ; 44 (44)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|VGA_Controller:vga2                                                                                                                                                                                                                                                                                                                                                                                                              ; VGA_Controller                                        ; work          ;
;    |pll_test:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll_test                                              ; work          ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                         ; altpll                                                ; work          ;
;          |pll_test_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ; pll_test_altpll                                       ; work          ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdram_pll                                             ; sdram_pll     ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                             ; altpll                                                ; work          ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; sdram_pll_altpll                                      ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                               ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                           ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab                                           ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                 ; sld_jtag_hub                                          ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                         ; sld_rom_sr                                            ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                       ; sld_shadow_jsm                                        ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None                               ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None                               ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None                               ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                               ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                               ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                               ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                               ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                               ;
; camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; 40192        ; 32           ; --           ; --           ; 1286144 ; camera_module_onchip_memory2_0.hex ;
; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File    ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader                                                                                                                                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_irq_mapper:irq_mapper                                                                                                                                                                                                        ; camera_module.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_key_2:key_2                                                                                                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                          ; camera_module.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                      ; camera_module.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                    ; camera_module.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                  ; camera_module.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; camera_module.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                  ; camera_module.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; camera_module.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                  ; camera_module.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; camera_module.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                  ; camera_module.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                              ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                          ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent                                                                                                                          ; camera_module.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo                                                                                                                     ; camera_module.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator                                                                                                                ; camera_module.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                       ; camera_module.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent                                                                                                                                                 ; camera_module.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo                                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator                                                                                                                                       ; camera_module.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                ; camera_module.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                             ; camera_module.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                        ; camera_module.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                   ; camera_module.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                         ; camera_module.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                               ; camera_module.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                 ; camera_module.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router                                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_003                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_005                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_006                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                      ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                              ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                              ; camera_module.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                          ; camera_module.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                  ; camera_module.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                    ; camera_module.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu                                                                                                                                                                 ; camera_module.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                            ; camera_module.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller                                                                                                                                                                                                     ; camera_module.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|camera_module:img_reader|altera_reset_controller:rst_controller_001                                                                                                                                                                                                 ; camera_module.qsys ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                  ; V/VIDEO_PLL.v      ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 619                                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal                                                       ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[0]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[10] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[11] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[12] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[13] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[14] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[15] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[16] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[17] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[18] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[19] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[9]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[7]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[6]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[8]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[5]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[2]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[3]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[4]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[20] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[21] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[22] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[23] ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[1]  ; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[31] ; yes                    ;
; Number of user-specified and inferred latches = 24                        ;                                                                           ;                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_im:the_camera_module_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_im:the_camera_module_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[1..31]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|out_state[3]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|SA[12]                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|mDATAOUT[10..15]                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                    ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                              ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                              ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                         ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                         ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                         ;
; Sdram_Control:u7|rWR1_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:u7|rRD1_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:u7|rRD2_ADDR[0..6]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                                                                                                                                                                                                                                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:u7|mLENGTH[1..7,9,10]                                                                                                                                                                                                                                                                                                                                                                              ; Merged with Sdram_Control:u7|mLENGTH[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                                                                                                                                                                                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                                                                                                                                                                                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                                                                                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                                                                                                                                                                                                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]                                                                                                                                                                                                                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                                                                                                                                                                                                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                                                                                                                                                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                                                                                                                                                                                                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                                                                                                                                                                                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                                                                                                                                                                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                                             ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                                                                                                                                                                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                                                ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[1..7]                                                                                                                                                                                                                                                                                                                                               ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|mWR                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with Sdram_Control:u7|WR_MASK[0]                                                                                                                                                                                                                                                                                                                                                                                      ;
; img_cpu_reader:sdram_pix_reader|curr_addr[1..7]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with img_cpu_reader:sdram_pix_reader|curr_addr[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; img_cpu_reader:sdram_pix_reader|state[3..9,11..31]                                                                                                                                                                                                                                                                                                                                                               ; Merged with img_cpu_reader:sdram_pix_reader|state[10]                                                                                                                                                                                                                                                                                                                                                                        ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|state[3..9,11..31]                                                                                                                                                                                                                                                                                                                                  ; Merged with camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|state[10]                                                                                                                                                                                                                                                                                                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                                                                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                                                                                                                                                                                                                                                                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]                                                                                                                                                                                                                                                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                                                                                                                                                                                                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                                                                                                                                                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                                                                                                                                                                                                                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]                                                                                                                                                                                                                                                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                                                                                                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                                                                                                                                                                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                                                                                                                                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                                                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                                                                                                                                                                                                                          ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                                                                                                                                                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                                                                                                                                                                                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                                                                                                                                                                                                                                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:u7|mADDR[1..7]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|mADDR[0]                                                                                                                                                                                                                                                                                                                                                                                        ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                                                                                                                                                                                                                                                                                                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                                                                                                                                                                                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                                                                                                                                                                                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                 ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]                                                                                                                                                                                                                                                                                                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                                                                                                                                                                                                                                                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                                                                                                                                                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                                                                                                                                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                                                                                                                                                                                                                                                                                                                                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                                                                                                                                                                                                                                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                                                                                                                                                                                                                                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                                                                                                                                                                                                                                                                             ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                         ; Merged with camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                   ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                       ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                       ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]                                                                                                                                                                                                                                                                                                                                            ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                         ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                              ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                              ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                       ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                                                                                                                                                                                                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                                                                                                                                                                                                                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                                                                                                                                                                                                                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                                                                                                                                                                                                             ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|pix_rdy_out[2..9,11..31]                                                                                                                                                                                                                                                                                                                            ; Merged with camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|pix_rdy_out[10]                                                                                                                                                                                                                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                                                                                                                                                                                                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]                                                                                                                                                                                                                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                                                                                                                                                                                                                                                                                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                                                                                                                                                                                                                                                                                                                                             ;
; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|VGA_RD_COUNTER:tr|Y_Cont[1..10]                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1..10]                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                               ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                    ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                    ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                           ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                        ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ; Merged with camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; img_cpu_reader:sdram_pix_reader|curr_addr[0]                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; img_cpu_reader:sdram_pix_reader|state[10]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|mLENGTH[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Sdram_Control:u7|mADDR[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|state[10]                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|pix_rdy_out[10]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 913                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                                                                                                                                                                                                                                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                                                                                                                                                                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|pix_rdy_out[10]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator|av_readdata_pre[31]                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                        ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                                                                                                                                                                                                                                                                                                     ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ;                           ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; Sdram_Control:u7|mADDR[0],                                                                                                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[31]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[30]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[29]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[28]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[27]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[26]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[25]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[24]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[23]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[22]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[21]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[20]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[19]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[18]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[17]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[16]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[15]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[14]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[13]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[12]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[11]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[10]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[9]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[8]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[7]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[6]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[5]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[4]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[3]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[2]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_key_2:key_2|readdata[1]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                     ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                       ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                              ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                       ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                     ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                        ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3298  ;
; Number of registers using Synchronous Clear  ; 921   ;
; Number of registers using Synchronous Load   ; 234   ;
; Number of registers using Asynchronous Clear ; 1781  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1428  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 144     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; 11      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 10      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 8       ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                            ; 3       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                              ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                           ; 18      ;
; camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 4       ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                               ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 14      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                               ; 7       ;
; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                   ; 13      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 9       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 3       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                      ; 6       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                    ; 2       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                         ; 2       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                             ; 2       ;
; camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                             ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 5       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                      ; 4       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                    ; 2       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                      ; 1       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; 1       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; 1       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; 1       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; 1       ;
; camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 81                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[7]                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[12]                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[21]                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[8]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[10]                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[14]                                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mADDR[11]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|RAW_RGB_BIN:bin|R[4]                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[7]                                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|RD_MASK[1]                                                                                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|LEDR[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|CMD[1]                                                                                                                                                                                                                                                                                                                                                                                      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[0]                                                                                                                                                                                                                                                                                                                                               ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[5]                                                                                                                                                                                                                                                                                                                            ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[5]                                                                                                                                                                                                                                                                                                                              ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[2]                                                                                                                                                                                                                                                                                                                                                         ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[4]                                                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|curr_addr[18]                                                                                                                                                                                                                                                                                                                                                                ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[7]                                                                                                                                                                                                                                                                                                                             ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[3]                                                                                                                                                                                                                                                                                                                             ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[2]                                                                                                                                                                                                                                                                                                                               ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[1]                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|ST[9]                                                                                                                                                                                                                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1]                                                                                                                                                                                                                                                                                                                          ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[2]                                                                                                                                                                                                                                                                                                                                ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[0]                                                                                                                                                                                                                                                                                                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3]                                                                                                                                                                                                                                                                                                                                                       ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[4]                                                                                                                                                                                                                                                                                                                                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[5]                                                                                                                                                                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                                                                                                                                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                                                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0]                                                                                                                                                                                                                                                                                                                           ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[6]                                                                                                                                                                                                                                                                                                                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[5]                                                                                                                                                                                                                                                                                                                              ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[5]                                                                                                                                                                                                                                                                                                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[7]                                                                                                                                                                                                                                                                                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[0]                                                                                                                                                                                                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[4]                                                                                                                                                                                                                                                                                                                                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[7]                                                                                                                                                                                                                                                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[0]                                                                                                                                                                                                                                                                                                                              ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[1]                                                                                                                                                                                                                                                                                                                           ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[4]                                                                                                                                                                                                                                                                                                                                              ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[7]                                                                                                                                                                                                                                                                                                                                                ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                                                                                                                                                                                                                                          ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[14]                                                                                                                                                                                                                                                                                                                                          ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[1]                                                                                                                                                                                                                                                                                                                                                         ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[0]                                                                                                                                                                                                                                                                                                                            ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                                             ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                                                                                                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|state[10]                                                                                                                                                                                                                                                                                                                                       ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[4]                                                                                                                                                                                                                                                                                                                                               ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                                                                                                                                            ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                                                                                                                                                                                                              ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[1]                                                                                                                                                                                                                                                                                                                                                         ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                                                                                                                                                                                                                                           ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[1]                                                                                                                                                                                                                                                                                                                             ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                                                                                                                                                                                                               ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[4]                                                                                                                                                                                                                                                                                                                                                                        ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                                                                         ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[3]                                                                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|state[0]                                                                                                                                                                                                                                                                                                                                        ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                                                                               ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                                            ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[1]                                                                                                                                                                                                                                                                                                                                ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                                                                                                                                                                                ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                                                                                                                                                                                          ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                                                                                                                                                                                                                                       ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                                                                                                                                                                                           ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                                                                                                                                                                                                               ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[10]                                                                                                                                                                                                                                                                                                                                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                                                                                                                                                                                                                                            ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[4]                                                                                                                                                                                                                                                                                                                                                            ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[2]                                                                                                                                                                                                                                                                                                                                ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                                                                                                                                                                                                             ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[7]                                                                                                                                                                                                                                                                                                                                                          ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                                                                                                                                                                                                                                          ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                                                                                                                                                                                                              ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[3]                                                                                                                                                                                                                                                                                                                              ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                                                                                                                                                                                                                                                                                                                                             ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[21]                                                                                                                                                                                                                                                                                                                                              ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|RAW_RGB_BIN:bin|Add0                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|taps0x[3]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[3]                                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|mux_7hb:mux2|l3_w27_n0_mux_dataout                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                      ;
+-------------------+-------+------+---------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                  ;
+-------------------+-------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone V                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; VIDEO_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; D8M_VAL_LINE_MAX ; 637   ; Signed Integer                 ;
; D8M_VAL_LINE_MIN ; 3     ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_MARK         ; 17    ; Signed Integer                        ;
; H_MARK1        ; 10    ; Signed Integer                        ;
; V_MARK         ; 9     ; Signed Integer                        ;
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; V_BLANK        ; 45    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; D8M_VAL_LINE_MAX ; 637   ; Signed Integer                                                             ;
; D8M_VAL_LINE_MIN ; 3     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_cpu_reader:sdram_pix_reader|VGA_Controller:vga2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; H_MARK         ; 17    ; Signed Integer                                                          ;
; H_MARK1        ; 10    ; Signed Integer                                                          ;
; V_MARK         ; 9     ; Signed Integer                                                          ;
; H_SYNC_CYC     ; 96    ; Signed Integer                                                          ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                                          ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                                          ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                                          ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                          ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                                          ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                                          ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                                          ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                                          ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                          ;
; X_START        ; 144   ; Signed Integer                                                          ;
; Y_START        ; 35    ; Signed Integer                                                          ;
; H_BLANK        ; 160   ; Signed Integer                                                          ;
; V_BLANK        ; 45    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                            ;
+----------------+------------------------------------+-----------------------------------------------------------------+
; INIT_FILE      ; camera_module_onchip_memory2_0.hex ; String                                                          ;
+----------------+------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                  ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                               ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 40192                              ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                               ;
; WIDTH_B                            ; 1                                  ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                          ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                               ;
; INIT_FILE                          ; camera_module_onchip_memory2_0.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 40192                              ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s1o1                    ; Untyped                                                               ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|camera_module_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_003|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_005|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_006|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 3                                          ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; VIDEO_PLL:pll_ref1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 3                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 40192                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[22..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[14..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[10..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[22..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[14..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[10..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                     ;
+----------------+-------+----------+-------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                ;
+----------------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|camera_module_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_2_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:img_cpu_reader_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:img_cpu_reader_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                              ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_pib:the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace|camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode:camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_itrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_test_bench:the_camera_module_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                  ;
+---------------+--------+----------+----------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                   ;
+---------------+--------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic"                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0"                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_module:img_reader"                                                                                               ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; img_cpu_reader_0_cpu_rdy_cpu_rdy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; img_cpu_reader_0_pix_rdy_out_pix_rdy_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "img_cpu_reader:sdram_pix_reader|VGA_Controller:vga2"                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; H_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "img_cpu_reader:sdram_pix_reader"                                                                                                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; start_addr       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "start_addr[22..1]" will be connected to GND.                                ;
; max_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; max_addr[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; max_addr[11..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; max_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; max_addr[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; max_addr[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_len           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_len[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_len[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_len[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; loop_count       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; H_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; R[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; G[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; B[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; converting_img ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
; WR        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..10]" will be connected to GND.                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR1_ADDR[22..1]" will be connected to GND.                                  ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[15..10]" have no fanouts                                                     ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD1_ADDR[22..1]" will be connected to GND.                                  ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD2_DATA[15..10]" have no fanouts                                                     ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..1]" will be connected to GND.                                  ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[11..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; DQM                  ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "DQM[1..1]" have no fanouts                                                              ;
; DQM                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIDEO_PLL:pll_ref1"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll_ref"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3213                        ;
;     CLR               ; 906                         ;
;     CLR SCLR          ; 140                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 112                         ;
;     ENA               ; 397                         ;
;     ENA CLR           ; 278                         ;
;     ENA CLR SCLR      ; 284                         ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 349                         ;
;     ENA SCLR SLD      ; 26                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 103                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 44                          ;
;     plain             ; 524                         ;
; arriav_io_obuf        ; 63                          ;
; arriav_lcell_comb     ; 4281                        ;
;     arith             ; 939                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 847                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 20                          ;
;     extend            ; 52                          ;
;         7 data inputs ; 52                          ;
;     normal            ; 3244                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 397                         ;
;         3 data inputs ; 419                         ;
;         4 data inputs ; 623                         ;
;         5 data inputs ; 699                         ;
;         6 data inputs ; 1061                        ;
;     shared            ; 46                          ;
;         2 data inputs ; 46                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 265                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.72                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:30     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 15 12:53:16 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/camera_module.v
    Info (12023): Found entity 1: camera_module File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_irq_mapper.sv
    Info (12023): Found entity 1: camera_module_irq_mapper File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v
    Info (12023): Found entity 1: camera_module_mm_interconnect_0 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_rsp_mux_001 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_rsp_mux File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_rsp_demux File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_cmd_mux_002 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_cmd_mux File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_cmd_demux_001 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_cmd_demux File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_router_004_default_decode File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: camera_module_mm_interconnect_0_router_004 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_router_002_default_decode File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: camera_module_mm_interconnect_0_router_002 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_router_001_default_decode File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: camera_module_mm_interconnect_0_router_001 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: camera_module_mm_interconnect_0_router_default_decode File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: camera_module_mm_interconnect_0_router File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v
    Info (12023): Found entity 1: camera_module_onchip_memory2_0 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: camera_module_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: camera_module_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: camera_module_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: camera_module_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: camera_module_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: camera_module_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: camera_module_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: camera_module_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: camera_module_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: camera_module_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: camera_module_nios2_gen2_0_cpu File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: camera_module_nios2_gen2_0_cpu_test_bench File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_key_2.v
    Info (12023): Found entity 1: camera_module_key_2 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_key_2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file camera_module/synthesis/submodules/camera_module_jtag_uart_0.v
    Info (12023): Found entity 1: camera_module_jtag_uart_0_sim_scfifo_w File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: camera_module_jtag_uart_0_scfifo_w File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: camera_module_jtag_uart_0_sim_scfifo_r File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: camera_module_jtag_uart_0_scfifo_r File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: camera_module_jtag_uart_0 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/hps_pixel_transfer.sv
    Info (12023): Found entity 1: hps_pixel_transfer File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file image_transfer/sdram_img_read_write.sv
    Info (12023): Found entity 1: img_cpu_reader File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(162): created implicit net for "UART_RTS" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(163): created implicit net for "UART_TXD" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 163
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(245): created implicit net for "PIC_START_ADDR" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(278): created implicit net for "DRAM_DQM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 278
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(329): created implicit net for "READY" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 329
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 60
Info (12127): Elaborating entity "DE1_SOC_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(162): object "UART_RTS" assigned a value but never read File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(163): object "UART_TXD" assigned a value but never read File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 163
Warning (10034): Output port "HEX0" at DE1_SOC_D8M_RTL.v(46) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
Warning (10034): Output port "HEX1" at DE1_SOC_D8M_RTL.v(47) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
Warning (10034): Output port "LEDR[8]" at DE1_SOC_D8M_RTL.v(61) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 61
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_D8M_RTL.v(9) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 9
Warning (10034): Output port "ADC_DIN" at DE1_SOC_D8M_RTL.v(10) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 10
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_D8M_RTL.v(12) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 12
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_D8M_RTL.v(18) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 18
Warning (10034): Output port "AUD_XCK" at DE1_SOC_D8M_RTL.v(20) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_D8M_RTL.v(36) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 36
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_D8M_RTL.v(38) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 38
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_D8M_RTL.v(42) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 42
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_D8M_RTL.v(55) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 55
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_D8M_RTL.v(76) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 76
Warning (10034): Output port "MIPI_MCLK" at DE1_SOC_D8M_RTL.v(96) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 96
Info (12128): Elaborating entity "CLOCK_DELAY" for hierarchy "CLOCK_DELAY:del1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 154
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 188
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 200
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 208
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:pll_ref1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 215
Info (12128): Elaborating entity "altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v Line: 104
Info (12133): Instantiated megafunction "VIDEO_PLL:pll_ref1|altpll:altpll_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VIDEO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: VIDEO_PLL_altpll File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/video_pll_altpll.v Line: 29
Info (12128): Elaborating entity "VIDEO_PLL_altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 223
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 279
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(182): see declaration for object "SA" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(152): object "rWR2_ADDR" assigned a value but never read File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(153): object "rWR2_MAX_ADDR" assigned a value but never read File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(154): object "rWR2_LENGTH" assigned a value but never read File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 154
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(388): truncated value with size 32 to match size of target (10) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 388
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_LENGTH[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(428) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 428
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 241
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 274
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 285
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf
    Info (12023): Found entity 1: dcfifo_kkp1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_kkp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_gray2bin_pab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_ov6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_kdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_uu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf Line: 94
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 305
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf
    Info (12023): Found entity 1: dcfifo_7lp1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_7lp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 296
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(61): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 61
Info (12128): Elaborating entity "VGA_RD_COUNTER" for hierarchy "RAW2RGB_J:u4|VGA_RD_COUNTER:tr" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 22
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 23
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 57
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 47
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 52
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf
    Info (12023): Found entity 1: altsyncram_6lq1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6lq1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 74
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 305
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 332
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 39
Warning (10230): Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 48
Warning (10230): Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 56
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 207
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 355
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 84
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 86
Info (12128): Elaborating entity "img_cpu_reader" for hierarchy "img_cpu_reader:sdram_pix_reader" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 386
Warning (10230): Verilog HDL assignment warning at sdram_img_read_write.sv(138): truncated value with size 32 to match size of target (9) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv Line: 138
Info (12128): Elaborating entity "camera_module" for hierarchy "camera_module:img_reader" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 405
Info (12128): Elaborating entity "hps_pixel_transfer" for hierarchy "camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 86
Warning (10230): Verilog HDL assignment warning at hps_pixel_transfer.sv(60): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 60
Warning (10230): Verilog HDL assignment warning at hps_pixel_transfer.sv(77): truncated value with size 32 to match size of target (1) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 77
Warning (10270): Verilog HDL Case Statement warning at hps_pixel_transfer.sv(107): incomplete case statement has no default case item File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 107
Warning (10240): Verilog HDL Always Construct warning at hps_pixel_transfer.sv(106): inferring latch(es) for variable "readdata", which holds its previous value in one or more paths through the always construct File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Warning (10034): Output port "waitrequest" at hps_pixel_transfer.sv(9) has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 9
Info (10041): Inferred latch for "readdata[0]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[1]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[2]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[3]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[4]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[5]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[6]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[7]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[8]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[9]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[10]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[11]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[12]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[13]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[14]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[15]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[16]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[17]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[18]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[19]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[20]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[21]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[22]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[23]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[24]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[25]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[26]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[27]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[28]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[29]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[30]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (10041): Inferred latch for "readdata[31]" at hps_pixel_transfer.sv(106) File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
Info (12128): Elaborating entity "camera_module_jtag_uart_0" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 99
Info (12128): Elaborating entity "camera_module_jtag_uart_0_scfifo_w" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "camera_module_jtag_uart_0_scfifo_r" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "camera_module:img_reader|camera_module_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "camera_module_key_2" for hierarchy "camera_module:img_reader|camera_module_key_2:key_2" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 107
Info (12128): Elaborating entity "camera_module_nios2_gen2_0" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 136
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_test_bench" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_test_bench:the_camera_module_nios2_gen2_0_cpu_test_bench" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_itrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace|camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode:camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo|camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_pib:the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_oci_im:the_camera_module_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "camera_module_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "camera_module_onchip_memory2_0" for hierarchy "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "camera_module_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40192"
    Info (12134): Parameter "numwords_a" = "40192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1o1.tdf
    Info (12023): Found entity 1: altsyncram_s1o1 File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s1o1" for hierarchy "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/decode_ala.tdf Line: 22
Info (12128): Elaborating entity "decode_ala" for hierarchy "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|decode_ala:decode3" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "camera_module:img_reader|camera_module_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_s1o1:auto_generated|mux_7hb:mux2" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf Line: 44
Info (12128): Elaborating entity "camera_module_mm_interconnect_0" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 198
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 481
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 541
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 605
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 669
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 733
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 797
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_2_s1_translator" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 861
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 942
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1023
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1107
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1148
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_default_decode" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router:router|camera_module_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_001" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1680
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_001_default_decode" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_001:router_001|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_002" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_002_default_decode" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_002:router_002|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_004" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1728
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_router_004_default_decode" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_router_004:router_004|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_cmd_demux" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1801
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_cmd_demux_001" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1824
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_cmd_mux" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1841
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_cmd_mux_002" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1881
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_rsp_demux" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 1938
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_rsp_mux" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 2059
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_rsp_mux_001" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 2082
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_avalon_st_adapter" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v Line: 2111
Info (12128): Elaborating entity "camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "camera_module:img_reader|camera_module_mm_interconnect_0:mm_interconnect_0|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "camera_module_irq_mapper" for hierarchy "camera_module:img_reader|camera_module_irq_mapper:irq_mapper" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 205
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "camera_module:img_reader|altera_reset_controller:rst_controller" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 268
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "camera_module:img_reader|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "camera_module:img_reader|altera_reset_controller:rst_controller_001" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v Line: 331
Warning (12020): Port "rdaddress" on the entity instantiation of "d3" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 111
Warning (12020): Port "wraddress" on the entity instantiation of "d3" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 111
Warning (12020): Port "rdaddress" on the entity instantiation of "d2" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 100
Warning (12020): Port "wraddress" on the entity instantiation of "d2" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 100
Warning (12020): Port "rdaddress" on the entity instantiation of "d1" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 89
Warning (12020): Port "wraddress" on the entity instantiation of "d1" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 89
Warning (12010): Port "READ_Cont" on the entity instantiation of "u0" is connected to a signal of width 11. The formal width of the signal in the module is 13.  The extra bits will be driven by GND. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 57
Warning (12010): Port "V_Cont" on the entity instantiation of "u0" is connected to a signal of width 11. The formal width of the signal in the module is 13.  The extra bits will be driven by GND. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 57
Warning (12010): Port "X_Cont" on the entity instantiation of "u0" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 57
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PIC_START_ADDR" is missing source, defaulting to GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 245
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.15.12:53:50 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf Line: 490
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|wire_generic_pll2_outclk" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/pll_test_altpll.v Line: 77
Warning (12241): 37 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 94
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 19
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 64
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 65
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 67
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 106
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[0] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[10] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[11] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[12] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[13] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[14] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[15] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[16] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[17] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[18] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[19] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[9] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[7] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[6] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[8] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[5] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[2] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[3] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[4] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[20] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[21] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[22] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[23] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13012): Latch camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0|readdata[1] has unsafe behavior File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_module:img_reader|camera_module_nios2_gen2_0:nios2_gen2_0|camera_module_nios2_gen2_0_cpu:cpu|W_alu_result[2] File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v Line: 4427
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|pre_CCD_LVAL" is converted into an equivalent circuit using register "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated" and latch "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|pre_CCD_LVAL~1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 32
    Warning (13310): Register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL" is converted into an equivalent circuit using register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated" and latch "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 32
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 9
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 10
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 12
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 29
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 36
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 38
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 42
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 46
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 47
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 76
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 86
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 92
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 93
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 96
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 213 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf Line: 34
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v Line: 198
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
    Info (17048): Logic cell "CLOCK_DELAY:del1|l7" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 17
    Info (17048): Logic cell "CLOCK_DELAY:del1|l6" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 16
    Info (17048): Logic cell "CLOCK_DELAY:del1|l5" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 15
    Info (17048): Logic cell "CLOCK_DELAY:del1|l4" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 14
    Info (17048): Logic cell "CLOCK_DELAY:del1|l3" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 13
    Info (17048): Logic cell "CLOCK_DELAY:del1|l2" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 12
    Info (17048): Logic cell "CLOCK_DELAY:del1|l1" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 11
    Info (17048): Logic cell "CLOCK_DELAY:del1|l0" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 27 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v Line: 77
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 11
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 58
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 73
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 75
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v Line: 77
Info (21057): Implemented 6416 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 5811 logic cells
    Info (21064): Implemented 368 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 355 warnings
    Info: Peak virtual memory: 5059 megabytes
    Info: Processing ended: Wed Mar 15 12:54:36 2023
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg.


