# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_4  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.gen/sources_1/ip/input_ram/sim/input_ram.v" \
"../../../../lab4.gen/sources_1/ip/ans_ram/sim/ans_ram.v" \

verilog generic_baseblocks_v2_1_0  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_20  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../../lab4.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_19  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_21  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.gen/sources_1/ip/axi_bus/sim/axi_bus.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/ip/bram_td/sim/bram_td.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/ip/bram_sd/sim/bram_sd.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/alu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/arf.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_sd.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/bram_32_1024_td.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/branch_predictor.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/buffer.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/commit.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/cp0_group.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/decode.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/decoder.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/dispatch.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/div.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_adder_front.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_comp.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_decoder.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_divider_front.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_normal.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_prf.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_round.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/f_sqrter_front.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fetch.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fixed_to_float.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/float_base.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/float_to_fixed.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fu_alu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fu_fccu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fu_fpu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fu_mdu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/fu_mu.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/gpr_table.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/interconnect.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/l1_tlb.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/l2_tlb.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/mem_ctrl.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/mul.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/rename.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/rob.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/station.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super/mycpu_top.v" \
"../../../../lab4.gen/sources_1/ip/ma_river_core_0/sim/ma_river_core_0.v" \
"../../../../lab4.gen/sources_1/ip/lcd_controller_0/ip/text_bram/sim/text_bram.v" \

verilog dist_mem_gen_v8_0_13  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  --include "../../../../lab4.ip_user_files/ipstatic/hdl" --include "../../../../lab4.ip_user_files/ipstatic" --include "../../../../lab4.gen/sources_1/ip/ma_river_core_0/imports/super" \
"../../../../lab4.gen/sources_1/ip/lcd_controller_0/ip/rst_rom/sim/rst_rom.v" \
"../../../../lab4.gen/sources_1/ip/lcd_controller_0/ip/font_rom/sim/font_rom.v" \
"../../../../lab4.gen/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v" \
"../../../../lab4.gen/sources_1/ip/lcd_controller_0/sim/lcd_controller_0.v" \
"../../../../lab4.gen/sources_1/ip/mr_bram/sim/mr_bram.v" \
"../../../../lab4.gen/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../lab4.gen/sources_1/ip/clk_pll/clk_pll.v" \
"../../../../lab4.srcs/sources_1/imports/new/checker_wrapper.v" \
"../../../../lab4.srcs/sources_1/imports/new/decoder_checker.v" \
"../../../../lab4.srcs/sources_1/new/inst_decoder.v" \
"../../../../lab4.srcs/sources_1/new/soc_top.v" \
"../../../../lab4.srcs/sim_1/imports/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
