<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mvsas › mv_sas.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv_sas.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Marvell 88SE64xx/88SE94xx main function head file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007 Red Hat, Inc.</span>
<span class="cm"> * Copyright 2008 Marvell. &lt;kewei@marvell.com&gt;</span>
<span class="cm"> * Copyright 2009-2011 Marvell. &lt;yuxiangl@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under GPLv2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307</span>
<span class="cm"> * USA</span>
<span class="cm">*/</span>

<span class="cp">#ifndef _MV_SAS_H_</span>
<span class="cp">#define _MV_SAS_H_</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/ctype.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;scsi/libsas.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_tcq.h&gt;</span>
<span class="cp">#include &lt;scsi/sas_ata.h&gt;</span>
<span class="cp">#include &quot;mv_defs.h&quot;</span>

<span class="cp">#define DRV_NAME		&quot;mvsas&quot;</span>
<span class="cp">#define DRV_VERSION		&quot;0.8.16&quot;</span>
<span class="cp">#define MVS_ID_NOT_MAPPED	0x7f</span>
<span class="cp">#define WIDE_PORT_MAX_PHY		4</span>
<span class="cp">#define mv_printk(fmt, arg ...)	\</span>
<span class="cp">	printk(KERN_DEBUG&quot;%s %d:&quot; fmt, __FILE__, __LINE__, ## arg)</span>
<span class="cp">#ifdef MV_DEBUG</span>
<span class="cp">#define mv_dprintk(format, arg...)	\</span>
<span class="cp">	printk(KERN_DEBUG&quot;%s %d:&quot; format, __FILE__, __LINE__, ## arg)</span>
<span class="cp">#else</span>
<span class="cp">#define mv_dprintk(format, arg...)</span>
<span class="cp">#endif</span>
<span class="cp">#define MV_MAX_U32			0xffffffff</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">interrupt_coalescing</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">mvs_tgt_initiator</span> <span class="n">mvs_tgt</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">tgt_mvi</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mvs_dispatch</span> <span class="n">mvs_64xx_dispatch</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mvs_dispatch</span> <span class="n">mvs_94xx_dispatch</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">kmem_cache</span> <span class="o">*</span><span class="n">mvs_task_list_cache</span><span class="p">;</span>

<span class="cp">#define DEV_IS_EXPANDER(type)	\</span>
<span class="cp">	((type == EDGE_DEV) || (type == FANOUT_DEV))</span>

<span class="cp">#define bit(n) ((u32)1 &lt;&lt; n)</span>

<span class="cp">#define for_each_phy(__lseq_mask, __mc, __lseq)			\</span>
<span class="cp">	for ((__mc) = (__lseq_mask), (__lseq) = 0;		\</span>
<span class="cp">					(__mc) != 0 ;		\</span>
<span class="cp">					(++__lseq), (__mc) &gt;&gt;= 1)</span>

<span class="cp">#define MV_INIT_DELAYED_WORK(w, f, d)	INIT_DELAYED_WORK(w, f)</span>
<span class="cp">#define UNASSOC_D2H_FIS(id)		\</span>
<span class="cp">	((void *) mvi-&gt;rx_fis + 0x100 * id)</span>
<span class="cp">#define SATA_RECEIVED_FIS_LIST(reg_set)	\</span>
<span class="cp">	((void *) mvi-&gt;rx_fis + mvi-&gt;chip-&gt;fis_offs + 0x100 * reg_set)</span>
<span class="cp">#define SATA_RECEIVED_SDB_FIS(reg_set)	\</span>
<span class="cp">	(SATA_RECEIVED_FIS_LIST(reg_set) + 0x58)</span>
<span class="cp">#define SATA_RECEIVED_D2H_FIS(reg_set)	\</span>
<span class="cp">	(SATA_RECEIVED_FIS_LIST(reg_set) + 0x40)</span>
<span class="cp">#define SATA_RECEIVED_PIO_FIS(reg_set)	\</span>
<span class="cp">	(SATA_RECEIVED_FIS_LIST(reg_set) + 0x20)</span>
<span class="cp">#define SATA_RECEIVED_DMA_FIS(reg_set)	\</span>
<span class="cp">	(SATA_RECEIVED_FIS_LIST(reg_set) + 0x00)</span>

<span class="k">enum</span> <span class="n">dev_status</span> <span class="p">{</span>
	<span class="n">MVS_DEV_NORMAL</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">MVS_DEV_EH</span>	<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">dev_reset</span> <span class="p">{</span>
	<span class="n">MVS_SOFT_RESET</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MVS_HARD_RESET</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MVS_PHY_TUNE</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_info</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">mvs_dispatch</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">chip_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">chip_ioremap</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">chip_iounmap</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="n">irqreturn_t</span> <span class="p">(</span><span class="o">*</span><span class="n">isr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stat</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">isr_status</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">interrupt_enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">interrupt_disable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_phy_ctl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_phy_ctl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_port_cfg_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_cfg_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_cfg_addr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_port_vsr_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_vsr_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_vsr_addr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_port_irq_stat</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_irq_stat</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_port_irq_mask</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_port_irq_mask</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">command_active</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">slot_idx</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_srs_irq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg_set</span><span class="p">,</span> <span class="n">u8</span> <span class="n">clear_all</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">issue_stop</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mvs_port_type</span> <span class="n">type</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">tfs</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">start_delivery</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tx</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">rx_update</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">int_full</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="n">u8</span> <span class="p">(</span><span class="o">*</span><span class="n">assign_reg_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tfs</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">free_reg_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tfs</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">prd_size</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">prd_count</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">make_prd</span><span class="p">)(</span><span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">scatter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">prd</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">detect_porttype</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">oob_done</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fix_phy_info</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">sas_identify_frame</span> <span class="o">*</span><span class="n">id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_work_around</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_set_link_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">sas_phy_linkrates</span> <span class="o">*</span><span class="n">rates</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_max_link_rate</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_disable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_reset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hard</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">stp_reset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_active_cmds</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_read_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_write_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_buildcmd</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
						<span class="n">u32</span>      <span class="o">*</span><span class="n">dwCmd</span><span class="p">,</span>
						<span class="n">u8</span>       <span class="n">cmd</span><span class="p">,</span>
						<span class="n">u8</span>       <span class="n">read</span><span class="p">,</span>
						<span class="n">u8</span>       <span class="n">length</span><span class="p">,</span>
						<span class="n">u32</span>      <span class="n">addr</span>
						<span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_issuecmd</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cmd</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">spi_waitdataready</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">timeout</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_fix</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_mask</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">buf_len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">from</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">prd</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tune_interrupt</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">time</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">non_spec_ncq_error</span><span class="p">)(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>

<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_chip_info</span> <span class="p">{</span>
	<span class="n">u32</span> 		<span class="n">n_host</span><span class="p">;</span>
	<span class="n">u32</span> 		<span class="n">n_phy</span><span class="p">;</span>
	<span class="n">u32</span> 		<span class="n">fis_offs</span><span class="p">;</span>
	<span class="n">u32</span> 		<span class="n">fis_count</span><span class="p">;</span>
	<span class="n">u32</span> 		<span class="n">srs_sz</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">sg_width</span><span class="p">;</span>
	<span class="n">u32</span> 		<span class="n">slot_width</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mvs_dispatch</span> <span class="o">*</span><span class="n">dispatch</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#define MVS_MAX_SG		(1U &lt;&lt; mvi-&gt;chip-&gt;sg_width)</span>
<span class="cp">#define MVS_CHIP_SLOT_SZ	(1U &lt;&lt; mvi-&gt;chip-&gt;slot_width)</span>
<span class="cp">#define MVS_RX_FISL_SZ		\</span>
<span class="cp">	(mvi-&gt;chip-&gt;fis_offs + (mvi-&gt;chip-&gt;fis_count * 0x100))</span>
<span class="cp">#define MVS_CHIP_DISP		(mvi-&gt;chip-&gt;dispatch)</span>

<span class="k">struct</span> <span class="n">mvs_err_info</span> <span class="p">{</span>
	<span class="n">__le32</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">flags2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_cmd_hdr</span> <span class="p">{</span>
	<span class="n">__le32</span>			<span class="n">flags</span><span class="p">;</span>	<span class="cm">/* PRD tbl len; SAS, SATA ctl */</span>
	<span class="n">__le32</span>			<span class="n">lens</span><span class="p">;</span>	<span class="cm">/* cmd, max resp frame len */</span>
	<span class="n">__le32</span>			<span class="n">tags</span><span class="p">;</span>	<span class="cm">/* targ port xfer tag; tag */</span>
	<span class="n">__le32</span>			<span class="n">data_len</span><span class="p">;</span>	<span class="cm">/* data xfer len */</span>
	<span class="n">__le64</span>			<span class="n">cmd_tbl</span><span class="p">;</span>  	<span class="cm">/* command table address */</span>
	<span class="n">__le64</span>			<span class="n">open_frame</span><span class="p">;</span>	<span class="cm">/* open addr frame address */</span>
	<span class="n">__le64</span>			<span class="n">status_buf</span><span class="p">;</span>	<span class="cm">/* status buffer address */</span>
	<span class="n">__le64</span>			<span class="n">prd_tbl</span><span class="p">;</span>		<span class="cm">/* PRD tbl address */</span>
	<span class="n">__le32</span>			<span class="n">reserved</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_port</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">asd_sas_port</span>	<span class="n">sas_port</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">port_attached</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">wide_port_phymap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">list</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_phy</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mvs_info</span> 		<span class="o">*</span><span class="n">mvi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_port</span>		<span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">asd_sas_phy</span>	<span class="n">sas_phy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sas_identify</span>	<span class="n">identify</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scsi_device</span>	<span class="o">*</span><span class="n">sdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timer</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">dev_sas_addr</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">att_dev_sas_addr</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">att_dev_info</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dev_info</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">phy_type</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">phy_status</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">irq_status</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">frame_rcvd_size</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">frame_rcvd</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">phy_attached</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">phy_mode</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">reserved</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>		<span class="n">phy_event</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">sas_linkrate</span>	<span class="n">minimum_linkrate</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">sas_linkrate</span>	<span class="n">maximum_linkrate</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">dev_entry</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">sas_dev_type</span> <span class="n">dev_type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">sas_device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">attached_phy</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">device_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">running_req</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">taskfileset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dev_status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Generate  PHY tunning parameters */</span>
<span class="k">struct</span> <span class="n">phy_tuning</span> <span class="p">{</span>
	<span class="cm">/* 1 bit,  transmitter emphasis enable	*/</span>
	<span class="n">u8</span>	<span class="n">trans_emp_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* 4 bits, transmitter emphasis amplitude */</span>
	<span class="n">u8</span>	<span class="n">trans_emp_amp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="cm">/* 3 bits, reserved space */</span>
	<span class="n">u8</span>	<span class="n">Reserved_2bit_1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="cm">/* 5 bits, transmitter amplitude */</span>
	<span class="n">u8</span>	<span class="n">trans_amp</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="cm">/* 2 bits, transmitter amplitude adjust */</span>
	<span class="n">u8</span>	<span class="n">trans_amp_adj</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="cm">/* 1 bit, reserved space */</span>
	<span class="n">u8</span>	<span class="n">resv_2bit_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* 2 bytes, reserved space */</span>
	<span class="n">u8</span>	<span class="n">reserved</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ffe_control</span> <span class="p">{</span>
	<span class="cm">/* 4 bits,  FFE Capacitor Select  (value range 0~F)  */</span>
	<span class="n">u8</span> <span class="n">ffe_cap_sel</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="cm">/* 3 bits,  FFE Resistor Select (value range 0~7) */</span>
	<span class="n">u8</span> <span class="n">ffe_rss_sel</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="cm">/* 1 bit reserve*/</span>
	<span class="n">u8</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * HBA_Info_Page is saved in Flash/NVRAM, total 256 bytes.</span>
<span class="cm"> * The data area is valid only Signature=&quot;MRVL&quot;.</span>
<span class="cm"> * If any member fills with 0xFF, the member is invalid.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">hba_info_page</span> <span class="p">{</span>
	<span class="cm">/* Dword 0 */</span>
	<span class="cm">/* 4 bytes, structure signature,should be &quot;MRVL&quot; at first initial */</span>
	<span class="n">u8</span> <span class="n">signature</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="cm">/* Dword 1-13 */</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>

	<span class="cm">/* Dword 14-29 */</span>
	<span class="cm">/* 64 bytes, SAS address for each port */</span>
	<span class="n">u64</span> <span class="n">sas_addr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Dword 30-31 */</span>
	<span class="cm">/* 8 bytes for vanir 8 port PHY FFE seeting</span>
<span class="cm">	 * BIT 0~3 : FFE Capacitor select(value range 0~F)</span>
<span class="cm">	 * BIT 4~6 : FFE Resistor select(value range 0~7)</span>
<span class="cm">	 * BIT 7: reserve.</span>
<span class="cm">	 */</span>

	<span class="k">struct</span> <span class="n">ffe_control</span>  <span class="n">ffe_ctl</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="cm">/* Dword 32 -43 */</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>

	<span class="cm">/* Dword 44-45 */</span>
	<span class="cm">/* 8 bytes,  0:  1.5G, 1: 3.0G, should be 0x01 at first initial */</span>
	<span class="n">u8</span> <span class="n">phy_rate</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Dword 46-53 */</span>
	<span class="cm">/* 32 bytes, PHY tuning parameters for each PHY*/</span>
	<span class="k">struct</span> <span class="n">phy_tuning</span>   <span class="n">phy_tuning</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="cm">/* Dword 54-63 */</span>
	<span class="n">u32</span> <span class="n">reserved3</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
<span class="p">};</span>	<span class="cm">/* total 256 bytes */</span>

<span class="k">struct</span> <span class="n">mvs_slot_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">entry</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">;</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">tdata</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">n_elem</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">slot_tag</span><span class="p">;</span>

	<span class="cm">/* DMA buffer for storing cmd tbl, open addr frame, status buffer,</span>
<span class="cm">	 * and PRD table</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">buf_dma</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">response</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_device</span>	<span class="o">*</span><span class="n">device</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">open_frame</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_info</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* host-wide lock */</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* our device */</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* enhanced mode registers */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/* peripheral or soc registers */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs_ex</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sas_addr</span><span class="p">[</span><span class="n">SAS_ADDR_SIZE</span><span class="p">];</span>

	<span class="cm">/* SCSI/SAS glue */</span>
	<span class="k">struct</span> <span class="n">sas_ha_struct</span> <span class="o">*</span><span class="n">sas</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">Scsi_Host</span> <span class="o">*</span><span class="n">shost</span><span class="p">;</span>

	<span class="cm">/* TX (delivery) DMA ring */</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">tx_dma</span><span class="p">;</span>

	<span class="cm">/* cached next-producer idx */</span>
	<span class="n">u32</span> <span class="n">tx_prod</span><span class="p">;</span>

	<span class="cm">/* RX (completion) DMA ring */</span>
	<span class="n">__le32</span>	<span class="o">*</span><span class="n">rx</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">rx_dma</span><span class="p">;</span>

	<span class="cm">/* RX consumer idx */</span>
	<span class="n">u32</span> <span class="n">rx_cons</span><span class="p">;</span>

	<span class="cm">/* RX&#39;d FIS area */</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">rx_fis</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">rx_fis_dma</span><span class="p">;</span>

	<span class="cm">/* DMA command header slots */</span>
	<span class="k">struct</span> <span class="n">mvs_cmd_hdr</span> <span class="o">*</span><span class="n">slot</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">slot_dma</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">chip_id</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mvs_chip_info</span> <span class="o">*</span><span class="n">chip</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">tags_num</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">tags</span><span class="p">;</span>
	<span class="cm">/* further per-slot information */</span>
	<span class="k">struct</span> <span class="n">mvs_phy</span> <span class="n">phy</span><span class="p">[</span><span class="n">MVS_MAX_PHYS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">mvs_port</span> <span class="n">port</span><span class="p">[</span><span class="n">MVS_MAX_PHYS</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">sata_reg_set</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">hba_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">soc_entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">wq_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instance</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flashid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flashsize</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flashsectSize</span><span class="p">;</span>

	<span class="kt">void</span> <span class="o">*</span><span class="n">addon</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hba_info_page</span> <span class="n">hba_info_param</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_device</span>	<span class="n">devices</span><span class="p">[</span><span class="n">MVS_MAX_DEVICES</span><span class="p">];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">bulk_buffer</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">bulk_buffer_dma</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">bulk_buffer1</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">bulk_buffer_dma1</span><span class="p">;</span>
<span class="cp">#define TRASH_BUCKET_SIZE    	0x20000</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dma_pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_slot_info</span> <span class="n">slot_info</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_prv_info</span><span class="p">{</span>
	<span class="n">u8</span> <span class="n">n_host</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">n_phy</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scan_finished</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserve</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">mv_tasklet</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_wq</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">delayed_work</span> <span class="n">work_q</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handler</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">entry</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_task_exec_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_cmd_hdr</span> <span class="o">*</span><span class="n">hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mvs_port</span> <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tag</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n_elem</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mvs_task_list</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/******************** function prototype *********************/</span>
<span class="kt">void</span> <span class="n">mvs_get_sas_addr</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buflen</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_tag_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tag</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_tag_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tag</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_tag_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_tag_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">tag_out</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_tag_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_iounmap</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_ioremap</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bar</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bar_ex</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_phys_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">phy_mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hard</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_phy_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">asd_sas_phy</span> <span class="o">*</span><span class="n">sas_phy</span><span class="p">,</span> <span class="k">enum</span> <span class="n">phy_func</span> <span class="n">func</span><span class="p">,</span>
			<span class="kt">void</span> <span class="o">*</span><span class="n">funcdata</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__devinit</span> <span class="n">mvs_set_sas_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port_id</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">off_lo</span><span class="p">,</span> <span class="n">u32</span> <span class="n">off_hi</span><span class="p">,</span> <span class="n">u64</span> <span class="n">sas_addr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_scan_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">Scsi_Host</span> <span class="o">*</span><span class="n">shost</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_scan_finished</span><span class="p">(</span><span class="k">struct</span> <span class="n">Scsi_Host</span> <span class="o">*</span><span class="n">shost</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">time</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_queue_command</span><span class="p">(</span><span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">,</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">num</span><span class="p">,</span>
			<span class="n">gfp_t</span> <span class="n">gfp_flags</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_abort_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_abort_task_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">lun</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_clear_aca</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">lun</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_clear_task_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span> <span class="n">lun</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_port_formed</span><span class="p">(</span><span class="k">struct</span> <span class="n">asd_sas_phy</span> <span class="o">*</span><span class="n">sas_phy</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_port_deformed</span><span class="p">(</span><span class="k">struct</span> <span class="n">asd_sas_phy</span> <span class="o">*</span><span class="n">sas_phy</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_dev_found</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_dev_gone</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_lu_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">lun</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_slot_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rx_desc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_I_T_nexus_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_query_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">sas_task</span> <span class="o">*</span><span class="n">task</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_release_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_do_release_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_no</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">domain_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_int_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_no</span><span class="p">,</span> <span class="n">u32</span> <span class="n">events</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mvs_update_phyinfo</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">int</span> <span class="n">get_st</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mvs_int_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">self_clear</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">mvs_device</span> <span class="o">*</span><span class="n">mvs_find_dev_by_reg_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">mvs_info</span> <span class="o">*</span><span class="n">mvi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg_set</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
