# Config
 No additional config 

# Helpfull links

**Zynq-7000**

- [UG1165 Embedded Design Tutorial (Zynq-7000)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug1165-zynq-embedded-design-tutorial.pdf)
- [UG1046 UltraFast Embedded Design Methodology Guide (Zynq-7000)](ttps://www.xilinx.com/support/documentation/sw_manuals/ug1046-ultrafast-design-methodology-guide.pdf )

**Zynq UltraScale+**

- [UG1209 Embedded Design Tutorial (Zynq US+)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug1209-embedded-design-tutorial.pdf)
- [UG1228 UltraFast Embedded Design Methodology Guide (Zynq US+)](https://www.xilinx.com/support/documentation/sw_manuals/ug1228-ultrafast-embedded-design-methodology-guide.pdf)

**AXI**

- [IHI0022 AMBAÂ® AXI and ACE Protocol Specification](https://developer.arm.com/documentation/ihi0022/h)
- [UG1037 Vivado AXI Reference Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf)
- [Xilinx WiKi Using AXI4 Verification IP (AXI4 VIP)](https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842507/Using+the+AXI4+VIP+as+a+master+to+read+and+write+to+an+AXI4-Lite+slave+interface)
- [AXI Basics 3 - Master AXI4-Lite simulation with the AXI VIP](https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/AXI-Basics-3-Master-AXI4-Lite-simulation-with-the-AXI-VIP/ba-p/1058302)

**Others**

- [What are the Best Vivado Synthesis and Implementation Strategies???](https://miscircuitos.com/vivado-synthesis-and-implementation-strategies/)
- [UG907 Power Analysis and Optimization](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug907-vivado-power-analysis-optimization.pdf)



# Erratas
## Lab 01
### 3-6

**Error**: IP name: xlconstant

**Fix**: IP name: constant

## Lab 04
### 2-1-9
**Error**: __Copy sources into project option__ is selected.

**Fix**: __Copy sources into project option__ is selected and __Scan and add RTL include files to project__ is deselected.

### 3-1-7
**Error**: Ensure that the zynquplus (Zynq UltraScale+) family is selected.

**Fix**: Ensure that the zynquplus (Zynq UltraScale+) family is deselected. (Because support of that family was added when IP has been created.)
