{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701255636452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701255636456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:00:36 2023 " "Processing started: Wed Nov 29 19:00:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701255636456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255636456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart2eeprom -c uart2eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart2eeprom -c uart2eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255636456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701255636878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701255636878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255643860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255643860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart2eeprom/rtl/uart2eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart2eeprom/rtl/uart2eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart2eeprom " "Found entity 1: uart2eeprom" {  } { { "../rtl/uart2eeprom.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/uart2eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255643864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255643864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_control " "Elaborating entity \"i2c_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701255643890 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "done i2c_control.v(34) " "Verilog HDL warning at i2c_control.v(34): object done used but never assigned" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701255643894 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd i2c_control.v(35) " "Verilog HDL warning at i2c_control.v(35): object rd used but never assigned" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701255643894 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr i2c_control.v(36) " "Verilog HDL warning at i2c_control.v(36): object wr used but never assigned" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701255643895 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "word_addr i2c_control.v(118) " "Verilog HDL warning at i2c_control.v(118): object word_addr used but never assigned" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 118 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701255643895 "|i2c_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_r i2c_control.v(121) " "Verilog HDL or VHDL warning at i2c_control.v(121): object \"sda_r\" assigned a value but never read" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701255643895 "|i2c_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_cnt i2c_control.v(122) " "Verilog HDL or VHDL warning at i2c_control.v(122): object \"bit_cnt\" assigned a value but never read" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701255643895 "|i2c_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_control.v(57) " "Verilog HDL assignment warning at i2c_control.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701255643895 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(133) " "Verilog HDL Function Declaration warning at i2c_control.v(133): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 133 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643896 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(134) " "Verilog HDL Function Declaration warning at i2c_control.v(134): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 134 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643898 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(145) " "Verilog HDL Function Declaration warning at i2c_control.v(145): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 145 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643898 "|i2c_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_control.v(145) " "Verilog HDL assignment warning at i2c_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701255643898 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(147) " "Verilog HDL Function Declaration warning at i2c_control.v(147): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 147 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643898 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(149) " "Verilog HDL Function Declaration warning at i2c_control.v(149): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 149 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643898 "|i2c_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 i2c_control.v(155) " "Verilog HDL assignment warning at i2c_control.v(155): truncated value with size 9 to match size of target (1)" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "bit_cnt i2c_control.v(162) " "Verilog HDL Function Declaration warning at i2c_control.v(162): variable \"bit_cnt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 162 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "i2c_sda_od send8bit i2c_control.v(129) " "Verilog HDL warning at i2c_control.v(129): variable i2c_sda_od in static task or function send8bit may have unintended latch behavior" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 129 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "bit_cnt send8bit i2c_control.v(131) " "Verilog HDL warning at i2c_control.v(131): variable bit_cnt in static task or function send8bit may have unintended latch behavior" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 131 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "state send8bit i2c_control.v(130) " "Verilog HDL warning at i2c_control.v(130): variable state in static task or function send8bit may have unintended latch behavior" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 130 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_control.v(175) " "Verilog HDL Case Statement information at i2c_control.v(175): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701255643899 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "send8bit.bit_cnt 0 i2c_control.v(131) " "Net \"send8bit.bit_cnt\" at i2c_control.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "word_addr 0 i2c_control.v(118) " "Net \"word_addr\" at i2c_control.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "send8bit.i2c_sda_od 0 i2c_control.v(129) " "Net \"send8bit.i2c_sda_od\" at i2c_control.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "send8bit.state 0 i2c_control.v(130) " "Net \"send8bit.state\" at i2c_control.v(130) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd 0 i2c_control.v(35) " "Net \"rd\" at i2c_control.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr 0 i2c_control.v(36) " "Net \"wr\" at i2c_control.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701255643903 "|i2c_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCL i2c_control.v(22) " "Output port \"SCL\" at i2c_control.v(22) has no driver" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701255643904 "|i2c_control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SCL GND " "Pin \"SCL\" is stuck at GND" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701255644322 "|i2c_control|SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701255644322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701255644351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701255644522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255644522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701255644657 "|i2c_control|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../rtl/i2c_control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart2eeprom/rtl/i2c_control.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701255644657 "|i2c_control|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701255644657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701255644658 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701255644658 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701255644658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701255644658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701255644670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:00:44 2023 " "Processing ended: Wed Nov 29 19:00:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701255644670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701255644670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701255644670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255644670 ""}
