Starting process: IPCFG

GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"/opt/lattice/diamond/1.3/bin/lin/synpwrap" -rem -e sgmii_gbe_pcs34 -target lattice-ecp3'

Warning: You are running on an unsupported platform 
End process: completed successfully.

Starting process: '"/opt/lattice/diamond/1.3/bin/lin/../../ispfpga/bin/lin/edif2ngd" -ip "/home/greg/sgmii_gbepcs_v3.4/lib/../.." -ic sgmii_gbepcs_v3.4 -l LatticeECP3 -nopropwarn "syn_results/sgmii_gbe_pcs34.edi" "sgmii_gbe_pcs34.ngo"'
edif2ngd:  version Diamond_1.3_Production (92)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
No device specified. Will use default.
Writing the design to sgmii_gbe_pcs34.ngo...
End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    10/04/2011    13:50:21          
Filename: sgmii_gbe_pcs34_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/greg/projects/trb3/trb3_gbe/ipcores 
-----------------------------------------------------------------------------
  sgmii_gbe_pcs34.lpc
      : IP ispLEVER LPC File
  sgmii_gbe_pcs34.ngo
      : IP ispLEVER Database File
  sgmii_gbe_pcs34_bb.v
      : IP Verilog Blackbox Module
  sgmii_gbe_pcs34_inst.v
      : IP Verilog Instantiation Template
  sgmii_gbe_pcs34_beh.v
      : IP Verilog Behaviorial Sim Model
  sgmii_gbe_pcs34_gen.log
      : IP Status Log
  sgmii_gbe_pcs34_generate.log
      : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Evaluation Files:
-----------------------------------------------------------------------------

---------------------------------:
    COMMON TO ALL CONFIGURATIONS :
---------------------------------:

    Hardware Specific Models
    ../sgmii_pcs_eval/models/ecp3/pcs_serdes 

    Testbench
    ../sgmii_pcs_eval/testbench

------------------------------------------------
    SPECIFIC TO sgmii_gbe_pcs34 CONFIGURATION 
------------------------------------------------

    Source Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs34/src/rtl/ecp3

    Simulation
    ../sgmii_pcs_eval/sgmii_gbe_pcs34/sim/modelsim

    FPGA Implementation Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs34/impl

Total Warnings:  1


Total Errors:  0



