// Seed: 484908163
module module_0 (
    input id_0,
    input reg id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5
);
  always id_5 <= id_4;
  logic id_6, id_7, id_8, id_9, id_10;
  logic id_11;
  assign id_5 = id_1;
  integer id_12;
endmodule
