

================================================================
== Vitis HLS Report for 'window_avg'
================================================================
* Date:           Wed Jun  5 16:49:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m41
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.372 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228804|  1228804|  12.288 ms|  12.288 ms|  1228805|  1228805|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COMP    |  1228802|  1228802|         2|          1|          1|  1228801|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift_reg_regs_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'shift_reg_regs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dout"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln43 = store i21 0, i21 %i" [../../src/window_1d_sliding.cpp:43]   --->   Operation 15 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [../../src/window_1d_sliding.cpp:43]   --->   Operation 16 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i21 %i" [../../src/window_1d_sliding.cpp:51]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln43 = icmp_eq  i21 %i_1, i21 1228801" [../../src/window_1d_sliding.cpp:43]   --->   Operation 18 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.12ns)   --->   "%add_ln43 = add i21 %i_1, i21 1" [../../src/window_1d_sliding.cpp:43]   --->   Operation 19 'add' 'add_ln43' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split_ifconv, void" [../../src/window_1d_sliding.cpp:43]   --->   Operation 20 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i21 %i_1" [../../src/window_1d_sliding.cpp:43]   --->   Operation 21 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i8 %din, i64 0, i64 %zext_ln43" [../../src/window_1d_sliding.cpp:46]   --->   Operation 22 'getelementptr' 'din_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%din_load = load i21 %din_addr" [../../src/window_1d_sliding.cpp:46]   --->   Operation 23 'load' 'din_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%icmp_ln50 = icmp_eq  i21 %i_1, i21 0" [../../src/window_1d_sliding.cpp:50]   --->   Operation 24 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void, void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [../../src/window_1d_sliding.cpp:50]   --->   Operation 25 'br' 'br_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln43 = store i21 %add_ln43, i21 %i" [../../src/window_1d_sliding.cpp:43]   --->   Operation 26 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%din_tmp_1 = load i8 %r_V_1"   --->   Operation 27 'load' 'din_tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228801, i64 1228801, i64 1228801"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_regs_V_1_load = load i8 %shift_reg_regs_V_1" [../../src/window_1d_sliding.cpp:11]   --->   Operation 29 'load' 'shift_reg_regs_V_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../src/window_1d_sliding.cpp:29]   --->   Operation 30 'specpipeline' 'specpipeline_ln29' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/window_1d_sliding.cpp:29]   --->   Operation 31 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%icmp_ln45 = icmp_ult  i21 %i_1, i21 1228800" [../../src/window_1d_sliding.cpp:45]   --->   Operation 32 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%din_load = load i21 %din_addr" [../../src/window_1d_sliding.cpp:46]   --->   Operation 33 'load' 'din_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 34 [1/1] (0.40ns)   --->   "%shift_reg_regs_V = select i1 %icmp_ln45, i8 %din_load, i8 %din_tmp_1" [../../src/window_1d_sliding.cpp:45]   --->   Operation 34 'select' 'shift_reg_regs_V' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln11 = icmp_eq  i21 %i_1, i21 1" [../../src/window_1d_sliding.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%lhs = select i1 %icmp_ln11, i8 %din_tmp_1, i8 %shift_reg_regs_V_1_load" [../../src/window_1d_sliding.cpp:11]   --->   Operation 36 'select' 'lhs' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.90ns)   --->   "%icmp_ln13 = icmp_eq  i21 %i_1, i21 1228800" [../../src/window_1d_sliding.cpp:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.40ns)   --->   "%rhs_1 = select i1 %icmp_ln13, i8 %din_tmp_1, i8 %shift_reg_regs_V" [../../src/window_1d_sliding.cpp:13]   --->   Operation 38 'select' 'rhs_1' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %din_tmp_1, i1 0"   --->   Operation 39 'bitconcatenate' 'r_V' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i8 %lhs"   --->   Operation 40 'zext' 'zext_ln1245' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i9 %r_V"   --->   Operation 41 'zext' 'zext_ln1245_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i10 %zext_ln1245_1, i10 %zext_ln1245"   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i8 %rhs_1"   --->   Operation 43 'zext' 'zext_ln1245_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i10 %ret_V, i10 %zext_ln1245_2"   --->   Operation 44 'add' 'ret_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_1, i32 2, i32 9"   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.12ns)   --->   "%add_ln51 = add i21 %i_1, i21 2097151" [../../src/window_1d_sliding.cpp:51]   --->   Operation 46 'add' 'add_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i21 %add_ln51" [../../src/window_1d_sliding.cpp:51]   --->   Operation 47 'zext' 'zext_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i8 %dout, i64 0, i64 %zext_ln51" [../../src/window_1d_sliding.cpp:51]   --->   Operation 48 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln51 = store i8 %trunc_ln, i21 %dout_addr" [../../src/window_1d_sliding.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [../../src/window_1d_sliding.cpp:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln45 = store i8 %shift_reg_regs_V, i8 %r_V_1" [../../src/window_1d_sliding.cpp:45]   --->   Operation 51 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln1171 = store i8 %din_tmp_1, i8 %shift_reg_regs_V_1"   --->   Operation 52 'store' 'store_ln1171' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [../../src/window_1d_sliding.cpp:53]   --->   Operation 54 'ret' 'ret_ln53' <Predicate = (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_regs_V_1      (alloca           ) [ 011]
i                       (alloca           ) [ 010]
r_V_1                   (alloca           ) [ 011]
spectopmodule_ln0       (spectopmodule    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specbitsmap_ln0         (specbitsmap      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specbitsmap_ln0         (specbitsmap      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
store_ln43              (store            ) [ 000]
br_ln43                 (br               ) [ 000]
i_1                     (load             ) [ 011]
icmp_ln43               (icmp             ) [ 011]
add_ln43                (add              ) [ 000]
br_ln43                 (br               ) [ 000]
zext_ln43               (zext             ) [ 000]
din_addr                (getelementptr    ) [ 011]
icmp_ln50               (icmp             ) [ 011]
br_ln50                 (br               ) [ 000]
store_ln43              (store            ) [ 000]
din_tmp_1               (load             ) [ 000]
empty                   (speclooptripcount) [ 000]
shift_reg_regs_V_1_load (load             ) [ 000]
specpipeline_ln29       (specpipeline     ) [ 000]
specloopname_ln29       (specloopname     ) [ 000]
icmp_ln45               (icmp             ) [ 000]
din_load                (load             ) [ 000]
shift_reg_regs_V        (select           ) [ 000]
icmp_ln11               (icmp             ) [ 000]
lhs                     (select           ) [ 000]
icmp_ln13               (icmp             ) [ 000]
rhs_1                   (select           ) [ 000]
r_V                     (bitconcatenate   ) [ 000]
zext_ln1245             (zext             ) [ 000]
zext_ln1245_1           (zext             ) [ 000]
ret_V                   (add              ) [ 000]
zext_ln1245_2           (zext             ) [ 000]
ret_V_1                 (add              ) [ 000]
trunc_ln                (partselect       ) [ 000]
add_ln51                (add              ) [ 000]
zext_ln51               (zext             ) [ 000]
dout_addr               (getelementptr    ) [ 000]
store_ln51              (store            ) [ 000]
br_ln51                 (br               ) [ 000]
store_ln45              (store            ) [ 000]
store_ln1171            (store            ) [ 000]
br_ln0                  (br               ) [ 000]
ret_ln53                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="shift_reg_regs_V_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_regs_V_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r_V_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="din_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="21" slack="0"/>
<pin id="76" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="din_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="21" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="din_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="dout_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="21" slack="0"/>
<pin id="89" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln51_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="21" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln43_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="21" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="21" slack="0"/>
<pin id="105" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln43_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="21" slack="0"/>
<pin id="108" dir="0" index="1" bw="21" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln43_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="21" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln43_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="21" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln50_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="21" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln43_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="21" slack="0"/>
<pin id="131" dir="0" index="1" bw="21" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="din_tmp_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="din_tmp_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_reg_regs_V_1_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_regs_V_1_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln45_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="1"/>
<pin id="142" dir="0" index="1" bw="21" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shift_reg_regs_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_reg_regs_V/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln11_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="21" slack="1"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lhs_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="21" slack="1"/>
<pin id="168" dir="0" index="1" bw="21" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="rhs_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="r_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln1245_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln1245_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ret_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln1245_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ret_V_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="5" slack="0"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln51_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="21" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln51_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="21" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln45_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln1171_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1171/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="shift_reg_regs_V_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_regs_V_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="21" slack="0"/>
<pin id="250" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="255" class="1005" name="r_V_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="21" slack="1"/>
<pin id="263" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln43_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="273" class="1005" name="din_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="21" slack="1"/>
<pin id="275" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="din_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="icmp_ln50_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="127"><net_src comp="103" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="112" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="79" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="134" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="137" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="134" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="145" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="134" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="158" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="179" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="171" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="195" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="221"><net_src comp="211" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="236"><net_src comp="145" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="134" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="60" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="251"><net_src comp="64" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="258"><net_src comp="68" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="264"><net_src comp="103" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="272"><net_src comp="106" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="72" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="281"><net_src comp="123" pin="2"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {2 }
 - Input state : 
	Port: window_avg : din | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		i_1 : 1
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		zext_ln43 : 2
		din_addr : 3
		din_load : 4
		icmp_ln50 : 2
		br_ln50 : 3
		store_ln43 : 3
	State 2
		shift_reg_regs_V : 1
		lhs : 1
		rhs_1 : 2
		r_V : 1
		zext_ln1245 : 2
		zext_ln1245_1 : 2
		ret_V : 3
		zext_ln1245_2 : 3
		ret_V_1 : 4
		trunc_ln : 5
		zext_ln51 : 1
		dout_addr : 2
		store_ln51 : 6
		store_ln45 : 2
		store_ln1171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln43_fu_112     |    0    |    28   |
|    add   |       ret_V_fu_195      |    0    |    18   |
|          |      ret_V_1_fu_205     |    0    |    18   |
|          |     add_ln51_fu_222     |    0    |    28   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln43_fu_106    |    0    |    15   |
|          |     icmp_ln50_fu_123    |    0    |    15   |
|   icmp   |     icmp_ln45_fu_140    |    0    |    15   |
|          |     icmp_ln11_fu_153    |    0    |    15   |
|          |     icmp_ln13_fu_166    |    0    |    15   |
|----------|-------------------------|---------|---------|
|          | shift_reg_regs_V_fu_145 |    0    |    8    |
|  select  |        lhs_fu_158       |    0    |    8    |
|          |       rhs_1_fu_171      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |     zext_ln43_fu_118    |    0    |    0    |
|          |    zext_ln1245_fu_187   |    0    |    0    |
|   zext   |   zext_ln1245_1_fu_191  |    0    |    0    |
|          |   zext_ln1245_2_fu_201  |    0    |    0    |
|          |     zext_ln51_fu_227    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        r_V_fu_179       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_211     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   191   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     din_addr_reg_273     |   21   |
|        i_1_reg_261       |   21   |
|         i_reg_248        |   21   |
|     icmp_ln43_reg_269    |    1   |
|     icmp_ln50_reg_278    |    1   |
|       r_V_1_reg_255      |    8   |
|shift_reg_regs_V_1_reg_242|    8   |
+--------------------------+--------+
|           Total          |   81   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   191  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   81   |   200  |
+-----------+--------+--------+--------+
