Spying on Temperature using DRAM.	Wenjie Xiong 0001,Nikolaos Athanasios Anagnostopoulos,André Schaller,Stefan Katzenbeisser 0001,Jakub Szefer	10.23919/DATE.2019.8714882
Approximate Logic Synthesis by Symmetrization.	Anna Bernasconi 0001,Valentina Ciriani,Tiziano Villa	10.23919/DATE.2019.8715286
Specifying and Evaluating Quality Metrics for Vision-based Perception Systems.	Anand Balakrishnan 0001,Aniruddh Gopinath Puranic,Xin Qin,Adel Dokhanchi,Jyotirmoy V. Deshmukh,Heni Ben Amor,Georgios Fainekos	10.23919/DATE.2019.8715114
Speculative Temporal Decoupling Using fork().	Matthias Jung 0001,Frank Schnicke,Markus Damm,Thomas Kuhn 0001,Norbert Wehn	10.23919/DATE.2019.8714823
TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint.	Imran Hafeez Abbassi,Faiq Khalid,Semeen Rehman,Awais Mehmood Kamboh,Axel Jantsch,Siddharth Garg,Muhammad Shafique 0001	10.23919/DATE.2019.8714829
Worst-Case Cause-Effect Reaction Latency in Systems with Non-Blocking Communication.	Jakaria Abdullah,Gaoyang Dai,Wang Yi 0001	10.23919/DATE.2019.8715264
Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs.	Afzal Ahmad,Muhammad Adeel Pasha	10.23919/DATE.2019.8715272
LBICA: A Load Balancer for I/O Cache Architectures.	Saba Ahmadian,Reza Salkhordeh,Hossein Asadi 0001	10.23919/DATE.2019.8714805
A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions.	Hameeza Ahmed,Paulo C. Santos 0001,João Paulo C. de Lima,Rafael Fão de Moura,Marco A. Z. Alves,Antonio C. S. Beck,Luigi Carro	10.23919/DATE.2019.8714956
AIX: A high performance and energy efficient inference accelerator on FPGA for a DNN-based commercial speech recognition.	Minwook Ahn,Seok Joong Hwang,Wonsub Kim,Seungrok Jung,Yeonbok Lee,Mookyoung Chung,Woohyung Lim,Young Joon Kim	10.23919/DATE.2019.8714950
Finding All DC Operating Points Using Interval Arithmetic Based Verification Algorithms.	Itrat A. Akhter,Justin Reiher,Mark R. Greenstreet	10.23919/DATE.2019.8714966
A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices.	Levent Aksoy,Mustafa Altun	10.23919/DATE.2019.8714809
High-Integrity GPU Designs for Critical Real-Time Automotive Systems.	Sergi Alcaide,Leonidas Kosmidis,Carles Hernández 0001,Jaume Abella 0001	10.23919/DATE.2019.8715177
Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.	Lulwah Alhubail,Nader Bagherzadeh	10.23919/DATE.2019.8714769
FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors.	Mehdi Alipour,Rakesh Kumar 0003,Stefanos Kaxiras,David Black-Schaffer	10.23919/DATE.2019.8715034
Software-Hardware Co-Design of Multi-Standard Digital Baseband Processor for IoT.	Hela Belhadj Amor,Carolynn Bernier	10.23919/DATE.2019.8714963
A Runtime Resource Management Policy for OpenCL Workloads on Heterogeneous Multicores.	Daniele Angioletti,Francesco Bertani,Cristiana Bolchini,Francesco Cerizzi,Antonio Miele	10.23919/DATE.2019.8715268
GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM.	Shaahin Angizi,Jiao Sun,Wei Zhang 0076,Deliang Fan	10.23919/DATE.2019.8715270
A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy.	Mohammad Saeed Ansari,Bruce F. Cockburn,Jie Han 0001	10.23919/DATE.2019.8714868
Harmonizing Safety, Security and Performance Requirements in Embedded Systems.	Ludovic Apvrille,Letitia W. Li	10.23919/DATE.2019.8715124
Learning to Skip Ineffectual Recurrent Computations in LSTMs.	Arash Ardakani,Zhengyun Ji,Warren J. Gross	10.23919/DATE.2019.8714765
A Security Architecture for RISC-V based IoT Devices.	Lukas Auer,Christian Skubich,Matthias Hiller	10.23919/DATE.2019.8714822
Fourℚ on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication.	Hiromitsu Awano,Makoto Ikeda	10.23919/DATE.2019.8715287
Transient Key-based Obfuscation for HLS in an Untrusted Cloud Environment.	Hannah Badier,Jean-Christophe Le Lann,Philippe Coussy,Guy Gogniat	10.23919/DATE.2019.8715083
Chip Health Tracking Using Dynamic In-Situ Delay Monitoring.	Hadi Ahmadi Balef,Kees Goossens,José Pineda de Gyvez	10.23919/DATE.2019.8715014
A Write-Efficient Cache Algorithm based on Macroscopic Trend for NVM-based Read Cache.	Ning Bao,Yunpeng Chai,Xiao Qin 0001	10.23919/DATE.2019.8715276
On the use of causal feature selection in the context of machine-learning indirect test.	Manuel J. Barragán,Gildas Léger,Florent Cilici,Estelle Lauga-Larroze,Sylvain Bourdel,Salvador Mir	10.23919/DATE.2019.8714798
LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache.	Pedro Benedicte,Carles Hernández 0001,Jaume Abella 0001,Francisco J. Cazorla	10.23919/DATE.2019.8714877
Non-Intrusive Self-Test Library for Automotive Critical Applications: Constraints and Solutions.	Paolo Bernardi,Riccardo Cantoro,Andrea Floridia,Davide Piumatti,C. Pogonea,Annachiara Ruospo,Ernesto Sánchez 0001,Sergio de Luca,Alessandro Sansonetti	10.23919/DATE.2019.8714780
Fault Localization in Programmable Microfluidic Devices.	Alessandro Bernardini,Chunfeng Liu,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE.2019.8715023
Power and Thermal Analysis of Commercial Mobile Platforms: Experiments and Case Studies.	Ganapati Bhat,Suat Gumussoy,Ümit Y. Ogras	10.23919/DATE.2019.8714831
DArL: Dynamic Parameter Adjustment for LWE-based Secure Inference.	Song Bian 0001,Masayuki Hiromoto,Takashi Sato	10.23919/DATE.2019.8715110
A Smart Fault Detection Scheme for Reliable Image Processing Applications.	Matteo Biasielli,Cristiana Bolchini,Luca Cassano,Antonio Miele	10.23919/DATE.2019.8714945
TransRec: Improving Adaptability in Single-ISA Heterogeneous Systems with Transparent and Reconfigurable Acceleration.	Marcelo Brandalero,Muhammad Shafique 0001,Luigi Carro,Antonio Carlos Schneider Beck	10.23919/DATE.2019.8715121
Assertion-Based Verification through Binary Instrumentation.	Enzo Brignon,Laurence Pierre	10.23919/DATE.2019.8715117
Incremental Online Verification of Dynamic Cyber-Physical Systems.	Lei Bu,Shaopeng Xing,Xinyue Ren,Yang Yang,Qixin Wang,Xuandong Li	10.23919/DATE.2019.8715003
Laelaps: An Energy-Efficient Seizure Detection Algorithm from Long-term Human iEEG Recordings without False Alarms.	Alessio Burrello,Lukas Cavigelli,Kaspar Schindler,Luca Benini,Abbas Rahimi	10.23919/DATE.2019.8715186
Low-Complexity Dynamic Channel Scaling of Noise-Resilient CNN for Intelligent Edge Devices.	Younghoon Byun,Minho Ha,Jeonghun Kim,Sunggu Lee,Youngjoo Lee	10.23919/DATE.2019.8715280
Rebooting Our Computing Models.	Patsy Cadareanu,N. Reddy C,Carmen G. Almudéver,A. Khanna,Arijit Raychowdhury,Suman Datta,Koen Bertels,Vijayakrishan Narayanan,Massimiliano Di Ventra,Pierre-Emmanuel Gaillardon	10.23919/DATE.2019.8715167
NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support.	Weidong Cao,Xin He,Ayan Chakrabarti,Xuan Zhang 0001	10.23919/DATE.2019.8714933
Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement.	Jordi Cardona,Carles Hernández 0001,Jaume Abella 0001,Francisco J. Cazorla	10.23919/DATE.2019.8715155
Deep Positron: A Deep Neural Network Using the Posit Number System.	Zachariah Carmichael,Hamed Fatemi Langroudi,Char Khazanov,Jeffrey Lillie,John L. Gustafson,Dhireesha Kudithipudi	10.23919/DATE.2019.8715262
A Parallel Graph Environment for Real-World Data Analytics Workflows.	Vito Giovanni Castellana,Maurizio Drocco,John Feo,Jesun Sahariar Firoz,Thejaka Amila Kanewala,Andrew Lumsdaine,Joseph B. Manzano,Andres Marquez,Marco Minutoli,Joshua Suetterlein,Antonino Tumeo,Marcin Zalewski	10.23919/DATE.2019.8715196
From Multi-Level to Abstract-Based Simulation of a Production Line.	Stefano Centomo,Enrico Fraccaroli,Marco Panato	10.23919/DATE.2019.8714870
Cross-Layer Interactions in CPS for Performance and Certification.	Samarjit Chakraborty,James H. Anderson,Martin Becker 0001,Helmut Graeb,Samiran Halder,Ravindra Metta,Lothar Thiele,Stavros Tripakis,Anand Yeolekar	10.23919/DATE.2019.8715153
SDCNN: An Efficient Sparse Deconvolutional Neural Network Accelerator on FPGA.	Jung-Woo Chang,Keon-Woo Kang,Suk-Ju Kang	10.23919/DATE.2019.8715055
CORN: In-Buffer Computing for Binary Neural Network.	Liang Chang 0002,Xin Ma,Zhaohao Wang,Youguang Zhang,Weisheng Zhao,Yuan Xie 0001	10.23919/DATE.2019.8715265
Real-time Detection and Localization of DoS Attacks in NoC based SoCs.	Subodha Charles,Yangdi Lyu,Prabhat Mishra 0001	10.23919/DATE.2019.8715009
A Container-based DoS Attack-Resilient Control Framework for Real-Time UAV Systems.	Jiyang Chen,Zhiwei Feng,Jen-Yang Wen,Bo Liu 0044,Lui Sha	10.23919/DATE.2019.8714888
Physical Synthesis of Flow-Based Microfluidic Biochips Considering Distributed Channel Storage.	Zhisheng Chen,Xing Huang,Wenzhong Guo,Bing Li 0005,Tsung-Yi Ho,Ulf Schlichtmann	10.23919/DATE.2019.8715269
HCFTL: A Locality-Aware Page-Level Flash Translation Layer.	Hao Chen 0080,Cheng Li 0001,Yubiao Pan,Min Lyu,Yongkun Li 0001,Yinlong Xu	10.23919/DATE.2019.8715252
GENIE: QoS-guided Dynamic Scheduling for CNN-based Tasks on SME Clusters.	Zhaoyun Chen,Lei Luo,Haoduo Yang,Jie Yu,Mei Wen,Chunyuan Zhang	10.23919/DATE.2019.8715279
Efficient Computation of Deadline-Miss Probability and Potential Pitfalls.	Kuan-Hsun Chen,Niklas Ueter,Georg von der Brüggen,Jian-Jia Chen	10.23919/DATE.2019.8714908
PATCH: Process-Variation-Resilient Space Allocation for Open-Channel SSD with 3D Flash.	Jing Chen,Yi Wang 0003,Amelie Chi Zhou,Rui Mao 0001,Tao Li 0006	10.23919/DATE.2019.8715197
Dim Sum: Light Clock Tree by Small Diameter Sum.	Gengjie Chen,Evangeline F. Y. Young	10.23919/DATE.2019.8715285
A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.	Zhongsheng Chen,Ying Zhang 0040,Zebo Peng,Jianhui Jiang	10.23919/DATE.2019.8714948
Runtime Monitoring Neuron Activation Patterns.	Chih-Hong Cheng,Georg Nührenberg,Hirotoshi Yasuoka	10.23919/DATE.2019.8714971
Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation.	Elham Cheshmikhani,Hamed Farbeh,Hossein Asadi 0001	10.23919/DATE.2019.8714946
GAN-Sec: Generative Adversarial Network Modeling for the Security Analysis of Cyber-Physical Production Systems.	Sujit Rokka Chhetri,Anthony Bahadir Lopez,Jiang Wan,Mohammad Abdullah Al Faruque	10.23919/DATE.2019.8715283
Bosphorus: Bridging ANF and CNF Solvers.	Davin Choo,Mate Soos,Kian Ming Adam Chai,Kuldeep S. Meel	10.23919/DATE.2019.8715061
Lightweight hardware support for selective coherence in heterogeneous manycore accelerators.	Alessandro Cilardo,Mirko Gagliardi,Vincenzo Scotti 0002	10.23919/DATE.2019.8714723
MAMUT: Multi-Agent Reinforcement Learning for Efficient Real-Time Multi-User Video Transcoding.	Luis Costero,Arman Iranfar,Marina Zapater,Francisco D. Igual,Katzalin Olcoz,David Atienza	10.23919/DATE.2019.8715256
Hardware and firmware verification and validation: an algorithm-to-firmware development methodology.	Henry Cox,Harry H. Chen	10.23919/DATE.2019.8715028
Online Rare Category Detection for Edge Computing.	Yufei Cui,Qiao Li 0001,Sarana Nutanong,Chun Jason Xue	10.23919/DATE.2019.8715002
Machine-Learning-Driven Matrix Ordering for Power Grid Analysis.	Ganqu Cui,Wenjian Yu,Xin Li,Zhiyu Zeng,Ben Gu	10.23919/DATE.2019.8715086
Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs.	Satyajit Das,Kevin J. M. Martin,Philippe Coussy	10.23919/DATE.2019.8715288
Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.	Gabriel Piscoya Davila,Daniel Oliveira 0002,Philippe O. A. Navaux,Paolo Rech	10.23919/DATE.2019.8715107
FIXER: Flow Integrity Extensions for Embedded RISC-V.	Asmit De,Aditya Basu,Swaroop Ghosh,Trent Jaeger	10.23919/DATE.2019.8714980
An indoor localization system to detect areas causing the freezing of gait in Parkinsonians.	Florenc Demrozi,Vladislav Bragoi,Federico Tramarin,Graziano Pravadelli	10.23919/DATE.2019.8715093
Trading Digital Accuracy for Power in an RSSI Computation of a Sensor Network Transceiver.	Paul Detterer,Cumhur Erdin,Majid Nabi,José Pineda de Gyvez,Twan Basten,Hailong Jiao	10.23919/DATE.2019.8715146
Lightweight Node-level Malware Detection and Network-level Malware Confinement in IoT Networks.	Sai Manoj Pudukotai Dinakarrao,Hossein Sayadi,Hosein Mohammadi Makrani,Cameron Nowzari,Setareh Rafatirad,Houman Homayoun	10.23919/DATE.2019.8715057
Embedded Systems&apos; Automation following OMG&apos;s Model Driven Architecture Vision.	Wolfgang Ecker,Keerthikumara Devarajegowda,Michael Werner,Zhao Han,Lorenzo Servadei	10.23919/DATE.2019.8715154
Dynamic Scheduling on Heterogeneous Multicores.	Ayobami S. Edun,Ruben Vazquez,Ann Gordon-Ross,Greg Stitt	10.23919/DATE.2019.8714804
SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design.	Pete Ehrett,Todd M. Austin,Valeria Bertacco	10.23919/DATE.2019.8714998
Stochastic Computing with Integrated Optics.	Hassnaa El-Derhalli,Sébastien Le Beux,Sofiène Tahar	10.23919/DATE.2019.8714875
Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses.	Rana Elnaggar,Ramesh Karri,Krishnendu Chakrabarty	10.23919/DATE.2019.8714904
Inkjet-Printed True Random Number Generator based on Additive Resistor Tuning.	Ahmet Turan Erozan,Rajendra Bishnoi,Jasmin Aghassi-Hagmann,Mehdi Baradaran Tahoori	10.23919/DATE.2019.8715071
Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking.	Mohammad Rahmani Fadiheh,Dominik Stoffel,Clark W. Barrett,Subhasish Mitra,Wolfgang Kunz	10.23919/DATE.2019.8715004
RED: A ReRAM-based Deconvolution Accelerator.	Zichen Fan,Ziru Li,Bing Li 0017,Yiran Chen 0001,Hai Helen Li	10.23919/DATE.2019.8715103
Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing.	S. Rasoul Faraji,M. Hassan Najafi,Bingzhe Li,David J. Lilja,Kia Bazargan	10.23919/DATE.2019.8714937
Circuit Design and Design Automation for Printed Electronics.	Marco Fattori,Joost A. Fijn,L. Hu,Eugenio Cantatore,Fabrizio Torricelli,M. Charbonneau	10.23919/DATE.2019.8715095
Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations.	Arash Fayyazi,Soheil Shababi,Pierluigi Nuzzo 0002,Shahin Nazarian,Massoud Pedram	10.23919/DATE.2019.8715251
Guilty As Charged: Computational Reliability Threats Posed By Electrostatic Discharge-induced Soft Errors.	Keven Feng,Sandeep Vora,Rui Jiang,Elyse Rosenbaum,Shobha Vasudevan	10.23919/DATE.2019.8715149
Evaluating Assertion Set Completeness to Expose Hardware Trojans and Verification Blindspots.	Nicole Fern,Kwang-Ting (Tim) Cheng	10.23919/DATE.2019.8714883
Multicore Early Design Stage Guaranteed Performance Estimates for the Space Domain.	Mikel Fernández,Gabriel Fernandez,Jaume Abella 0001,Francisco J. Cazorla	10.23919/DATE.2019.8715273
A Methodology for Comparative Analysis of Collaborative Robots for Industry 4.0.	Federica Ferraguti,Andrea Pertosa,Cristian Secchi,Cesare Fantuzzi,Marcello Bonfè	10.23919/DATE.2019.8714830
CUDA au Coq: A Framework for Machine-validating GPU Assembly Programs.	Benjamin Ferrell,Jun Duan,Kevin W. Hamlen	10.23919/DATE.2019.8715160
Tailoring SVM Inference for Resource-Efficient ECG-Based Epilepsy Monitors.	Lorenzo Ferretti,Giovanni Ansaloni,Laura Pozzi,Amir Aminifar,David Atienza,Leila Cammoun,Philippe Ryvlin	10.23919/DATE.2019.8714858
Exploration and Design of Low-Energy Logic Cells for 1 kHz Always-on Systems.	Maxime Feyerick,Jaro De Roose,Marian Verhelst	10.23919/DATE.2019.8715079
Assembly-Related Chip/Package Co-Design of Heterogeneous Systems Manufactured by Micro-Transfer Printing.	Robert Fischbach,Tilman Horst,Jens Lienig	10.23919/DATE.2019.8714884
CoDAPT: A Concurrent Data And Power Transceiver for Fully Wireless 3D-ICs.	Benjamin J. Fletcher,Shidhartha Das,Terrence S. T. Mak	10.23919/DATE.2019.8714863
Taming Data Caches for Predictable Execution on GPU-based SoCs.	Björn Forsberg,Luca Benini,Andrea Marongiu	10.23919/DATE.2019.8715255
RDF: Reconfigurable Dataflow.	Pascal Fradet,Alain Girault,Ruby Krishnaswamy,Xavier Nicollin,Arash Shafiei 0001	10.23919/DATE.2019.8714987
Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V.	Tim Fritzmann,Uzair Sharif,Daniel Müller-Gritschneder,Cezar Reinbrecht,Ulf Schlichtmann,Johanna Sepúlveda	10.23919/DATE.2019.8715173
One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing.	Saman Fröhlich,Daniel Große,Rolf Drechsler	10.23919/DATE.2019.8715138
Resource Manager for Scalable Performance in ROS Distributed Environments.	Daisuke Fukutomi,Takuya Azumi,Shinpei Kato,Nobuhiko Nishio	10.23919/DATE.2019.8715030
Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core.	Ron Gabor,Yiannakis Sazeides,Arkady Bramnik,Alexandros Andreou,Chrysostomos Nicopoulos,Karyofyllis Patsidis,Dimitris Konstantinou,Giorgos Dimitrakopoulos	10.23919/DATE.2019.8715194
Test Pattern Generation for Approximate Circuits Based on Boolean Satisfiability.	Anteneh Gebregiorgis,Mehdi Baradaran Tahoori	10.23919/DATE.2019.8714898
Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs.	Georges G. E. Gielen,Nektar Xama,Karthik Ganesan 0001,Subhasish Mitra	10.23919/DATE.2019.8714828
AXIOM: A Scalable, Efficient and Reconfigurable Embedded Platform.	Roberto Giorgi,Marco Procaccini,Farnam Khalili	10.23919/DATE.2019.8715168
Hardware-Accelerated Energy-Efficient Synchronization and Communication for Ultra-Low-Power Tightly Coupled Clusters.	Florian Glaser,Germain Haugou,Davide Rossi,Qiuting Huang,Luca Benini	10.23919/DATE.2019.8715266
Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory.	Alvin Oliver Glova,Itir Akgun,Shuangchen Li,Xing Hu 0001,Yuan Xie 0001	10.23919/DATE.2019.8715108
Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs.	Aman Goel,Karem A. Sakallah	10.23919/DATE.2019.8715289
Scaling up Network Centrality Computations *.	Alexander van der Grinten,Henning Meyerhenke	10.23919/DATE.2019.8714773
Accelerating Itemset Sampling using Satisfiability Constraints on FPGA.	Mael Gueguen,Olivier Sentieys,Alexandre Termier	10.23919/DATE.2019.8714932
When Capacitors Attack: Formal Method Driven Design and Detection of Charge-Domain Trojans.	Xiaolong Guo,Huifeng Zhu,Yier Jin,Xuan Zhang 0001	10.23919/DATE.2019.8714906
Applications of Computation-In-Memory Architectures based on Memristive Devices.	Said Hamdioui,Hoang Anh Du Nguyen,Mottaqiallah Taouil,Abu Sebastian,Manuel Le Gallo,Sandeep Pande,Siebren Schaafsma,Francky Catthoor,Shidhartha Das,Fernando García-Redondo,Geethan Karunaratne,Abbas Rahimi,Luca Benini	10.23919/DATE.2019.8715020
DS-Cache: A Refined Directory Entry Lookup Cache with Prefix-Awareness for Mobile Devices.	Lei Han,Bin Xiao 0001,Xuwei Dong,Zhaoyan Shen,Zili Shao	10.23919/DATE.2019.8714968
Generalized Matrix Factorization Techniques for Approximate Logic Synthesis.	Soheil Hashemi,Sherief Reda	10.23919/DATE.2019.8715274
Data Flow Testing for SystemC-AMS Timed Data Flow Models.	Muhammad Hassan 0002,Daniel Große,Hoang M. Le,Rolf Drechsler	10.23919/DATE.2019.8714903
Adaptive Vehicle Detection for Real-time Autonomous Driving System.	Maryam Hemmati,Morteza Biglari-Abhari,Smaïl Niar	10.23919/DATE.2019.8714818
Smart Thermal Management for Heterogeneous Multicores.	Jörg Henkel,Heba Khdr,Martin Rapp	10.23919/DATE.2019.8715001
Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI.	Sun ik Heo,Andrew B. Kahng,Minsoo Kim,Lutong Wang,Chutong Yang	10.23919/DATE.2019.8715096
Verifying Instruction Set Simulators using Coverage-guided Fuzzing*.	Vladimir Herdt,Daniel Große,Hoang M. Le,Rolf Drechsler	10.23919/DATE.2019.8714912
Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs.	Benjamin Hettwer,Johannes Petersen,Stefan Gehrer,Heike Neumann,Tim Güneysu	10.23919/DATE.2019.8714801
Multi-objective Precision Optimization of Deep Neural Networks for Edge Devices.	Nhut-Minh Ho,Ramesh Vaddi,Weng-Fai Wong	10.23919/DATE.2019.8714785
Compiler-Directed and Architecture-Independent Mitigation of Read Disturbance Errors in STT-RAM.	Fateme S. Hosseini,Chengmo Yang	10.23919/DATE.2019.8715006
The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures.	Chen-Ying Hsieh,Ardalan Amiri Sani,Nikil D. Dutt	10.23919/DATE.2019.8714970
RAGra: Leveraging Monolithic 3D ReRAM for Massively-Parallel Graph Processing.	Yu Huang 0013,Long Zheng 0003,Xiaofei Liao,Hai Jin 0001,Pengcheng Yao,Chuangyi Gui	10.23919/DATE.2019.8715192
Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications.	Ning-Chi Huang,Szu-Ying Chen,Kai-Chiang Wu	10.23919/DATE.2019.8714949
Process Design Kit and Design Automation for Flexible Hybrid Electronics.	Tsung-Ching Huang,Ting Lei,Leilai Shao,Sridhar Sivapurapu,Madhavan Swaminathan,Sicheng Li,Zhenan Bao,Kwang-Ting Cheng,Raymond G. Beausoleil	10.23919/DATE.2019.8714975
Vehicle Sequence Reordering with Cooperative Adaptive Cruise Control.	Ta-Wei Huang,Yun-Yun Tsai,Chung-Wei Lin,Tsung-Yi Ho	10.23919/DATE.2019.8714722
Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model.	Yu-Hung Huang,Zhiyao Xie,Guan-Qi Fang,Tao-Chun Yu,Haoxing Ren,Shao-Yun Fang,Yiran Chen 0001,Jiang Hu	10.23919/DATE.2019.8715126
A Fine-Grained Soft Error Resilient Architecture under Power Considerations.	Sajjad Hussain,Muhammad Shafique 0001,Jörg Henkel	10.23919/DATE.2019.8714797
Thermal-Awareness in a Soft Error Tolerant Architecture.	Sajjad Hussain,Muhammad Shafique 0001,Jörg Henkel	10.23919/DATE.2019.8715105
RiskiM: Toward Complete Kernel Protection with Hardware Support.	Dongil Hwang,Myonghoon Yang,Seongil Jeon,Younghan Lee,Donghyun Kwon,Yunheung Paek	10.23919/DATE.2019.8715277
Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning.	Daijoon Hyun,Yuepeng Fan,Youngsoo Shin	10.23919/DATE.2019.8715016
BioScan: Parameter-Space Exploration of Synthetic Biocircuits Using MEDA Biochips∗.	Mohamed Ibrahim 0002,Bhargab B. Bhattacharya,Krishnendu Chakrabarty	10.23919/DATE.2019.8715282
CADE: Configurable Approximate Divider for Energy Efficiency.	Mohsen Imani,Ricardo Garcia,Andrew Huang 0001,Tajana Rosing	10.23919/DATE.2019.8715112
HDCluster: An Accurate Clustering Using Brain-Inspired High-Dimensional Computing.	Mohsen Imani,Yeseong Kim,Thomas Worley,Saransh Gupta,Tajana Rosing	10.23919/DATE.2019.8715147
A Binary Learning Framework for Hyperdimensional Computing.	Mohsen Imani,John Messerly,Fan Wu,Wang Pi,Tajana Rosing	10.23919/DATE.2019.8714821
Enhancing Two-Phase Cooling Efficiency through Thermal-Aware Workload Mapping for Power-Hungry Servers.	Arman Iranfar,Ali Pahlevan,Marina Zapater,David Atienza	10.23919/DATE.2019.8715033
TEEM: Online Thermal- and Energy-Efficiency Management on CPU-GPU MPSoCs.	Samuel Isuwa,Somdip Dey,Amit Kumar Singh 0002,Klaus D. McDonald-Maier	10.23919/DATE.2019.8714794
Analyzing GEDF Scheduling for Parallel Real-Time Tasks with Arbitrary Deadlines.	Xu Jiang 0004,Nan Guan,Di Liu 0002,Weichen Liu	10.23919/DATE.2019.8714859
Scrub Unleveling: Achieving High Data Reliability at Low Scrubbing Cost.	Tianming Jiang,Ping Huang 0001,Ke Zhou 0001	10.23919/DATE.2019.8715169
Design and Optimization of Heterogeneous Manycore Systems Enabled by Emerging Interconnect Technologies: Promises and Challenges.	Biresh Kumar Joardar,Ryan Gary Kim,Janardhan Rao Doppa,Partha Pratim Pande	10.23919/DATE.2019.8714832
REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.	Biresh Kumar Joardar,Bing Li 0017,Janardhan Rao Doppa,Hai Li 0001,Partha Pratim Pande,Krishnendu Chakrabarty	10.23919/DATE.2019.8714802
Boosting SIMD Benefits through a Run-time and Energy Efficient DLP Detection.	Michael Guilherme Jordan,Tiago Knorst,Julio Costella Vicenzi,Mateus Beck Rutzig	10.23919/DATE.2019.8714826
Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology.	Andrew B. Kahng,Seokhyeong Kang,Seungwon Kim,Kambiz Samadi,Bangqi Xu	10.23919/DATE.2019.8715046
&quot;Unobserved Corner&quot; Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced-Node Design.	Andrew B. Kahng,Uday Mallappa,Lawrence K. Saul,Shangyuan Tong	10.23919/DATE.2019.8715102
A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics.	Ananth Kalyanaraman,Partha Pratim Pande	10.23919/DATE.2019.8715024
Seamless SoC Verification Using Virtual Platforms: An Industrial Case Study.	Kyungsu Kang,Sangho Park,Byeongwook Bae,Jungyun Choi,SungGil Lee,Byunghoon Lee,Jong-Bae Lee	10.23919/DATE.2019.8715128
DMRM: Distributed Market-Based Resource Management of Edge Computing Systems.	Manolis Katsaragakis,Dimosthenis Masouros,Vasileios Tsoutsouras,Farzad Samie,Lars Bauer,Jörg Henkel,Dimitrios Soudris	10.23919/DATE.2019.8714930
PUFs Deep Attacks: Enhanced modeling attacks using deep learning techniques to break the security of double arbiter PUFs.	Mahmoud Khalafalla,Catherine H. Gebotys	10.23919/DATE.2019.8714862
Thermal-Aware Design and Flow for FPGA Performance Improvement.	Behnam Khaleghi,Tajana Simunic Rosing	10.23919/DATE.2019.8715183
FAdeML: Understanding the Impact of Pre-Processing Noise Filtering on Adversarial Machine Learning.	Faiq Khalid,Muhammad Abdullah Hanif,Semeen Rehman,Junaid Qadir 0001,Muhammad Shafique 0001	10.23919/DATE.2019.8715141
Hardware Trojans in Emerging Non-Volatile Memories.	Mohammad Nasim Imtiaz Khan,Karthikeyan Nagarajan,Swaroop Ghosh	10.23919/DATE.2019.8714843
Application Performance Prediction and Optimization Under Cache Allocation Technology.	Yeseong Kim,Ankit More,Emily Shriver,Tajana Rosing	10.23919/DATE.2019.8715259
Data Subsetting: A Data-Centric Approach to Approximate Computing.	Younghoon Kim,Swagath Venkataramani,Nitin Chandrachoodan,Anand Raghunathan	10.23919/DATE.2019.8714872
Increasing Accuracy of Timing Models: From CPA to CPA+.	Leonie Köhler,Borislav Nikolic,Rolf Ernst,Marc Boyer	10.23919/DATE.2019.8714770
Modular FPGA Acceleration of Data Analytics in Heterogenous Computing.	Elias Koromilas,Christoforos Kachris,Dimitrios Soudris,Francisco J. Ballesteros,Patricio Martínez,Ricardo Jiménez-Peris	10.23919/DATE.2019.8715018
Methodology for Application-Dependent Degradation Analysis of Memory Timing.	Daniel Kraak,Innocent Agbo,Mottaqiallah Taouil,Said Hamdioui,Pieter Weckx,Stefan Cosemans,Francky Catthoor	10.23919/DATE.2019.8715143
Secure Intermittent Computing Protocol: Protecting State Across Power Loss.	Archanaa S. Krishnan,Charles Suslowicz,Daniel Dinu,Patrick Schaumont	10.23919/DATE.2019.8714997
Design of Hardware-Friendly Memory Enhanced Neural Networks.	Ann Franchesca Laguna,Michael T. Niemier,Xiaobo Sharon Hu	10.23919/DATE.2019.8715198
SLC: Memory Access Granularity Aware Selective Lossy Compression for GPUs.	Sohan Lal,Jan Lucas,Ben H. H. Juurlink	10.23919/DATE.2019.8714810
Decentralized Non-Neighbor Active Charge Balancing in Large Battery Packs.	Alexander Lamprecht,Martin Baumann 0004,Tobias Massier,Sebastian Steinhorst	10.23919/DATE.2019.8714894
Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures.	Johan Laurent,Vincent Beroulle,Christophe Deleuze,Florian Pebay-Peyroula	10.23919/DATE.2019.8715158
Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing.	Hoang M. Le,Daniel Große,Niklas Bruns,Rolf Drechsler	10.23919/DATE.2019.8714927
Sanctorum: A lightweight security monitor for secure enclaves.	Ilia A. Lebedev,Kyle Hogan,Jules Drean,David Kohlbrenner,Dayeol Lee,Krste Asanovic,Dawn Song,Srinivas Devadas	10.23919/DATE.2019.8715182
VM-aware Flush Mechanism for Mitigating Inter-VM I/O Interference.	Tae Hyung Lee,Minho Lee,Young Ik Eom	10.23919/DATE.2019.8714837
Polar Code Decoder Framework.	Timo Lehnigk-Emden,Matthias Alles,Claus Kestel,Norbert Wehn	10.23919/DATE.2019.8715015
MixLock: Securing Mixed-Signal Circuits via Logic Locking.	Julian Leonhard,Muhammad Yasin,Shadi Turk,Mohammed Thari Nabeel,Marie-Minerve Louërat,Roselyne Chotin-Avot,Hassan Aboushady,Ozgur Sinanoglu,Haralampos-G. D. Stratigopoulos	10.23919/DATE.2019.8715043
Piercing Logic Locking Keys through Redundancy Identification.	Leon Li,Alex Orailoglu	10.23919/DATE.2019.8714955
A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems.	Wei Li,Ziqi Shuai,Chun Jason Xue,Mengting Yuan,Qingan Li	10.23919/DATE.2019.8715132
Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips.	Shiqing Li,Yixun Wei,Lei Ju	10.23919/DATE.2019.8715190
CE-Based Optimization for Real-time System Availability under Learned Soft Error Rate.	Liying Li,Tongquan Wei,Junlong Zhou,Mingsong Chen,Xiaobo Sharon Hu	10.23919/DATE.2019.8715207
Methodology for EM Fault Injection: Charge-based Fault Model.	Haohao Liao,Catherine H. Gebotys	10.23919/DATE.2019.8715150
Block-Flushing: A Block-based Washing Algorithm for Programmable Microfluidic Devices.	Yu-Huei Lin,Tsung-Yi Ho,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE.2019.8715125
Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs.	Jeng-Hau Lin,Atieh Lotfi,Vahideh Akhlaghi,Zhuowen Tu,Rajesh K. Gupta 0001	10.23919/DATE.2019.8714951
Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation.	Ting-You Lin,Chauchin Su,Chung-Chih Hung,Karuna Nidhi,Chily Tu,Shao-Chang Huang	10.23919/DATE.2019.8714895
SRAM Design Exploration with Integrated Application-Aware Aging Analysis.	Alexandra Listl,Daniel Mueller-Gritschneder,Ulf Schlichtmann,Sani R. Nassif	10.23919/DATE.2019.8714787
Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND Flash.	Weihua Liu,Fei Wu 0005,Meng Zhang 0014,Yifei Wang,Zhonghai Lu,Xiangfeng Lu,Changsheng Xie	10.23919/DATE.2019.8714941
Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.	Weichen Liu,Mengquan Li,Wanli Chang 0001,Chunhua Xiao,Yiyuan Xie,Nan Guan,Lei Jiang 0001	10.23919/DATE.2019.8714844
HolyLight: A Nanophotonic Accelerator for Deep Learning in Data Centers.	Weichen Liu,Wenyang Liu,Yichen Ye,Qian Lou,Yiyuan Xie,Lei Jiang 0001	10.23919/DATE.2019.8715195
Design of Reliable DNN Accelerator with Un-reliable ReRAM.	Yun Long,Xueyuan She,Saibal Mukhopadhyay	10.23919/DATE.2019.8715178
Coherently Attached Programmable Near-Memory Acceleration Platform and its application to Stencil Processing.	Jan van Lunteren,Ronald P. Luijten,Dionysios Diamantopoulos,Florian Auernhammer,Christoph Hagleitner,Lorenzo Chelini,Stefano Corda,Gagandeep Singh 0002	10.23919/DATE.2019.8715088
On Functional Test Generation for Deep Neural Network IPs.	Bo Luo,Yu Li 0007,Lingxiao Wei,Qiang Xu 0001	10.23919/DATE.2019.8715042
Automated Activation of Multiple Targets in RTL Models using Concolic Testing.	Yangdi Lyu,Alif Ahmed,Prabhat Mishra 0001	10.23919/DATE.2019.8714989
Efficient Test Generation for Trojan Detection using Side Channel Analysis.	Yangdi Lyu,Prabhat Mishra 0001	10.23919/DATE.2019.8715179
Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators.	Sheng Ma,Yang Guo 0003,Shenggang Chen,Libo Huang,Zhiying Wang 0003	10.23919/DATE.2019.8714915
Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications.	Arian Maghazeh,Sudipta Chattopadhyay 0001,Petru Eles,Zebo Peng	10.23919/DATE.2019.8714861
Adiabatic Implementation of Manchester Encoding for Passive NFC System.	Sachin Maheshwari,Izzet Kale	10.23919/DATE.2019.8714838
Timing Violation Induced Faults in Multi-Tenant FPGAs.	Dina Mahmoud,Mirjana Stojilovic	10.23919/DATE.2019.8715263
Exploiting System Dynamics for Resource-Efficient Automotive CPS Design.	Leslie Maldonado,Wanli Chang 0001,Debayan Roy,Anuradha Annaswamy,Dip Goswami,Samarjit Chakraborty	10.23919/DATE.2019.8715176
Visual Inertial Odometry At the Edge: A Hardware-Software Co-design Approach for Ultra-low Latency and Power.	Dipan Kumar Mandal,Srivatsava Jandhyala,Om Ji Omer,Gurpreet S. Kalsi,Biji George,Gopi Neela,Santhosh Kumar Rethinagiri,Sreenivas Subramoney,Lance Hacking,Jim Radford,Eagle Jones,Belliappa Kuttanna,Hong Wang 0003	10.23919/DATE.2019.8714921
Adaptive Word Reordering for Low-Power Inter-Chip Communication.	Eleni Maragkoudaki,Przemyslaw Mroszczyk,Vasilis F. Pavlidis	10.23919/DATE.2019.8714820
CapsAcc: An Efficient Hardware Accelerator for CapsuleNets with Data Reuse.	Alberto Marchisio,Muhammad Abdullah Hanif,Muhammad Shafique 0001	10.23919/DATE.2019.8714922
Optically Interrogated Unique Object with Simulation Attack Prevention.	Povilas Marcinkevicius,Ibrahim Ethem Bagci,Nema M. Abdelazim,Christopher S. Woodhead,Robert J. Young,Utz Roedig	10.23919/DATE.2019.8715151
Using Machine Learning for Quality Configurable Approximate Computing.	Mahmoud Masadeh,Osman Hasan,Sofiène Tahar	10.23919/DATE.2019.8714957
Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach.	Dimosthenis Masouros,Konstantina Koliogeorgi,Georgios Zervakis 0001,Alexandra Kosvyra,Achilleas Chytas,Sotirios Xydis,Ioanna Chouvarda,Dimitrios Soudris	10.23919/DATE.2019.8714934
ZeroPowerTouch: Zero-Power Smart Receiver for Touch Communication and Sensing in Wearable Applications.	Philipp Mayer,Raphael Strebel,Michele Magno	10.23919/DATE.2019.8715062
Reversible Pebbling Game for Quantum Memory Management.	Giulia Meuli,Mathias Soeken,Martin Roetteler,Nikolaj S. Bjørner,Giovanni De Micheli	10.23919/DATE.2019.8715092
AURIX TC277 Multicore Contention Model Integration for Automotive Applications.	Enrico Mezzetti,Luca Barbina,Jaume Abella 0001,Stefania Botta,Francisco J. Cazorla	10.23919/DATE.2019.8715202
A Pulse Width Modulation based Power-elastic and Robust Mixed-signal Perceptron Design.	Sergey Mileiko,Rishad A. Shafik,Alex Yakovlev,Jonathan Edwards	10.23919/DATE.2019.8714806
Approximation-aware Task Deployment on Asymmetric Multicore Processors.	Lei Mo,Angeliki Kritikakou,Olivier Sentieys	10.23919/DATE.2019.8715077
Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse.	Luca Mocerino,Valerio Tenace,Andrea Calimera	10.23919/DATE.2019.8714880
A Camera with Brain - Embedding Machine Learning in 3D Sensors.	Burhan Ahmad Mudassar,Priyabrata Saha,Yun Long,Mohammad Faisal Amir,Evan Gebhardt,Taesik Na,Jong Hwan Ko,Marilyn Wolf,Saibal Mukhopadhyay	10.23919/DATE.2019.8715258
WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.	Aditya Narayan,Yvain Thonnart,Pascal Vivet,César Fuguet Tortolero,Ayse K. Coskun	10.23919/DATE.2019.8715036
Hidden-Delay-Fault Sensor for Test, Reliability and Security.	Giorgio Di Natale,Elena Ioana Vatajelu,Kalpana Senthamarai Kannan,Lorena Anghel	10.23919/DATE.2019.8714891
Hard Real-Time Scheduling of Streaming Applications Modeled as Cyclic CSDF Graphs.	Sobhan Niknam,Peng Wang 0036,Todor P. Stefanov	10.23919/DATE.2019.8714771
IoT2 - the Internet of Tiny Things: Realizing mm-Scale Sensors through 3D Die Stacking.	Sechang Oh,Minchang Cho,Xiao Wu 0002,Yejoong Kim,Li-Xuan Chuo,Wootaek Lim,Pat Pannuto,Suyoung Bang,Kaiyuan Yang 0001,Hun-Seok Kim,Dennis Sylvester,David T. Blaauw	10.23919/DATE.2019.8715201
Optimizing Assume-Guarantee Contracts for Cyber-Physical System Design.	Chanwook Oh,Eunsuk Kang,Shinichi Shiraishi,Pierluigi Nuzzo 0002	10.23919/DATE.2019.8715284
Real-Time Anomalous Branch Behavior Inference with a GPU-inspired Engine for Machine Learning Models.	Hyunyoung Oh,Hayoon Yi,Hyeokjun Choe,Yeongpil Cho,Sungroh Yoon,Yunheung Paek	10.23919/DATE.2019.8714807
Irradiance-Driven Partial Reconfiguration of PV Panels.	Daniele Jahier Pagliari,Sara Vinco,Enrico Macii,Massimo Poncino	10.23919/DATE.2019.8714914
One Fault is All it Needs: Breaking Higher-Order Masking with Persistent Fault Analysis.	Jingyu Pan,Fan Zhang 0010,Kui Ren 0001,Shivam Bhasin	10.23919/DATE.2019.8715260
IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM.	Dimitra Papagiannopoulou,Sungseob Whang,Tali Moreshet,R. Iris Bahar	10.23919/DATE.2019.8715139
Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA.	Seongsik Park,Jaehee Jang,Sei Joon Kim,Sungroh Yoon	10.23919/DATE.2019.8715013
Design Optimization of Frame Preemption in Real-Time Switched Ethernet.	Taeju Park,Soheil Samii,Kang G. Shin	10.23919/DATE.2019.8714953
A Self-Learning Methodology for Epileptic Seizure Detection with Minimally-Supervised Edge Labeling.	Damian Pascual,Amir Aminifar,David Atienza	10.23919/DATE.2019.8714995
Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems.	Paolo Pazzaglia,Alessandro Biondi 0001,Marco Di Natale	10.23919/DATE.2019.8715017
Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms.	Valentino Peluso,Antonio Cipolletta,Andrea Calimera,Matteo Poggi,Fabio Tosi,Stefano Mattoccia	10.23919/DATE.2019.8714893
Accurate Dynamic Modelling of Hydraulic Servomechanisms.	Manuel Pencelli,Renzo Villa,Alfredo Argiolas,Gianni Ferretti,Marta Niccolini,Matteo Ragaglia,Paolo Rocco,Andrea Maria Zanchettin	10.23919/DATE.2019.8715087
STT-ANGIE: Asynchronous True Random Number GEnerator Using STT-MTJ.	Ben Perach,Shahar Kvatinsky	10.23919/DATE.2019.8715257
An Energy Efficient Non-Volatile Flip-Flop based on CoMET Technology.	Robert Perricone,Zhaoxin Liang,Meghna G. Mankalale,Michael T. Niemier,Sachin S. Sapatnekar,Jianping Wang 0006,Xiaobo Sharon Hu	10.23919/DATE.2019.8714916
Planning with Real-Time Collision Avoidance for Cooperating Agents under Rigid Body Constraints.	Nicola Piccinelli,Federico Vesentini,Riccardo Muradore	10.23919/DATE.2019.8714766
High-Level Synthesis of Benevolent Trojans.	Christian Pilato,Kanad Basu,Mohammed Shayan,Francesco Regazzoni 0001,Ramesh Karri	10.23919/DATE.2019.8715199
Learning to infer: RL-based search for DNN primitive selection on Heterogeneous Embedded Systems.	Miguel de Prado,Nuria Pazos,Luca Benini	10.23919/DATE.2019.8714959
PCFI: Program Counter Guided Fault Injection for Accelerating GPU Reliability Assessment.	Fritz G. Previlon,Charu Kalra,Devesh Tiwari,David R. Kaeli	10.23919/DATE.2019.8714781
Cost/Privacy Co-optimization in Smart Energy Grids.	Alma Pröbstl,Sangyoung Park,Sebastian Steinhorst,Samarjit Chakraborty	10.23919/DATE.2019.8715181
Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units.	Rafail Psiakis,Angeliki Kritikakou,Olivier Sentieys	10.23919/DATE.2019.8714899
vDARM: Dynamic Adaptive Resource Management for Virtualized Multiprocessor Systems.	Jianmin Qian,Jian Li 0021,Ruhui Ma,Haibing Guan	10.23919/DATE.2019.8715048
QBLK: Towards Fully Exploiting the Parallelism of Open-Channel SSDs.	Hongwei Qin,Dan Feng 0001,Wei Tong 0001,Jingning Liu,Yutong Zhao	10.23919/DATE.2019.8715049
On Secure Data Flow in Reconfigurable Scan Networks.	Pascal Raiola,Benjamin Thiemann,Jan Burchard,Ahmed Atteya,Natalia Lylina,Hans-Joachim Wunderlich,Bernd Becker 0001,Matthias Sauer 0002	10.23919/DATE.2019.8715172
Prediction-Based Task Migration on S-NUCA Many-Cores.	Martin Rapp,Anuj Pathania,Tulika Mitra,Jörg Henkel	10.23919/DATE.2019.8714974
Predictive Modeling and Design Automation of Inorganic Printed Electronics.	Farhan Rasheed,Michael Hefenbrock,Rajendra Bishnoi,Michael Beigl,Jasmin Aghassi-Hagmann,Mehdi Baradaran Tahoori	10.23919/DATE.2019.8715159
Communication-Computation co-Design of Decentralized Task Chain in CPS Applications.	Seyyed Ahmad Razavi,Eli Bozorgzadeh,Solmaz S. Kia	10.23919/DATE.2019.8714952
CUBA: Chained Unanimous Byzantine Agreement for Decentralized Platoon Management.	Emanuel Regnath,Sebastian Steinhorst	10.23919/DATE.2019.8715047
PinT: Polynomial in Temperature Decode Weights in a Neuromorphic Architecture.	Scott Reid,Antonio Montoya,Kwabena Boahen 0001	10.23919/DATE.2019.8715072
TypeCNN: CNN Development Framework With Flexible Data Types.	Petr Rek,Lukás Sekanina	10.23919/DATE.2019.8714855
On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis.	Heinz Riener,Winston Haaswijk,Alan Mishchenko,Giovanni De Micheli,Mathias Soeken	10.23919/DATE.2019.8715185
Better Late Than Never : Verification of Embedded Systems After Deployment.	Martin Ring,Fritjof Bornebusch,Christoph Lüth,Robert Wille,Rolf Drechsler	10.23919/DATE.2019.8714967
Aggressive Memory Speculation in HW/SW Co-Designed Machines.	Simon Rokicki,Erven Rohou,Steven Derrien	10.23919/DATE.2019.8715010
Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications.	Florian De Roose,Hikmet Celiker,Jan Genoe,Wim Dehaene,Kris Myny	10.23919/DATE.2019.8715075
High Coverage Concolic Equivalence Checking.	Pritam Roy,Sagar Chaki,Pankaj Chauhan	10.23919/DATE.2019.8715131
Hot Spot Identification and System Parameterized Thermal Modeling for Multi-Core Processors Through Infrared Thermal Imaging.	Sheriff Sadiqbatcha,Hengyang Zhao,Hussam Amrouch,Jörg Henkel,Sheldon X.-D. Tan	10.23919/DATE.2019.8714918
On the Use of Hackathons to Enhance Collaboration in Large Collaborative Projects : - A Preliminary Case Study of the MegaM@Rt2 EU Project -.	Andrey Sadovykh,Dragos Truscan,Pierluigi Pierini,Gunnar Widforss,Adnan Ashraf,Hugo Bruneliere,Pavel Smrz,Alessandra Bagnato,Wasif Afzal,Alexandra Espinosa Hortelano	10.23919/DATE.2019.8715247
Realization of Four-Terminal Switching Lattices: Technology Development and Circuit Modeling.	Serzat Safaltin,Oguz Gencer,Muhammed Ceylan Morgül,Levent Aksoy,Sebahattin Gurmen,Csaba Andras Moritz,Mustafa Altun	10.23919/DATE.2019.8715123
Selecting the Optimal Energy Point in Near-Threshold Computing.	Sami Salamin,Hussam Amrouch,Jörg Henkel	10.23919/DATE.2019.8715211
Implementation-aware design of image-based control with on-line measurable variable-delay.	Róbinson Medina Sánchez,Sander Stuijk,Dip Goswami,Twan Basten	10.23919/DATE.2019.8714840
Predicting Critical Warps in Near-Threshold GPGPU Applications using a Dynamic Choke Point Analysis.	Sourav Sanyal,Prabal Basu,Aatreyi Bal,Sanghamitra Roy,Koushik Chakraborty	10.23919/DATE.2019.8715059
New method for the automated massive characterization of Bias Temperature Instability in CMOS transistors.	Pablo Saraza-Canflanca,Javier Diaz-Fortuny,Rafael Castro-López,Elisenda Roca Moreno,Javier Martín-Martínez,Rosana Rodríguez,Montserrat Nafría,Francisco V. Fernández 0001	10.23919/DATE.2019.8715029
2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection.	Hossein Sayadi,Hosein Mohammadi Makrani,Sai Manoj Pudukotai Dinakarrao,Tinoosh Mohsenin,Avesta Sasan,Setareh Rafatirad,Houman Homayoun	10.23919/DATE.2019.8715080
Scratchpad Memories with Ownership.	Martin Schoeberl,Tórur Biskopstø Strøm,Oktay Baris,Jens Sparsø	10.23919/DATE.2019.8714926
Hybrid Sensing Approach For Coded Modulation Time-of-Flight Cameras.	Armin Schoenlieb,Hannes Plank,Christian Steger,Gerald Holweg,Norbert Druml	10.23919/DATE.2019.8715206
Design Optimization for Hardware-Based Message Filters in Broadcast Buses.	Lea Schönberger,Georg von der Brüggen,Horst Schirmeier,Jian-Jia Chen	10.23919/DATE.2019.8714793
An Efficient Bit-Flip Resilience Optimization Method for Deep Neural Networks.	Christoph Schorn,Andre Guntoro,Gerd Ascheid	10.23919/DATE.2019.8714885
NTX: An Energy-efficient Streaming Accelerator for Floating-point Generalized Reduction Workloads in 22 nm FD-SOI.	Fabian Schuiki,Michael Schaffner,Luca Benini	10.23919/DATE.2019.8715007
Chip-to-Cloud: an Autonomous and Energy Efficient Platform for Smart Vision Applications.	Alberto Scionti,Simone Ciccia,Olivier Terzo,Giorgio Giordanengo	10.23919/DATE.2019.8714929
A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL.	Abhrajit Sengupta,Mohammed Nabeel 0001,Johann Knechtel,Ozgur Sinanoglu	10.23919/DATE.2019.8715281
Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers.	Jihee Seo,Dae Hyun Kim 0004	10.23919/DATE.2019.8715045
Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision.	Lorenzo Servadei,Elena Zennaro,Keerthikumara Devarajegowda,Martin Manzinger,Wolfgang Ecker,Robert Wille	10.23919/DATE.2019.8714961
fbPDR: In-depth combination of forward and backward analysis in Property Directed Reachability.	Tobias Seufert,Christoph Scholl 0001	10.23919/DATE.2019.8714819
Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals.	Elham Shamsa,Anil Kanduri,Amir M. Rahmani,Pasi Liljeberg,Axel Jantsch,Nikil D. Dutt	10.23919/DATE.2019.8715134
KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation.	Kaveh Shamsi,Meng Li 0004,David Z. Pan,Yier Jin	10.23919/DATE.2019.8715053
Desieve the Attacker: Thwarting IP Theft in Sieve-Valve-based Biochips.	Mohammed Shayan,Sukanta Bhattacharjee,Yong-Ak Song,Krishnendu Chakrabarty,Ramesh Karri	10.23919/DATE.2019.8715094
Fast and Low-Precision Learning in GPU-Accelerated Spiking Neural Network.	Xueyuan She,Yun Long,Saibal Mukhopadhyay	10.23919/DATE.2019.8714846
SigAttack: New High-level SAT-based Attack on Logic Encryptions.	Yuanqi Shen,You Li,Shuyu Kong,Amin Rezaei 0001,Hai Zhou	10.23919/DATE.2019.8714924
Design Obfuscation through Selective Post-Fabrication Transistor-Level Programming.	Mustafa M. Shihab,Jingxiang Tian,Gaurav Rajavendra Reddy,Bo Hu,William Swartz,Benjamin Carrión Schäfer,Carl Sechen,Yiorgos Makris	10.23919/DATE.2019.8714856
FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories.	Lokesh Siddhu,Preeti Ranjan Panda	10.23919/DATE.2019.8715091
Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study.	Eshan Singh,Keerthikumara Devarajegowda,Sebastian Simon,Ralf Schnieder,Karthik Ganesan 0001,Mohammad Rahmani Fadiheh,Dominik Stoffel,Wolfgang Kunz,Clark W. Barrett,Wolfgang Ecker,Subhasish Mitra	10.23919/DATE.2019.8715271
Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit.	Arvind Singh,Monodeep Kar,Nikhil Chawla,Saibal Mukhopadhyay	10.23919/DATE.2019.8715058
FlexiCheck: An Adaptive Checkpointing Architecture for Energy Harvesting Devices.	Priyanka Singla 0001,Shubhankar Suman Singh,Smruti R. Sarangi	10.23919/DATE.2019.8715130
A Low-Complexity Framework for Distributed Energy Market Targeting Smart-Grid.	Kostas Siozios,Stylianos Siskos	10.23919/DATE.2019.8715050
Functional Analysis Attacks on Logic Locking.	Deepak Sirone,Pramod Subramanyan	10.23919/DATE.2019.8715163
Practical Causality Handling for Synchronous Languages.	Steven Smyth,Alexander Schulz-Rosengarten,Reinhard von Hanxleden	10.23919/DATE.2019.8715081
A software-level Redundant MultiThreading for Soft/Hard Error Detection and Recovery.	Hwisoo So,Moslem Didehban,Aviral Shrivastava,Kyoungwoo Lee	10.23919/DATE.2019.8715089
Compiling Permutations for Superconducting QPUs.	Mathias Soeken,Fereshte Mozafari,Bruno Schmitt,Giovanni De Micheli	10.23919/DATE.2019.8715275
Approximate Random Dropout for DNN training acceleration in GPGPU.	Zhuoran Song,Ru Wang,Dongyu Ru,Zhenghao Peng,Hongru Huang,Hai Zhao,Xiaoyao Liang,Li Jiang 0002	10.23919/DATE.2019.8715135
Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage.	Mingye Song,Zhezhao Xu,Wenjian Yu,Lei Yin	10.23919/DATE.2019.8714962
Probabilistic State-Based RT-Analysis of SDFGs on MPSoCs with Shared Memory Communication.	Ralf Stemmer,Henning Schlender,Maher Fakih,Kim Grüttner,Wolfgang Nebel	10.23919/DATE.2019.8715052
Using Statistical Model Checking to Assess Reliability for Bathtub-Shaped Failure Rates.	Josef Strnadel	10.23919/DATE.2019.8714878
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA.	Giuseppe Tagliavini,Stefan Mach,Davide Rossi,Andrea Marongiu,Luca Benini	10.23919/DATE.2019.8714897
Common-Mode Failure Mitigation: Increasing Diversity through High-Level Synthesis.	Farah Naz Taher,Matthew Joslin,Anjana Balachandran,Zhiqi Zhu,Benjamin Carrión Schäfer	10.23919/DATE.2019.8714816
Towards verified programming of embedded devices.	Jean-Pierre Talpin,Jean-Joseph Marty,Shravan Narayan,Deian Stefan,Rajesh Gupta 0001	10.23919/DATE.2019.8715067
UIMigrate: Adaptive Data Migration for Hybrid Non-Volatile Memory Systems.	Yujuan Tan,Baiping Wang,Zhichao Yan,Qiuwei Deng,Xianzhang Chen,Duo Liu	10.23919/DATE.2019.8715118
LoSCache: Leveraging Locality Similarity to Build Energy-Efficient GPU L2 Cache.	Jingweijia Tan,Kaige Yan,Shuaiwen Leon Song,Xin Fu	10.23919/DATE.2019.8714911
RAFS: A RAID-Aware File System to Reduce the Parity Update Overhead for SSD RAID.	Chenlei Tang,Jiguang Wan,Yifeng Zhu,Zhiyuan Liu,Peng Xu,Fei Wu 0005,Changsheng Xie	10.23919/DATE.2019.8714938
Behavioral Modeling of Transistor-Level Circuits using Automatic Abstraction to Hybrid Automata.	Ahmad Tarraf,Lars Hedrich	10.23919/DATE.2019.8715184
SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.	Valerio Tenace,Roberto Giorgio Rizzo,Debjyoti Bhattacharjee,Anupam Chattopadhyay,Andrea Calimera	10.23919/DATE.2019.8714939
Scalable Boolean Methods in a Modern Synthesis Flow.	Eleonora Testa,Luca G. Amarù,Mathias Soeken,Alan Mishchenko,Patrick Vuillod,Jiong Luo,Christopher Casares,Pierre-Emmanuel Gaillardon,Giovanni De Micheli	10.23919/DATE.2019.8714776
Generation of Lifetime-Aware Pareto-Optimal Fronts Using a Stochastic Reliability Simulator.	Antonio Toro-Frías,Pablo Saraza-Canflanca,Fábio Passos,Pablo Martín-Lloret,Rafael Castro-López,Elisenda Roca,Javier Martín-Martínez,Rosana Rodríguez,Montserrat Nafría,Francisco V. Fernández 0001	10.23919/DATE.2019.8714784
Low-Power Variation-Aware Cores based on Dynamic Data-Dependent Bitwidth Truncation.	Ioannis Tsiokanos,Lev Mukhanov,Georgios Karakonstantis	10.23919/DATE.2019.8714942
Automated Circuit Approximation Method Driven by Data Distribution.	Zdenek Vasícek,Vojtech Mrazek,Lukás Sekanina	10.23919/DATE.2019.8714977
Self-Secured Control with Anomaly Detection and Recovery in Automotive Cyber-Physical Systems.	Korosh Vatanparvar,Mohammad Abdullah Al Faruque	10.23919/DATE.2019.8714833
Automatic Time-Frequency Analysis of MRPs for Mind-controlled Mechatronic Devices.	Daniela De Venuto,Giovanni Mezzina	10.23919/DATE.2019.8714994
RTL-Aware Dataflow-Driven Macro Placement.	Alex Vidal-Obiols,Jordi Cortadella,Jordi Petit,Marc Galceran Oms,Ferran Martorell	10.23919/DATE.2019.8714812
Advanced 3D Technologies and Architectures for 3D Smart Image Sensors.	Pascal Vivet,Gilles Sicard,Laurent Millet,Stéphane Chevobbe,Karim Ben Chehida,Luis Angel Cubero,Monte Alegre,Maxence Bouvier,Alexandre Valentian,Maria Lepecq,Thomas Dombek,Olivier Bichler,Sébastien Thuries,Didier Lattard,Séverine Cheramy,Perrine Batude,Fabien Clermidy	10.23919/DATE.2019.8714886
SACHa: Self-Attestation of Configurable Hardware.	Jo Vliegen,Md Masoom Rabbani,Mauro Conti,Nele Mentens	10.23919/DATE.2019.8714775
Guaranteed Compression Rate for Activations in CNNs using a Frequency Pruning Approach.	Sebastian Vogel,Christoph Schorn,Andre Guntoro,Gerd Ascheid	10.23919/DATE.2019.8715210
Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration.	Sebastian Vogel,Jannik Springer,Andre Guntoro,Gerd Ascheid	10.23919/DATE.2019.8714901
Advance Virtual Channel Reservation.	Boqian Wang,Zhonghai Lu	10.23919/DATE.2019.8715104
High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.	Ke Wang 0030,Ahmed Louri,Avinash Karanth,Razvan C. Bunescu	10.23919/DATE.2019.8714869
IR-aware Power Net Routing for Multi-Voltage Mixed-Signal Design.	Shuo-Hui Wang,Guan-Hong Liou,Yen-Yu Su,Mark Po-Hung Lin	10.23919/DATE.2019.8715166
Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines.	Naixing Wang,Irith Pomeranz,Sudhakar M. Reddy,Arani Sinha,Srikanth Venkataraman	10.23919/DATE.2019.8715037
Partial Encryption of Behavioral IPs to Selectively Control the Design Space in High-Level Synthesis.	Zi Wang 0006,Benjamin Carrión Schäfer	10.23919/DATE.2019.8714920
Optimizing the Energy Efficiency of Power Supply in Heterogeneous Multicore Chips with Integrated Switched-Capacitor Converters.	Lu Wang,Leilei Wang,Dejia Shang,Cheng Zhuo,Pingqiang Zhou	10.23919/DATE.2019.8715078
An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel.	Xin Wei,Changhao Yan,Hai Zhou,Dian Zhou,Xuan Zeng 0001	10.23919/DATE.2019.8714992
Bayesian Optimized Importance Sampling for High Sigma Failure Rate Estimation.	Dennis D. Weller,Michael Hefenbrock,Mohammad Saber Golanbari,Michael Beigl,Mehdi Baradaran Tahoori	10.23919/DATE.2019.8714879
Protecting RISC-V Processors against Physical Attacks.	Mario Werner,Robert Schilling,Thomas Unterluggauer,Stefan Mangard	10.23919/DATE.2019.8714811
IBM&apos;s Qiskit Tool Chain: Working with and Developing for Real Quantum Computers.	Robert Wille,Rod Van Meter,Yehuda Naveh	10.23919/DATE.2019.8715261
Queue Based Memory Management Unit for Heterogeneous MPSoCs.	Robert Wittig,Mattis Hasler,Emil Matús,Gerhard P. Fettweis	10.23919/DATE.2019.8715129
Data Locality Optimization of Depthwise Separable Convolutions for CNN Inference Accelerators.	Hao-Ning Wu,Chih-Tsun Huang	10.23919/DATE.2019.8715097
Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture.	Shangyu Wu,Yi Wang 0003,Amelie Chi Zhou,Rui Mao 0001,Zili Shao,Tao Li 0006	10.23919/DATE.2019.8715021
HotR: Alleviating Read/Write Interference with Hot Read Data Replication for Flash Storage.	Suzhen Wu,Weiwei Zhang,Bo Mao,Hong Jiang 0001	10.23919/DATE.2019.8715100
Wafer-Level Adaptive Vmin Calibration Seed Forecasting.	Constantinos Xanthopoulos,Deepika Neethirajan,Sirish Boddikurapati,Amit Nahar,Yiorgos Makris	10.23919/DATE.2019.8715082
ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.	Siyuan Xiao,Xiaohang Wang 0001,Maurizio Palesi,Amit Kumar Singh 0002,Terrence S. T. Mak	10.23919/DATE.2019.8715189
An Exact Schedulability Test for Non-Preemptive Self-Suspending Real-Time Tasks.	Beyazit Yalcinkaya,Mitra Nasri,Björn B. Brandenburg	10.23919/DATE.2019.8715111
Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications.	Aibin Yan,Yuanjie Hu,Jie Song,Xiaoqing Wen	10.23919/DATE.2019.8714841
CARS: A Multi-layer Conflict-Aware Request Scheduler for NVMe SSDs.	Tianming Yang,Ping Huang 0001,Weiying Zhang,Haitao Wu,Longxin Lin	10.23919/DATE.2019.8715070
Reducing Write Amplification for Inodes of Journaling File System using Persistent Memory.	Chaoshu Yang,Duo Liu,Xianzhang Chen,Runyu Zhang,Wenbin Wang,Moming Duan,Yujuan Tan	10.23919/DATE.2019.8715068
Litho-GPA: Gaussian Process Assurance for Lithography Hotspot Detection.	Wei Ye 0008,Mohamed Baker Alawieh,Meng Li 0004,Yibo Lin,David Z. Pan	10.23919/DATE.2019.8714960
Effect of Device Variation on Mapping Binary Neural Network to Memristor Crossbar Array.	Wooseok Yi,Yulhwa Kim,Jae-Joon Kim	10.23919/DATE.2019.8714817
Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones.	Insik Yoon,Malik Aqeel Anwar,Titash Rakshit,Arijit Raychowdhury	10.23919/DATE.2019.8715066
Time-division Multiplexing Automata Processor.	Jintao Yu,Hoang Anh Du Nguyen,Muath Abu Lebdeh,Mottaqiallah Taouil,Said Hamdioui	10.23919/DATE.2019.8715140
Semantic Integration Platform for Cyber-Physical System Design.	Qishen Zhang,Tamás Kecskés,Ted Bapty,Janos Sztipanovits	10.23919/DATE.2019.8714993
Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network.	Shuhan Zhang,Wenlong Lyu,Fan Yang 0001,Changhao Yan,Dian Zhou,Xuan Zeng 0001	10.23919/DATE.2019.8714788
Adaptive Transient Leakage-Aware Linearised Model for Thermal Analysis of 3-D ICs.	Chao Zhang,Milan Mihajlovic,Vasilis F. Pavlidis	10.23919/DATE.2019.8714867
Model Checking is Possible to Verify Large-scale Vehicle Distributed Application Systems.	Haitao Zhang,Ayang Tuo,Guoqiang Li 0001	10.23919/DATE.2019.8714795
Aging-aware Lifetime Enhancement for Memristor-based Neuromorphic Computing.	Shuhang Zhang,Grace Li Zhang,Bing Li 0005,Hai Helen Li,Ulf Schlichtmann	10.23919/DATE.2019.8714954
An Efficient Mapping Approach to Large-Scale DNNs on Multi-FPGA Architectures.	Wentai Zhang 0001,Jiaxi Zhang 0001,Minghua Shen,Guojie Luo,Nong Xiao	10.23919/DATE.2019.8715174
Exploiting Wavelength Division Multiplexing for Optical Logic Synthesis.	Zheng Zhao 0003,Derong Liu 0002,Zhoufeng Ying,Biying Xu,Chenghao Feng,Ray T. Chen,David Z. Pan	10.23919/DATE.2019.8715099
Automatic Assertion Generation from Natural Language Specifications Using Subtree Analysis.	Junchen Zhao,Ian G. Harris	10.23919/DATE.2019.8714857
Memory Trojan Attack on Neural Network Accelerators.	Yang Zhao 0013,Xing Hu 0001,Shuangchen Li,Jing Ye 0001,Lei Deng 0003,Yu Ji 0002,Jianyu Xu,Dong Wu,Yuan Xie 0001	10.23919/DATE.2019.8715027
Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis.	Jieru Zhao,Tingyuan Liang,Sharad Sinha,Wei Zhang 0012	10.23919/DATE.2019.8714724
A Mixed-Height Standard Cell Placement Flow for Digital Circuit Blocks*.	Yi-Cheng Zhao,Yu-Chieh Lin,Ting-Chi Wang,Ting-Hsiung Wang,Yun-Ru Wu,Hsin-Chang Lin,Shu-Yi Kao	10.23919/DATE.2019.8714849
Nubolic Simulation of AMS Systems with Data Flow and Discrete Event Models.	Carna Zivkovic,Christoph Grimm 0001	10.23919/DATE.2019.8715278
Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture.	Kaiwei Zou,Ying Wang 0001,Huawei Li 0001,Xiaowei Li 0001	10.23919/DATE.2019.8715267
Accuracy and Compactness in Decision Diagrams for Quantum Computation.	Alwin Zulehner,Philipp Niemann 0001,Rolf Drechsler,Robert Wille	10.23919/DATE.2019.8715040
Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations.	Alwin Zulehner,Robert Wille	10.23919/DATE.2019.8714836
Design, Automation &amp; Test in Europe Conference &amp; Exhibition, DATE 2019, Florence, Italy, March 25-29, 2019	Jürgen Teich,Franco Fummi	
