

================================================================
== Vitis HLS Report for 'sigmoid_plan'
================================================================
* Date:           Tue Dec  7 15:50:13 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       PLAN8_8_200m (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.553 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r" [Sigmoid.cpp:38]   --->   Operation 8 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0"   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s"   --->   Operation 10 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 11 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 8, i32 %l"   --->   Operation 12 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 13 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 14 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "%add_ln952 = add i8 %trunc_ln947, i8 203"   --->   Operation 15 'add' 'add_ln952' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 16 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7"   --->   Operation 17 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_8, i4 0"   --->   Operation 18 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1386 = trunc i8 %in_read"   --->   Operation 19 'trunc' 'trunc_ln1386' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 20 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 20 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 21 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_2, i31 0"   --->   Operation 22 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%sub_ln950 = sub i4 14, i4 %trunc_ln950"   --->   Operation 23 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i4 %sub_ln950"   --->   Operation 24 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i8 255, i8 %zext_ln950"   --->   Operation 25 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i8 %in_read, i8 %lshr_ln950"   --->   Operation 26 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.41ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0"   --->   Operation 27 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 28 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%xor_ln952 = xor i1 %tmp_6, i1 1"   --->   Operation 29 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 30 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i8 1, i8 %add_ln952"   --->   Operation 31 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i8 %shl_ln952, i8 %in_read"   --->   Operation 32 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.83ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i8 %and_ln952, i8 0"   --->   Operation 33 'icmp' 'p_Result_3' <Predicate = true> <Delay = 1.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i290)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 34 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 35 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 36 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 37 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i290 = and i1 %a, i1 %xor_ln952"   --->   Operation 38 'and' 'tobool29_i_i290' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.36>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i8 %in_read"   --->   Operation 39 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 40 'zext' 'zext_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 41 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 42 'zext' 'zext_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 43 'shl' 'shl_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 44 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i290"   --->   Operation 45 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 46 'add' 'm_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 47 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 48 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 49 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 50 'icmp' 'icmp_ln1560_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_4"   --->   Operation 51 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 52 'select' 'select_ln946' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 53 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 54 'add' 'add_ln968' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 56 'partset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 57 'icmp' 'icmp_ln1560' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 58 'bitcast' 'bitcast_ln741' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 59 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 60 'or' 'or_ln1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 61 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 62 'and' 'and_ln1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 63 'xor' 'xor_ln1560' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.27>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 66 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%input = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %in_read, i3 0"   --->   Operation 69 'bitconcatenate' 'input' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i11 %input" [Sigmoid.cpp:43]   --->   Operation 70 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.94ns)   --->   "%icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79"   --->   Operation 71 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.94ns)   --->   "%icmp_ln938 = icmp_eq  i8 %in_read, i8 0"   --->   Operation 72 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.35ns)   --->   "%x0_V = add i13 %zext_ln43, i13 3456"   --->   Operation 73 'add' 'x0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %in_read, i5 0"   --->   Operation 74 'bitconcatenate' 'r_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.35ns)   --->   "%x0_V_1 = add i13 %r_1, i13 2560"   --->   Operation 75 'add' 'x0_V_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln1386, i6 0"   --->   Operation 76 'bitconcatenate' 'r_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.35ns)   --->   "%x0_V_2 = add i13 %r_2, i13 2048"   --->   Operation 77 'add' 'x0_V_2' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 78 'or' 'or_ln938' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 79 'or' 'or_ln1560_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 80 'xor' 'xor_ln938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 81 'and' 'and_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln1549)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 82 'and' 'and_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_ln1549 = or i1 %icmp_ln1549, i1 %and_ln1549_1"   --->   Operation 83 'or' 'or_ln1549' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_2)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_1, i32 5, i32 12"   --->   Operation 84 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_2)   --->   "%select_ln1549 = select i1 %icmp_ln1549, i8 128, i8 %tmp_3"   --->   Operation 85 'select' 'select_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V_2, i32 5, i32 12"   --->   Operation 86 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln1549_1)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %x0_V, i32 5, i32 12"   --->   Operation 87 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln1549_1 = select i1 %or_ln1560_1, i8 %tmp_4, i8 %tmp_5"   --->   Operation 88 'select' 'select_ln1549_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1549_2 = select i1 %or_ln1549, i8 %select_ln1549, i8 %select_ln1549_1"   --->   Operation 89 'select' 'select_ln1549_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i8 %select_ln1549_2" [Sigmoid.cpp:50]   --->   Operation 90 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 01111111]
p_Result_s        (partselect    ) [ 00000000]
p_Result_6        (bitconcatenate) [ 00000000]
l                 (cttz          ) [ 00000000]
sub_ln947         (sub           ) [ 01100000]
trunc_ln947       (trunc         ) [ 00000000]
trunc_ln950       (trunc         ) [ 01100000]
add_ln952         (add           ) [ 01100000]
trunc_ln946       (trunc         ) [ 01111000]
tmp_8             (partselect    ) [ 00000000]
icmp_ln1549_1     (icmp          ) [ 01111111]
trunc_ln1386      (trunc         ) [ 01111111]
lsb_index         (add           ) [ 00000000]
tmp_2             (partselect    ) [ 00000000]
icmp_ln949        (icmp          ) [ 00000000]
sub_ln950         (sub           ) [ 00000000]
zext_ln950        (zext          ) [ 00000000]
lshr_ln950        (lshr          ) [ 00000000]
p_Result_2        (and           ) [ 00000000]
icmp_ln950        (icmp          ) [ 00000000]
tmp_6             (bitselect     ) [ 00000000]
xor_ln952         (xor           ) [ 00000000]
and_ln949         (and           ) [ 00000000]
shl_ln952         (shl           ) [ 00000000]
and_ln952         (and           ) [ 00000000]
p_Result_3        (icmp          ) [ 00000000]
a                 (or            ) [ 00000000]
icmp_ln961        (icmp          ) [ 01010000]
add_ln961         (add           ) [ 01010000]
sub_ln962         (sub           ) [ 01010000]
tobool29_i_i290   (and           ) [ 01010000]
zext_ln960        (zext          ) [ 00000000]
zext_ln961        (zext          ) [ 00000000]
lshr_ln961        (lshr          ) [ 00000000]
zext_ln962        (zext          ) [ 00000000]
shl_ln962         (shl           ) [ 00000000]
m                 (select        ) [ 00000000]
zext_ln964        (zext          ) [ 00000000]
m_1               (add           ) [ 00000000]
m_4               (partselect    ) [ 01001000]
p_Result_4        (bitselect     ) [ 01001000]
trunc_ln3         (partselect    ) [ 00000000]
icmp_ln1560_1     (icmp          ) [ 01001110]
zext_ln965        (zext          ) [ 00000000]
select_ln946      (select        ) [ 00000000]
sub_ln968         (sub           ) [ 00000000]
add_ln968         (add           ) [ 00000000]
tmp               (bitconcatenate) [ 00000000]
p_Result_7        (partset       ) [ 01000100]
icmp_ln1560       (icmp          ) [ 01000110]
bitcast_ln741     (bitcast       ) [ 01000010]
or_ln1560         (or            ) [ 00000000]
tmp_1             (dcmp          ) [ 00000000]
and_ln1560        (and           ) [ 00000000]
xor_ln1560        (xor           ) [ 01000001]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specpipeline_ln0  (specpipeline  ) [ 00000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
input             (bitconcatenate) [ 00000000]
zext_ln43         (zext          ) [ 00000000]
icmp_ln1549       (icmp          ) [ 00000000]
icmp_ln938        (icmp          ) [ 00000000]
x0_V              (add           ) [ 00000000]
r_1               (bitconcatenate) [ 00000000]
x0_V_1            (add           ) [ 00000000]
r_2               (bitconcatenate) [ 00000000]
x0_V_2            (add           ) [ 00000000]
or_ln938          (or            ) [ 00000000]
or_ln1560_1       (or            ) [ 00000000]
xor_ln938         (xor           ) [ 00000000]
and_ln1549        (and           ) [ 00000000]
and_ln1549_1      (and           ) [ 00000000]
or_ln1549         (or            ) [ 00000000]
tmp_3             (partselect    ) [ 00000000]
select_ln1549     (select        ) [ 00000000]
tmp_4             (partselect    ) [ 00000000]
tmp_5             (partselect    ) [ 00000000]
select_ln1549_1   (select        ) [ 00000000]
select_ln1549_2   (select        ) [ 00000000]
ret_ln50          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="in_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="1" slack="0"/>
<pin id="140" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="l_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_ln947_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln947_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln950_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln952_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln946_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="0" index="3" bw="4" slack="0"/>
<pin id="190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln1549_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln1386_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1386/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="lsb_index_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln949_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln950_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="1"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln950_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lshr_ln950_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln950_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln952_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln949_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shl_ln952_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="1"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="and_ln952_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="1"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="a_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln961_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln961_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sub_ln962_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tobool29_i_i290_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i290/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln960_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="2"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln961_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lshr_ln961_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln962_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln962_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="m_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="64" slack="0"/>
<pin id="341" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln964_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="m_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="m_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="52" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln1560_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="52" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln965_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="63" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln946_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="0" index="2" bw="11" slack="0"/>
<pin id="394" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln968_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="11" slack="3"/>
<pin id="400" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln968_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="11" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="63" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="0" index="4" bw="7" slack="0"/>
<pin id="422" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln1560_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="bitcast_ln741_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln1560_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="3"/>
<pin id="440" dir="0" index="1" bw="1" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln1560_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln1560_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="input_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="6"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="input/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln43_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln1549_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="6"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln938_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="6"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="x0_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="r_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="6"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_1/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="x0_V_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="0"/>
<pin id="490" dir="0" index="1" bw="13" slack="0"/>
<pin id="491" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="r_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="13" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="6"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_2/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="x0_V_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="0" index="1" bw="13" slack="0"/>
<pin id="504" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_V_2/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln938_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln1560_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln938_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln1549_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="6"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln1549_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="1"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln1549_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1549/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="13" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln1549_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="0" index="3" bw="5" slack="0"/>
<pin id="563" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="13" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln1549_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln1549_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1549_2/7 "/>
</bind>
</comp>

<comp id="594" class="1005" name="in_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="sub_ln947_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="612" class="1005" name="trunc_ln950_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="1"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln950 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln952_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln952 "/>
</bind>
</comp>

<comp id="622" class="1005" name="trunc_ln946_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="3"/>
<pin id="624" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln1549_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="6"/>
<pin id="629" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln1386_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="6"/>
<pin id="634" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1386 "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln961_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="642" class="1005" name="add_ln961_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln962_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tobool29_i_i290_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i290 "/>
</bind>
</comp>

<comp id="657" class="1005" name="m_4_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="63" slack="1"/>
<pin id="659" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="662" class="1005" name="p_Result_4_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln1560_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="3"/>
<pin id="669" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="p_Result_7_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln1560_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="2"/>
<pin id="679" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="682" class="1005" name="bitcast_ln741_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="687" class="1005" name="xor_ln1560_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1560 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="124" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="135" pin="4"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="161" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="153" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="124" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="124" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="205" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="220" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="246" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="266" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="205" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="288" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="260" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="335"><net_src comp="316" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="322" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="331" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="347" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="347" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="385"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="387" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="408" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="416" pin=4"/></net>

<net id="432"><net_src comp="402" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="130" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="16" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="98" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="100" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="461" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="102" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="104" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="106" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="108" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="112" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="114" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="465" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="470" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="507" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="16" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="465" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="546"><net_src comp="116" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="488" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="118" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="120" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="555"><net_src comp="465" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="122" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="540" pin="4"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="116" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="501" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="118" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="120" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="574"><net_src comp="116" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="475" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="118" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="120" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="583"><net_src comp="513" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="558" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="568" pin="4"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="534" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="550" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="578" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="124" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="608"><net_src comp="161" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="615"><net_src comp="171" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="620"><net_src comp="175" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="625"><net_src comp="181" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="630"><net_src comp="195" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="635"><net_src comp="201" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="640"><net_src comp="294" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="645"><net_src comp="300" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="650"><net_src comp="305" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="655"><net_src comp="310" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="660"><net_src comp="353" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="665"><net_src comp="363" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="670"><net_src comp="381" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="675"><net_src comp="416" pin="5"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="680"><net_src comp="428" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="685"><net_src comp="434" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="690"><net_src comp="448" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="529" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_plan : in_r | {1 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		trunc_ln950 : 4
		add_ln952 : 5
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
	State 2
		tmp_2 : 1
		icmp_ln949 : 2
		zext_ln950 : 1
		lshr_ln950 : 2
		p_Result_2 : 3
		icmp_ln950 : 3
		tmp_6 : 1
		xor_ln952 : 2
		and_ln949 : 4
		and_ln952 : 1
		p_Result_3 : 1
		a : 4
		icmp_ln961 : 1
		tobool29_i_i290 : 4
	State 3
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_4 : 4
		p_Result_4 : 4
		trunc_ln3 : 4
		icmp_ln1560_1 : 5
	State 4
		add_ln968 : 1
		tmp : 2
		p_Result_7 : 3
		icmp_ln1560 : 2
	State 5
		tmp_1 : 1
	State 6
		and_ln1560 : 1
		xor_ln1560 : 1
	State 7
		zext_ln43 : 1
		x0_V : 2
		x0_V_1 : 1
		x0_V_2 : 1
		or_ln938 : 1
		or_ln1560_1 : 1
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		or_ln1549 : 1
		tmp_3 : 2
		select_ln1549 : 3
		tmp_4 : 2
		tmp_5 : 3
		select_ln1549_1 : 4
		select_ln1549_2 : 1
		ret_ln50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln952_fu_175    |    0    |    15   |
|          |    lsb_index_fu_205    |    0    |    39   |
|          |    add_ln961_fu_300    |    0    |    39   |
|    add   |       m_1_fu_347       |    0    |    71   |
|          |    add_ln968_fu_402    |    0    |    11   |
|          |       x0_V_fu_475      |    0    |    20   |
|          |      x0_V_1_fu_488     |    0    |    20   |
|          |      x0_V_2_fu_501     |    0    |    20   |
|----------|------------------------|---------|---------|
|          |  icmp_ln1549_1_fu_195  |    0    |    9    |
|          |    icmp_ln949_fu_220   |    0    |    17   |
|          |    icmp_ln950_fu_246   |    0    |    11   |
|          |    p_Result_3_fu_282   |    0    |    11   |
|   icmp   |    icmp_ln961_fu_294   |    0    |    18   |
|          |  icmp_ln1560_1_fu_381  |    0    |    24   |
|          |   icmp_ln1560_fu_428   |    0    |    11   |
|          |   icmp_ln1549_fu_465   |    0    |    11   |
|          |    icmp_ln938_fu_470   |    0    |    11   |
|----------|------------------------|---------|---------|
|          |    sub_ln947_fu_161    |    0    |    39   |
|    sub   |    sub_ln950_fu_226    |    0    |    13   |
|          |    sub_ln962_fu_305    |    0    |    39   |
|          |    sub_ln968_fu_397    |    0    |    11   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln952_fu_272    |    0    |    17   |
|          |    shl_ln962_fu_331    |    0    |    84   |
|----------|------------------------|---------|---------|
|          |        m_fu_337        |    0    |    64   |
|          |   select_ln946_fu_390  |    0    |    11   |
|  select  |  select_ln1549_fu_550  |    0    |    8    |
|          | select_ln1549_1_fu_578 |    0    |    8    |
|          | select_ln1549_2_fu_586 |    0    |    8    |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln950_fu_235   |    0    |    9    |
|          |    lshr_ln961_fu_322   |    0    |    84   |
|----------|------------------------|---------|---------|
|          |    p_Result_2_fu_241   |    0    |    8    |
|          |    and_ln949_fu_266    |    0    |    2    |
|          |    and_ln952_fu_277    |    0    |    8    |
|    and   | tobool29_i_i290_fu_310 |    0    |    2    |
|          |    and_ln1560_fu_442   |    0    |    2    |
|          |    and_ln1549_fu_524   |    0    |    2    |
|          |   and_ln1549_1_fu_529  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |        a_fu_288        |    0    |    2    |
|          |    or_ln1560_fu_438    |    0    |    2    |
|    or    |     or_ln938_fu_507    |    0    |    2    |
|          |   or_ln1560_1_fu_513   |    0    |    2    |
|          |    or_ln1549_fu_534    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln952_fu_260    |    0    |    2    |
|    xor   |    xor_ln1560_fu_448   |    0    |    2    |
|          |    xor_ln938_fu_518    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   in_read_read_fu_124  |    0    |    0    |
|----------|------------------------|---------|---------|
|   dcmp   |       grp_fu_130       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_135   |    0    |    0    |
|          |      tmp_8_fu_185      |    0    |    0    |
|          |      tmp_2_fu_210      |    0    |    0    |
|partselect|       m_4_fu_353       |    0    |    0    |
|          |    trunc_ln3_fu_371    |    0    |    0    |
|          |      tmp_3_fu_540      |    0    |    0    |
|          |      tmp_4_fu_558      |    0    |    0    |
|          |      tmp_5_fu_568      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_6_fu_145   |    0    |    0    |
|          |       tmp_fu_408       |    0    |    0    |
|bitconcatenate|      input_fu_454      |    0    |    0    |
|          |       r_1_fu_481       |    0    |    0    |
|          |       r_2_fu_494       |    0    |    0    |
|----------|------------------------|---------|---------|
|   cttz   |        l_fu_153        |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln947_fu_167   |    0    |    0    |
|   trunc  |   trunc_ln950_fu_171   |    0    |    0    |
|          |   trunc_ln946_fu_181   |    0    |    0    |
|          |   trunc_ln1386_fu_201  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln950_fu_231   |    0    |    0    |
|          |    zext_ln960_fu_316   |    0    |    0    |
|          |    zext_ln961_fu_319   |    0    |    0    |
|   zext   |    zext_ln962_fu_328   |    0    |    0    |
|          |    zext_ln964_fu_344   |    0    |    0    |
|          |    zext_ln965_fu_387   |    0    |    0    |
|          |    zext_ln43_fu_461    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_6_fu_252      |    0    |    0    |
|          |    p_Result_4_fu_363   |    0    |    0    |
|----------|------------------------|---------|---------|
|  partset |    p_Result_7_fu_416   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   795   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln952_reg_617   |    8   |
|   add_ln961_reg_642   |   32   |
| bitcast_ln741_reg_682 |   64   |
| icmp_ln1549_1_reg_627 |    1   |
| icmp_ln1560_1_reg_667 |    1   |
|  icmp_ln1560_reg_677  |    1   |
|   icmp_ln961_reg_637  |    1   |
|    in_read_reg_594    |    8   |
|      m_4_reg_657      |   63   |
|   p_Result_4_reg_662  |    1   |
|   p_Result_7_reg_672  |   64   |
|   sub_ln947_reg_605   |   32   |
|   sub_ln962_reg_647   |   32   |
|tobool29_i_i290_reg_652|    1   |
|  trunc_ln1386_reg_632 |    7   |
|  trunc_ln946_reg_622  |   11   |
|  trunc_ln950_reg_612  |    4   |
|   xor_ln1560_reg_687  |    1   |
+-----------------------+--------+
|         Total         |   332  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_130 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.833  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   795  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   332  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   332  |   804  |
+-----------+--------+--------+--------+
