#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c608050 .scope module, "regbanktest" "regbanktest" 2 3;
 .timescale 0 0;
v0x600000e68f30_0 .var "clk", 0 0;
v0x600000e68fc0_0 .var "dr", 4 0;
v0x600000e69050_0 .var/i "k", 31 0;
v0x600000e690e0_0 .net "rdData1", 31 0, L_0x600001768af0;  1 drivers
v0x600000e69170_0 .net "rdData2", 31 0, L_0x600001768b60;  1 drivers
v0x600000e69200_0 .var "reset", 0 0;
v0x600000e69290_0 .var "sr1", 4 0;
v0x600000e69320_0 .var "sr2", 4 0;
v0x600000e693b0_0 .var "wrData", 31 0;
v0x600000e69440_0 .var "write", 0 0;
S_0x14c6081c0 .scope module, "REG" "regbank" 2 10, 3 3 0, S_0x14c608050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
L_0x600001768af0 .functor BUFZ 32, L_0x600000d680a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001768b60 .functor BUFZ 32, L_0x600000d681e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e685a0_0 .net *"_ivl_0", 31 0, L_0x600000d680a0;  1 drivers
v0x600000e68630_0 .net *"_ivl_10", 6 0, L_0x600000d68280;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e686c0_0 .net *"_ivl_13", 1 0, L_0x150078058;  1 drivers
v0x600000e68750_0 .net *"_ivl_2", 6 0, L_0x600000d68140;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e687e0_0 .net *"_ivl_5", 1 0, L_0x150078010;  1 drivers
v0x600000e68870_0 .net *"_ivl_8", 31 0, L_0x600000d681e0;  1 drivers
v0x600000e68900_0 .net "clk", 0 0, v0x600000e68f30_0;  1 drivers
v0x600000e68990_0 .net "dr", 4 0, v0x600000e68fc0_0;  1 drivers
v0x600000e68a20_0 .var/i "k", 31 0;
v0x600000e68ab0_0 .net "rdData1", 31 0, L_0x600001768af0;  alias, 1 drivers
v0x600000e68b40_0 .net "rdData2", 31 0, L_0x600001768b60;  alias, 1 drivers
v0x600000e68bd0 .array "regfile", 31 0, 31 0;
v0x600000e68c60_0 .net "reset", 0 0, v0x600000e69200_0;  1 drivers
v0x600000e68cf0_0 .net "sr1", 4 0, v0x600000e69290_0;  1 drivers
v0x600000e68d80_0 .net "sr2", 4 0, v0x600000e69320_0;  1 drivers
v0x600000e68e10_0 .net "wrData", 31 0, v0x600000e693b0_0;  1 drivers
v0x600000e68ea0_0 .net "write", 0 0, v0x600000e69440_0;  1 drivers
E_0x60000296a280 .event posedge, v0x600000e68900_0;
L_0x600000d680a0 .array/port v0x600000e68bd0, L_0x600000d68140;
L_0x600000d68140 .concat [ 5 2 0 0], v0x600000e69290_0, L_0x150078010;
L_0x600000d681e0 .array/port v0x600000e68bd0, L_0x600000d68280;
L_0x600000d68280 .concat [ 5 2 0 0], v0x600000e69320_0, L_0x150078058;
    .scope S_0x14c6081c0;
T_0 ;
    %wait E_0x60000296a280;
    %load/vec4 v0x600000e68c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e68a20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600000e68a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000e68a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e68bd0, 0, 4;
    %load/vec4 v0x600000e68a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e68a20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000e68ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600000e68e10_0;
    %load/vec4 v0x600000e68990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e68bd0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c608050;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e68f30_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x14c608050;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x600000e68f30_0;
    %inv;
    %store/vec4 v0x600000e68f30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c608050;
T_3 ;
    %vpi_call 2 18 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c608050 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e69200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e69440_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e69200_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x14c608050;
T_4 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e69050_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x600000e69050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x600000e69050_0;
    %pad/s 5;
    %store/vec4 v0x600000e68fc0_0, 0, 5;
    %load/vec4 v0x600000e69050_0;
    %addi 100, 0, 32;
    %store/vec4 v0x600000e693b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e69440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e69440_0, 0, 1;
    %load/vec4 v0x600000e69050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e69050_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e69050_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x600000e69050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x600000e69050_0;
    %pad/s 5;
    %store/vec4 v0x600000e69290_0, 0, 5;
    %load/vec4 v0x600000e69050_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x600000e69320_0, 0, 5;
    %delay 5, 0;
    %vpi_call 2 41 "$display", "reg[%d]=%d,reg[%d]=%d", v0x600000e69290_0, v0x600000e690e0_0, v0x600000e69320_0, v0x600000e69170_0 {0 0 0};
    %load/vec4 v0x600000e69050_0;
    %addi 2, 0, 32;
    %store/vec4 v0x600000e69050_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 2000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RFtest.v";
    "RF.v";
