PPA Report for pulse_width_clock_gate
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 5
IO Count: 8
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 176.58 MHz
Reg-to-Reg Critical Path Delay: 4.963 ns

POWER METRICS:
-------------
Total Power Consumption: 0.774 W
