$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module CLA_adder_tb $end
  $var wire 32 - N [31:0] $end
  $var wire 4 # A [3:0] $end
  $var wire 4 $ B [3:0] $end
  $var wire 1 % Ci $end
  $var wire 4 & S [3:0] $end
  $var wire 1 ' Co $end
  $var wire 5 ( result [4:0] $end
  $scope module dut $end
   $var wire 32 - N [31:0] $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 1 % Ci $end
   $var wire 4 & S [3:0] $end
   $var wire 1 ' Co $end
   $var wire 4 ) P [3:0] $end
   $var wire 4 * G [3:0] $end
   $var wire 5 + carry [4:0] $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 , i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1100 #
b1111 $
1%
b1100 &
1'
b11100 (
b0011 )
b1100 *
b11111 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000100 -
#1
b1111 #
b0110 $
0%
b0101 &
b10101 (
b1001 )
b0110 *
b11100 +
b00000000000000000000000000000001 ,
#2
b1100 #
b1011 $
b0111 &
b10111 (
b0111 )
b1000 *
b10000 +
b00000000000000000000000000000010 ,
#3
b1110 $
1%
b1011 &
b11011 (
b0010 )
b1100 *
b11001 +
b00000000000000000000000000000011 ,
#4
b0100 #
b0001 $
b0110 &
0'
b00110 (
b0101 )
b0000 *
b00011 +
b00000000000000000000000000000100 ,
#5
b0110 #
b0111 $
b1110 &
b01110 (
b0001 )
b0110 *
b01111 +
b00000000000000000000000000000101 ,
#6
b0101 #
b1000 $
b1101 )
b0000 *
b00011 +
b00000000000000000000000000000110 ,
#7
b1010 #
b1011 $
b0110 &
1'
b10110 (
b0001 )
b1010 *
b10111 +
b00000000000000000000000000000111 ,
#8
b0011 #
b0111 $
0%
b1010 &
0'
b01010 (
b0100 )
b0011 *
b01110 +
b00000000000000000000000000001000 ,
#9
b0001 #
b0110 $
b0111 &
b00111 (
b0111 )
b0000 *
b00000 +
b00000000000000000000000000001001 ,
#10
b00000000000000000000000000001010 ,
