# 16-Bit Word Addressable CPU | Digital Systems Course Project (Oct '23 - Dec '23)

## Project Overview
- Successful design and implementation of a 16-bit word-addressable CPU using Quartus.
- Developed and optimized instruction sets for various operations, ensuring efficient and reliable performance.
- Conducted thorough testing to identify and rectify bottlenecks, resulting in a highly efficient and responsive processor.

## Implementation on FPGA
- Successfully implemented the CPU code on FPGA, showcasing its practical applicability.
- The FPGA implementation validates the design's functionality and performance in a real-world hardware environment.

## Key Achievements

- **Instruction Set Optimization:**
  - Developed and optimized instruction sets to ensure efficient and reliable CPU performance.

- **Testing and Optimization:**
  - Conducted comprehensive testing to identify and rectify bottlenecks in the CPU design.
  - Resulted in a highly efficient and responsive processor.

- **FPGA Implementation:**
  - Successfully translated the CPU code to FPGA, validating its functionality in hardware.

## Technologies Used
- Quartus
- FPGA (Field-Programmable Gate Array)

## How to Use
1. Clone the repository:
   ```bash
   git clone https://github.com/SathwikPShetty/IITBCPU.git
