
test_commands_led_on-off_ai.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ecc  080062a0  080062a0  000072a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800716c  0800716c  000095c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800716c  0800716c  0000816c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007174  08007174  000095c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007174  08007174  00008174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007178  08007178  00008178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005c0  20000000  0800717c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200005c0  0800773c  000095c0  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20000848  0800773c  00009848  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000095c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e598  00000000  00000000  000095f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002291  00000000  00000000  00017b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00019e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000099d  00000000  00000000  0001aaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ccc  00000000  00000000  0001b445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000100fd  00000000  00000000  00040111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e027c  00000000  00000000  0005020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0013048a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fa8  00000000  00000000  00130510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001344b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200005c0 	.word	0x200005c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006280 	.word	0x08006280

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200005c4 	.word	0x200005c4
 800020c:	08006280 	.word	0x08006280

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <count_vectorizer>:
    {"what", 31},
    {"you", 32}
};

// Converts the raw string into a tensor array for X-Cube-AI
void count_vectorizer(char *input_string, ai_float *tensor_out, int vocab_size) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08a      	sub	sp, #40	@ 0x28
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
    // 1. Initialize the entire input tensor to 0.0
    for(int i = 0; i < vocab_size; i++) {
 8000608:	2300      	movs	r3, #0
 800060a:	627b      	str	r3, [r7, #36]	@ 0x24
 800060c:	e009      	b.n	8000622 <count_vectorizer+0x26>
        tensor_out[i] = 0.0f;
 800060e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	68ba      	ldr	r2, [r7, #8]
 8000614:	4413      	add	r3, r2
 8000616:	f04f 0200 	mov.w	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < vocab_size; i++) {
 800061c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800061e:	3301      	adds	r3, #1
 8000620:	627b      	str	r3, [r7, #36]	@ 0x24
 8000622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	429a      	cmp	r2, r3
 8000628:	dbf1      	blt.n	800060e <count_vectorizer+0x12>
    }

    // 2. Convert string to lowercase
    for(int i = 0; input_string[i]; i++) {
 800062a:	2300      	movs	r3, #0
 800062c:	623b      	str	r3, [r7, #32]
 800062e:	e019      	b.n	8000664 <count_vectorizer+0x68>
        input_string[i] = tolower((unsigned char)input_string[i]);
 8000630:	6a3b      	ldr	r3, [r7, #32]
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	4413      	add	r3, r2
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	74fb      	strb	r3, [r7, #19]
 800063a:	7cfb      	ldrb	r3, [r7, #19]
 800063c:	3301      	adds	r3, #1
 800063e:	4a2e      	ldr	r2, [pc, #184]	@ (80006f8 <count_vectorizer+0xfc>)
 8000640:	4413      	add	r3, r2
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	f003 0303 	and.w	r3, r3, #3
 8000648:	2b01      	cmp	r3, #1
 800064a:	d102      	bne.n	8000652 <count_vectorizer+0x56>
 800064c:	7cfb      	ldrb	r3, [r7, #19]
 800064e:	3320      	adds	r3, #32
 8000650:	e000      	b.n	8000654 <count_vectorizer+0x58>
 8000652:	7cfb      	ldrb	r3, [r7, #19]
 8000654:	6a3a      	ldr	r2, [r7, #32]
 8000656:	68f9      	ldr	r1, [r7, #12]
 8000658:	440a      	add	r2, r1
 800065a:	b2db      	uxtb	r3, r3
 800065c:	7013      	strb	r3, [r2, #0]
    for(int i = 0; input_string[i]; i++) {
 800065e:	6a3b      	ldr	r3, [r7, #32]
 8000660:	3301      	adds	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
 8000664:	6a3b      	ldr	r3, [r7, #32]
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	4413      	add	r3, r2
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d1df      	bne.n	8000630 <count_vectorizer+0x34>
    }

    // 3. Tokenize (split by spaces and punctuation)
    const char *delimiters = " \t\n\r.,;:!?()\"{}";
 8000670:	4b22      	ldr	r3, [pc, #136]	@ (80006fc <count_vectorizer+0x100>)
 8000672:	617b      	str	r3, [r7, #20]
    char *token = strtok(input_string, delimiters);
 8000674:	6979      	ldr	r1, [r7, #20]
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f004 fd10 	bl	800509c <strtok>
 800067c:	61f8      	str	r0, [r7, #28]

    // 4. Count words and map to tensor
    while(token != NULL) {
 800067e:	e032      	b.n	80006e6 <count_vectorizer+0xea>
        // Look up the word in our vocabulary dictionary
        for(int i = 0; i < vocab_size; i++) {
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
 8000684:	e026      	b.n	80006d4 <count_vectorizer+0xd8>
            if(strcmp(token, vocabulary[i].word) == 0) {
 8000686:	4a1e      	ldr	r2, [pc, #120]	@ (8000700 <count_vectorizer+0x104>)
 8000688:	69bb      	ldr	r3, [r7, #24]
 800068a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800068e:	4619      	mov	r1, r3
 8000690:	69f8      	ldr	r0, [r7, #28]
 8000692:	f7ff fdbd 	bl	8000210 <strcmp>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d118      	bne.n	80006ce <count_vectorizer+0xd2>
                // Increment the count at the correct index
                tensor_out[vocabulary[i].index] += 1.0f;
 800069c:	4a18      	ldr	r2, [pc, #96]	@ (8000700 <count_vectorizer+0x104>)
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	4413      	add	r3, r2
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	4413      	add	r3, r2
 80006ac:	edd3 7a00 	vldr	s15, [r3]
 80006b0:	4a13      	ldr	r2, [pc, #76]	@ (8000700 <count_vectorizer+0x104>)
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	00db      	lsls	r3, r3, #3
 80006b6:	4413      	add	r3, r2
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	68ba      	ldr	r2, [r7, #8]
 80006be:	4413      	add	r3, r2
 80006c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006c8:	edc3 7a00 	vstr	s15, [r3]
                break; // Word found, stop searching the dictionary
 80006cc:	e006      	b.n	80006dc <count_vectorizer+0xe0>
        for(int i = 0; i < vocab_size; i++) {
 80006ce:	69bb      	ldr	r3, [r7, #24]
 80006d0:	3301      	adds	r3, #1
 80006d2:	61bb      	str	r3, [r7, #24]
 80006d4:	69ba      	ldr	r2, [r7, #24]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	429a      	cmp	r2, r3
 80006da:	dbd4      	blt.n	8000686 <count_vectorizer+0x8a>
            }
        }
        // Get the next word
        token = strtok(NULL, delimiters);
 80006dc:	6979      	ldr	r1, [r7, #20]
 80006de:	2000      	movs	r0, #0
 80006e0:	f004 fcdc 	bl	800509c <strtok>
 80006e4:	61f8      	str	r0, [r7, #28]
    while(token != NULL) {
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d1c9      	bne.n	8000680 <count_vectorizer+0x84>
    }
}
 80006ec:	bf00      	nop
 80006ee:	bf00      	nop
 80006f0:	3728      	adds	r7, #40	@ 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08006f70 	.word	0x08006f70
 80006fc:	08006390 	.word	0x08006390
 8000700:	080064c4 	.word	0x080064c4

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	f5ad 7d2e 	sub.w	sp, sp, #696	@ 0x2b8
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	char buf[150];
	int buf_len = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
	ai_error ai_err;
	ai_i32 nbatch;

	// UART receiving variables
	char rx_buf[100];
	uint8_t rx_idx = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	f887 32b7 	strb.w	r3, [r7, #695]	@ 0x2b7
	uint8_t rx_byte;
	uint8_t cmd_ready = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	f887 32b6 	strb.w	r3, [r7, #694]	@ 0x2b6
	// Buffers used to store input and output tensors
	AI_ALIGNED(4) ai_i8 in_data[AI_COMMANDS_MODEL_IN_1_SIZE_BYTES];
	AI_ALIGNED(4) ai_i8 out_data[AI_COMMANDS_MODEL_OUT_1_SIZE_BYTES];

	// Pointer to our model
	ai_handle commands_model = AI_HANDLE_NULL;
 800071e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000722:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
	ai_buffer *ai_input;
	ai_buffer *ai_output;

	// Set working memory and get weights/biases from model
	ai_network_params ai_params = {
	AI_COMMANDS_MODEL_DATA_WEIGHTS(ai_commands_model_data_weights_get()),
 800072a:	f002 fd55 	bl	80031d8 <ai_commands_model_data_weights_get>
 800072e:	4602      	mov	r2, r0
 8000730:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000734:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f002 fd18 	bl	8003170 <ai_commands_model_data_weights_buffer_get>
	AI_COMMANDS_MODEL_DATA_ACTIVATIONS(activations)
 8000740:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000744:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8000748:	331c      	adds	r3, #28
 800074a:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f002 fcd9 	bl	8003108 <ai_commands_model_data_activations_buffer_get>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000756:	f000 fc99 	bl	800108c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075a:	f000 f99f 	bl	8000a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075e:	f000 fa5d 	bl	8000c1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000762:	f000 fa31 	bl	8000bc8 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000766:	f000 fa0b 	bl	8000b80 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  buf_len = sprintf(buf, "\r\n\r\nSTM32 Command Model Initializing...\r\n");
 800076a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800076e:	49c0      	ldr	r1, [pc, #768]	@ (8000a70 <main+0x36c>)
 8000770:	4618      	mov	r0, r3
 8000772:	f004 fc25 	bl	8004fc0 <siprintf>
 8000776:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800077a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 800077e:	b29a      	uxth	r2, r3
 8000780:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000784:	2364      	movs	r3, #100	@ 0x64
 8000786:	48bb      	ldr	r0, [pc, #748]	@ (8000a74 <main+0x370>)
 8000788:	f001 ff1c 	bl	80025c4 <HAL_UART_Transmit>

	// Create instance of neural network
	ai_err = ai_commands_model_create(&commands_model, AI_COMMANDS_MODEL_DATA_CONFIG);
 800078c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f002 fc22 	bl	8002fdc <ai_commands_model_create>
 8000798:	4603      	mov	r3, r0
 800079a:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
	if (ai_err.type != AI_ERROR_NONE)
 800079e:	f897 31fc 	ldrb.w	r3, [r7, #508]	@ 0x1fc
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d012      	beq.n	80007cc <main+0xc8>
	{
	  buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 80007a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80007aa:	49b3      	ldr	r1, [pc, #716]	@ (8000a78 <main+0x374>)
 80007ac:	4618      	mov	r0, r3
 80007ae:	f004 fc07 	bl	8004fc0 <siprintf>
 80007b2:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
	  HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 80007b6:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 80007ba:	b29a      	uxth	r2, r3
 80007bc:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 80007c0:	2364      	movs	r3, #100	@ 0x64
 80007c2:	48ac      	ldr	r0, [pc, #688]	@ (8000a74 <main+0x370>)
 80007c4:	f001 fefe 	bl	80025c4 <HAL_UART_Transmit>
	  while(1);
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <main+0xc4>
	}

	// Initialize neural network
	if (!ai_commands_model_init(commands_model, &ai_params))
 80007cc:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80007d0:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	1d3a      	adds	r2, r7, #4
 80007d8:	4611      	mov	r1, r2
 80007da:	4618      	mov	r0, r3
 80007dc:	f002 fc48 	bl	8003070 <ai_commands_model_init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	f083 0301 	eor.w	r3, r3, #1
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d012      	beq.n	8000812 <main+0x10e>
	{
	buf_len = sprintf(buf, "Error: could not initialize NN\r\n");
 80007ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80007f0:	49a2      	ldr	r1, [pc, #648]	@ (8000a7c <main+0x378>)
 80007f2:	4618      	mov	r0, r3
 80007f4:	f004 fbe4 	bl	8004fc0 <siprintf>
 80007f8:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
	HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 80007fc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000800:	b29a      	uxth	r2, r3
 8000802:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000806:	2364      	movs	r3, #100	@ 0x64
 8000808:	489a      	ldr	r0, [pc, #616]	@ (8000a74 <main+0x370>)
 800080a:	f001 fedb 	bl	80025c4 <HAL_UART_Transmit>
	while(1);
 800080e:	bf00      	nop
 8000810:	e7fd      	b.n	800080e <main+0x10a>
	}
	ai_input = ai_commands_model_inputs_get(commands_model, NULL);
 8000812:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000816:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f002 fbf2 	bl	8003008 <ai_commands_model_inputs_get>
 8000824:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac
	ai_output = ai_commands_model_outputs_get(commands_model, NULL);
 8000828:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800082c:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f002 fc01 	bl	800303c <ai_commands_model_outputs_get>
 800083a:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8

	// Tell the model to use our allocated in_data and out_data arrays
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 800083e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8000842:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8000846:	605a      	str	r2, [r3, #4]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 8000848:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800084c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000850:	605a      	str	r2, [r3, #4]

	buf_len = sprintf(buf, "Model Ready. Send a command...\r\n");
 8000852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000856:	498a      	ldr	r1, [pc, #552]	@ (8000a80 <main+0x37c>)
 8000858:	4618      	mov	r0, r3
 800085a:	f004 fbb1 	bl	8004fc0 <siprintf>
 800085e:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
	HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 8000862:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000866:	b29a      	uxth	r2, r3
 8000868:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 800086c:	2364      	movs	r3, #100	@ 0x64
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <main+0x370>)
 8000870:	f001 fea8 	bl	80025c4 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (HAL_UART_Receive(&huart2, &rx_byte, 1, 0) == HAL_OK)
 8000874:	f207 1197 	addw	r1, r7, #407	@ 0x197
 8000878:	2300      	movs	r3, #0
 800087a:	2201      	movs	r2, #1
 800087c:	487d      	ldr	r0, [pc, #500]	@ (8000a74 <main+0x370>)
 800087e:	f001 ff2c 	bl	80026da <HAL_UART_Receive>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d138      	bne.n	80008fa <main+0x1f6>
	  {
		// If we receive a carriage return or newline, the command is finished
		if (rx_byte == '\r' || rx_byte == '\n')
 8000888:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800088c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b0d      	cmp	r3, #13
 8000894:	d006      	beq.n	80008a4 <main+0x1a0>
 8000896:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800089a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b0a      	cmp	r3, #10
 80008a2:	d10f      	bne.n	80008c4 <main+0x1c0>
		{
		  if (rx_idx > 0)
 80008a4:	f897 32b7 	ldrb.w	r3, [r7, #695]	@ 0x2b7
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d026      	beq.n	80008fa <main+0x1f6>
		  {
			rx_buf[rx_idx] = '\0'; // Null-terminate the string
 80008ac:	f897 32b7 	ldrb.w	r3, [r7, #695]	@ 0x2b7
 80008b0:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 80008b4:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80008b8:	2100      	movs	r1, #0
 80008ba:	54d1      	strb	r1, [r2, r3]
			cmd_ready = 1;         // Flag that we are ready to process
 80008bc:	2301      	movs	r3, #1
 80008be:	f887 32b6 	strb.w	r3, [r7, #694]	@ 0x2b6
		  if (rx_idx > 0)
 80008c2:	e01a      	b.n	80008fa <main+0x1f6>
		  }
		}
		else
		{
		  // Add character to buffer if there is space
		  if (rx_idx < sizeof(rx_buf) - 1)
 80008c4:	f897 32b7 	ldrb.w	r3, [r7, #695]	@ 0x2b7
 80008c8:	2b62      	cmp	r3, #98	@ 0x62
 80008ca:	d816      	bhi.n	80008fa <main+0x1f6>
		  {
			HAL_UART_Transmit(&huart2, &rx_byte, 1, 100);
 80008cc:	f207 1197 	addw	r1, r7, #407	@ 0x197
 80008d0:	2364      	movs	r3, #100	@ 0x64
 80008d2:	2201      	movs	r2, #1
 80008d4:	4867      	ldr	r0, [pc, #412]	@ (8000a74 <main+0x370>)
 80008d6:	f001 fe75 	bl	80025c4 <HAL_UART_Transmit>
			rx_buf[rx_idx++] = rx_byte;
 80008da:	f897 32b7 	ldrb.w	r3, [r7, #695]	@ 0x2b7
 80008de:	1c5a      	adds	r2, r3, #1
 80008e0:	f887 22b7 	strb.w	r2, [r7, #695]	@ 0x2b7
 80008e4:	461a      	mov	r2, r3
 80008e6:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80008ea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80008ee:	7819      	ldrb	r1, [r3, #0]
 80008f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80008f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80008f8:	5499      	strb	r1, [r3, r2]
		  }
		}
	  }
	if (cmd_ready){
 80008fa:	f897 32b6 	ldrb.w	r3, [r7, #694]	@ 0x2b6
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d0b8      	beq.n	8000874 <main+0x170>
		buf_len = sprintf(buf, "\r\nProcessing: '%s'\r\n", rx_buf);
 8000902:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8000906:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800090a:	495e      	ldr	r1, [pc, #376]	@ (8000a84 <main+0x380>)
 800090c:	4618      	mov	r0, r3
 800090e:	f004 fb57 	bl	8004fc0 <siprintf>
 8000912:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
		HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 8000916:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 800091a:	b29a      	uxth	r2, r3
 800091c:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000920:	2364      	movs	r3, #100	@ 0x64
 8000922:	4854      	ldr	r0, [pc, #336]	@ (8000a74 <main+0x370>)
 8000924:	f001 fe4e 	bl	80025c4 <HAL_UART_Transmit>

		// Convert the string into the 33-number float array
		count_vectorizer(rx_buf, (ai_float *)in_data, VOCAB_SIZE);
 8000928:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800092c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000930:	2221      	movs	r2, #33	@ 0x21
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fe62 	bl	80005fc <count_vectorizer>

		// Perform inference
		nbatch = ai_commands_model_run(commands_model, ai_input, ai_output);
 8000938:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800093c:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 8000946:	f8d7 12ac 	ldr.w	r1, [r7, #684]	@ 0x2ac
 800094a:	4618      	mov	r0, r3
 800094c:	f002 fbcc 	bl	80030e8 <ai_commands_model_run>
 8000950:	f8c7 02a4 	str.w	r0, [r7, #676]	@ 0x2a4
		if (nbatch != 1) {
 8000954:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8000958:	2b01      	cmp	r3, #1
 800095a:	d010      	beq.n	800097e <main+0x27a>
			buf_len = sprintf(buf, "Error: could not run inference\r\n");
 800095c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000960:	4949      	ldr	r1, [pc, #292]	@ (8000a88 <main+0x384>)
 8000962:	4618      	mov	r0, r3
 8000964:	f004 fb2c 	bl	8004fc0 <siprintf>
 8000968:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
			HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 800096c:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000970:	b29a      	uxth	r2, r3
 8000972:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000976:	2364      	movs	r3, #100	@ 0x64
 8000978:	483e      	ldr	r0, [pc, #248]	@ (8000a74 <main+0x370>)
 800097a:	f001 fe23 	bl	80025c4 <HAL_UART_Transmit>
		}
		float prob_on  = ((ai_float *)out_data)[0];   //  Index 0 is "ON"
 800097e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
		float prob_off = ((ai_float *)out_data)[1];   // Index 1 is "OFF"
 8000988:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800098c:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
		float prob_stat = ((ai_float *)out_data)[2]; // Index 2 is "Status"
 8000996:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800099a:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298

		if(prob_on > 0.70f){
 80009a4:	edd7 7aa8 	vldr	s15, [r7, #672]	@ 0x2a0
 80009a8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8000a8c <main+0x388>
 80009ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009b4:	dd05      	ble.n	80009c2 <main+0x2be>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	2120      	movs	r1, #32
 80009ba:	4835      	ldr	r0, [pc, #212]	@ (8000a90 <main+0x38c>)
 80009bc:	f000 fe6a 	bl	8001694 <HAL_GPIO_WritePin>
 80009c0:	e048      	b.n	8000a54 <main+0x350>
		}
		else if(prob_off > 0.70f){
 80009c2:	edd7 7aa7 	vldr	s15, [r7, #668]	@ 0x29c
 80009c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000a8c <main+0x388>
 80009ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009d2:	dd05      	ble.n	80009e0 <main+0x2dc>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2120      	movs	r1, #32
 80009d8:	482d      	ldr	r0, [pc, #180]	@ (8000a90 <main+0x38c>)
 80009da:	f000 fe5b 	bl	8001694 <HAL_GPIO_WritePin>
 80009de:	e039      	b.n	8000a54 <main+0x350>
		}
		else if(prob_stat >0.70f){
 80009e0:	edd7 7aa6 	vldr	s15, [r7, #664]	@ 0x298
 80009e4:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000a8c <main+0x388>
 80009e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009f0:	dd30      	ble.n	8000a54 <main+0x350>
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_SET){
 80009f2:	2120      	movs	r1, #32
 80009f4:	4826      	ldr	r0, [pc, #152]	@ (8000a90 <main+0x38c>)
 80009f6:	f000 fe35 	bl	8001664 <HAL_GPIO_ReadPin>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d111      	bne.n	8000a24 <main+0x320>
				buf_len = sprintf(buf, "LED is ON\r\n");
 8000a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a04:	4923      	ldr	r1, [pc, #140]	@ (8000a94 <main+0x390>)
 8000a06:	4618      	mov	r0, r3
 8000a08:	f004 fada 	bl	8004fc0 <siprintf>
 8000a0c:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
				HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 8000a10:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000a1a:	2364      	movs	r3, #100	@ 0x64
 8000a1c:	4815      	ldr	r0, [pc, #84]	@ (8000a74 <main+0x370>)
 8000a1e:	f001 fdd1 	bl	80025c4 <HAL_UART_Transmit>
 8000a22:	e017      	b.n	8000a54 <main+0x350>
			}
			else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET){
 8000a24:	2120      	movs	r1, #32
 8000a26:	481a      	ldr	r0, [pc, #104]	@ (8000a90 <main+0x38c>)
 8000a28:	f000 fe1c 	bl	8001664 <HAL_GPIO_ReadPin>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d110      	bne.n	8000a54 <main+0x350>
				buf_len = sprintf(buf, "LED is OFF\r\n");
 8000a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a36:	4918      	ldr	r1, [pc, #96]	@ (8000a98 <main+0x394>)
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f004 fac1 	bl	8004fc0 <siprintf>
 8000a3e:	f8c7 02b0 	str.w	r0, [r7, #688]	@ 0x2b0
				HAL_UART_Transmit(&huart2, (uint8_t *)buf, buf_len, 100);
 8000a42:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8000a4c:	2364      	movs	r3, #100	@ 0x64
 8000a4e:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <main+0x370>)
 8000a50:	f001 fdb8 	bl	80025c4 <HAL_UART_Transmit>
			}

		}
		memset(rx_buf, 0, sizeof(rx_buf));
 8000a54:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8000a58:	2264      	movs	r2, #100	@ 0x64
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f004 fb14 	bl	800508a <memset>
		rx_idx = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f887 32b7 	strb.w	r3, [r7, #695]	@ 0x2b7
		cmd_ready = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f887 32b6 	strb.w	r3, [r7, #694]	@ 0x2b6
	if (HAL_UART_Receive(&huart2, &rx_byte, 1, 0) == HAL_OK)
 8000a6e:	e701      	b.n	8000874 <main+0x170>
 8000a70:	080063a0 	.word	0x080063a0
 8000a74:	20000624 	.word	0x20000624
 8000a78:	080063cc 	.word	0x080063cc
 8000a7c:	080063f4 	.word	0x080063f4
 8000a80:	08006418 	.word	0x08006418
 8000a84:	0800643c 	.word	0x0800643c
 8000a88:	08006454 	.word	0x08006454
 8000a8c:	3f333333 	.word	0x3f333333
 8000a90:	40020000 	.word	0x40020000
 8000a94:	08006478 	.word	0x08006478
 8000a98:	08006484 	.word	0x08006484

08000a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b094      	sub	sp, #80	@ 0x50
 8000aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	2234      	movs	r2, #52	@ 0x34
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f004 faed 	bl	800508a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b78 <SystemClock_Config+0xdc>)
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8000b78 <SystemClock_Config+0xdc>)
 8000aca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ace:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad0:	4b29      	ldr	r3, [pc, #164]	@ (8000b78 <SystemClock_Config+0xdc>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000adc:	2300      	movs	r3, #0
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	4b26      	ldr	r3, [pc, #152]	@ (8000b7c <SystemClock_Config+0xe0>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a25      	ldr	r2, [pc, #148]	@ (8000b7c <SystemClock_Config+0xe0>)
 8000ae6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aea:	6013      	str	r3, [r2, #0]
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <SystemClock_Config+0xe0>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000af8:	2302      	movs	r3, #2
 8000afa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000afc:	2301      	movs	r3, #1
 8000afe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b00:	2310      	movs	r3, #16
 8000b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b04:	2302      	movs	r3, #2
 8000b06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b0c:	2308      	movs	r3, #8
 8000b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000b10:	23b4      	movs	r3, #180	@ 0xb4
 8000b12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b14:	2302      	movs	r3, #2
 8000b16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	4618      	mov	r0, r3
 8000b26:	f001 f969 	bl	8001dfc <HAL_RCC_OscConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b30:	f000 f8e2 	bl	8000cf8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b34:	f000 fdc8 	bl	80016c8 <HAL_PWREx_EnableOverDrive>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b3e:	f000 f8db 	bl	8000cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b42:	230f      	movs	r3, #15
 8000b44:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b46:	2302      	movs	r3, #2
 8000b48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b4e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b58:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b5a:	f107 0308 	add.w	r3, r7, #8
 8000b5e:	2105      	movs	r1, #5
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 fe01 	bl	8001768 <HAL_RCC_ClockConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000b6c:	f000 f8c4 	bl	8000cf8 <Error_Handler>
  }
}
 8000b70:	bf00      	nop
 8000b72:	3750      	adds	r7, #80	@ 0x50
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	40007000 	.word	0x40007000

08000b80 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000b86:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc4 <MX_TIM14_Init+0x44>)
 8000b88:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 180-1;
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000b8c:	22b3      	movs	r2, #179	@ 0xb3
 8000b8e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b90:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000b96:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b9c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b9e:	4b08      	ldr	r3, [pc, #32]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <MX_TIM14_Init+0x40>)
 8000bac:	f001 fbc4 	bl	8002338 <HAL_TIM_Base_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000bb6:	f000 f89f 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200005dc 	.word	0x200005dc
 8000bc4:	40002000 	.word	0x40002000

08000bc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	@ (8000c18 <MX_USART2_UART_Init+0x50>)
 8000bd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bee:	220c      	movs	r2, #12
 8000bf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_USART2_UART_Init+0x4c>)
 8000c00:	f001 fc90 	bl	8002524 <HAL_UART_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c0a:	f000 f875 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000624 	.word	0x20000624
 8000c18:	40004400 	.word	0x40004400

08000c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b2d      	ldr	r3, [pc, #180]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a2c      	ldr	r2, [pc, #176]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b26      	ldr	r3, [pc, #152]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a25      	ldr	r2, [pc, #148]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b23      	ldr	r3, [pc, #140]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a1e      	ldr	r2, [pc, #120]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a17      	ldr	r2, [pc, #92]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <MX_GPIO_Init+0xd0>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2120      	movs	r1, #32
 8000ca6:	4812      	ldr	r0, [pc, #72]	@ (8000cf0 <MX_GPIO_Init+0xd4>)
 8000ca8:	f000 fcf4 	bl	8001694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <MX_GPIO_Init+0xd8>)
 8000cc4:	f000 fb3a 	bl	800133c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cc8:	2320      	movs	r3, #32
 8000cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4804      	ldr	r0, [pc, #16]	@ (8000cf0 <MX_GPIO_Init+0xd4>)
 8000ce0:	f000 fb2c 	bl	800133c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ce4:	bf00      	nop
 8000ce6:	3728      	adds	r7, #40	@ 0x28
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020000 	.word	0x40020000
 8000cf4:	40020800 	.word	0x40020800

08000cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <Error_Handler+0x8>

08000d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	607b      	str	r3, [r7, #4]
 8000d0e:	4b10      	ldr	r3, [pc, #64]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d12:	4a0f      	ldr	r2, [pc, #60]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d22:	607b      	str	r3, [r7, #4]
 8000d24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d26:	2300      	movs	r3, #0
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	4a08      	ldr	r2, [pc, #32]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <HAL_MspInit+0x4c>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d3e:	603b      	str	r3, [r7, #0]
 8000d40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d42:	2007      	movs	r0, #7
 8000d44:	f000 fac6 	bl	80012d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40023800 	.word	0x40023800

08000d54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a0b      	ldr	r2, [pc, #44]	@ (8000d90 <HAL_TIM_Base_MspInit+0x3c>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d10d      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_TIM_Base_MspInit+0x40>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <HAL_TIM_Base_MspInit+0x40>)
 8000d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <HAL_TIM_Base_MspInit+0x40>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000d82:	bf00      	nop
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40002000 	.word	0x40002000
 8000d94:	40023800 	.word	0x40023800

08000d98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a19      	ldr	r2, [pc, #100]	@ (8000e1c <HAL_UART_MspInit+0x84>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d12b      	bne.n	8000e12 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	613b      	str	r3, [r7, #16]
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	4a10      	ldr	r2, [pc, #64]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_UART_MspInit+0x88>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000df2:	230c      	movs	r3, #12
 8000df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e02:	2307      	movs	r3, #7
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e06:	f107 0314 	add.w	r3, r7, #20
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4805      	ldr	r0, [pc, #20]	@ (8000e24 <HAL_UART_MspInit+0x8c>)
 8000e0e:	f000 fa95 	bl	800133c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e12:	bf00      	nop
 8000e14:	3728      	adds	r7, #40	@ 0x28
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40004400 	.word	0x40004400
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020000 	.word	0x40020000

08000e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <NMI_Handler+0x4>

08000e30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <HardFault_Handler+0x4>

08000e38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <MemManage_Handler+0x4>

08000e40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <BusFault_Handler+0x4>

08000e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <UsageFault_Handler+0x4>

08000e50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7e:	f000 f957 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0
  return 1;
 8000e8a:	2301      	movs	r3, #1
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <_kill>:

int _kill(int pid, int sig)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ea0:	f004 f9ae 	bl	8005200 <__errno>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2216      	movs	r2, #22
 8000ea8:	601a      	str	r2, [r3, #0]
  return -1;
 8000eaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <_exit>:

void _exit (int status)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ebe:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ffe7 	bl	8000e96 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <_exit+0x12>

08000ecc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	e00a      	b.n	8000ef4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ede:	f3af 8000 	nop.w
 8000ee2:	4601      	mov	r1, r0
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	1c5a      	adds	r2, r3, #1
 8000ee8:	60ba      	str	r2, [r7, #8]
 8000eea:	b2ca      	uxtb	r2, r1
 8000eec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	dbf0      	blt.n	8000ede <_read+0x12>
  }

  return len;
 8000efc:	687b      	ldr	r3, [r7, #4]
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3718      	adds	r7, #24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
 8000f16:	e009      	b.n	8000f2c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	1c5a      	adds	r2, r3, #1
 8000f1c:	60ba      	str	r2, [r7, #8]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dbf1      	blt.n	8000f18 <_write+0x12>
  }
  return len;
 8000f34:	687b      	ldr	r3, [r7, #4]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <_close>:

int _close(int file)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f66:	605a      	str	r2, [r3, #4]
  return 0;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <_isatty>:

int _isatty(int file)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b083      	sub	sp, #12
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f7e:	2301      	movs	r3, #1
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
	...

08000fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <_sbrk+0x5c>)
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <_sbrk+0x60>)
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	@ (800100c <_sbrk+0x64>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <_sbrk+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d207      	bcs.n	8000fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd8:	f004 f912 	bl	8005200 <__errno>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	220c      	movs	r2, #12
 8000fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe6:	e009      	b.n	8000ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <_sbrk+0x64>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a05      	ldr	r2, [pc, #20]	@ (800100c <_sbrk+0x64>)
 8000ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20020000 	.word	0x20020000
 8001008:	00000800 	.word	0x00000800
 800100c:	2000066c 	.word	0x2000066c
 8001010:	20000848 	.word	0x20000848

08001014 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <SystemInit+0x20>)
 800101a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800101e:	4a05      	ldr	r2, [pc, #20]	@ (8001034 <SystemInit+0x20>)
 8001020:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001024:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001038:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001070 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800103c:	f7ff ffea 	bl	8001014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001040:	480c      	ldr	r0, [pc, #48]	@ (8001074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001042:	490d      	ldr	r1, [pc, #52]	@ (8001078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001044:	4a0d      	ldr	r2, [pc, #52]	@ (800107c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001048:	e002      	b.n	8001050 <LoopCopyDataInit>

0800104a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800104c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104e:	3304      	adds	r3, #4

08001050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001054:	d3f9      	bcc.n	800104a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001056:	4a0a      	ldr	r2, [pc, #40]	@ (8001080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001058:	4c0a      	ldr	r4, [pc, #40]	@ (8001084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800105c:	e001      	b.n	8001062 <LoopFillZerobss>

0800105e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001060:	3204      	adds	r2, #4

08001062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001064:	d3fb      	bcc.n	800105e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001066:	f004 f8d1 	bl	800520c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800106a:	f7ff fb4b 	bl	8000704 <main>
  bx  lr    
 800106e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001070:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001078:	200005c0 	.word	0x200005c0
  ldr r2, =_sidata
 800107c:	0800717c 	.word	0x0800717c
  ldr r2, =_sbss
 8001080:	200005c0 	.word	0x200005c0
  ldr r4, =_ebss
 8001084:	20000848 	.word	0x20000848

08001088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001088:	e7fe      	b.n	8001088 <ADC_IRQHandler>
	...

0800108c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <HAL_Init+0x40>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a0d      	ldr	r2, [pc, #52]	@ (80010cc <HAL_Init+0x40>)
 8001096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800109a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <HAL_Init+0x40>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <HAL_Init+0x40>)
 80010a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <HAL_Init+0x40>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a07      	ldr	r2, [pc, #28]	@ (80010cc <HAL_Init+0x40>)
 80010ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b4:	2003      	movs	r0, #3
 80010b6:	f000 f90d 	bl	80012d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 f808 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c0:	f7ff fe20 	bl	8000d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023c00 	.word	0x40023c00

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x54>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <HAL_InitTick+0x58>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f917 	bl	8001322 <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f8ed 	bl	80012ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	@ (800112c <HAL_InitTick+0x5c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	20000008 	.word	0x20000008
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x20>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_IncTick+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_IncTick+0x24>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000008 	.word	0x20000008
 8001154:	20000670 	.word	0x20000670

08001158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_GetTick+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	20000670 	.word	0x20000670

08001170 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800118c:	4013      	ands	r3, r2
 800118e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001198:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800119c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011a2:	4a04      	ldr	r2, [pc, #16]	@ (80011b4 <__NVIC_SetPriorityGrouping+0x44>)
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	60d3      	str	r3, [r2, #12]
}
 80011a8:	bf00      	nop
 80011aa:	3714      	adds	r7, #20
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011bc:	4b04      	ldr	r3, [pc, #16]	@ (80011d0 <__NVIC_GetPriorityGrouping+0x18>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	0a1b      	lsrs	r3, r3, #8
 80011c2:	f003 0307 	and.w	r3, r3, #7
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	6039      	str	r1, [r7, #0]
 80011de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	db0a      	blt.n	80011fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	490c      	ldr	r1, [pc, #48]	@ (8001220 <__NVIC_SetPriority+0x4c>)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	0112      	lsls	r2, r2, #4
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	440b      	add	r3, r1
 80011f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011fc:	e00a      	b.n	8001214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4908      	ldr	r1, [pc, #32]	@ (8001224 <__NVIC_SetPriority+0x50>)
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	3b04      	subs	r3, #4
 800120c:	0112      	lsls	r2, r2, #4
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	440b      	add	r3, r1
 8001212:	761a      	strb	r2, [r3, #24]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000e100 	.word	0xe000e100
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001228:	b480      	push	{r7}
 800122a:	b089      	sub	sp, #36	@ 0x24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f1c3 0307 	rsb	r3, r3, #7
 8001242:	2b04      	cmp	r3, #4
 8001244:	bf28      	it	cs
 8001246:	2304      	movcs	r3, #4
 8001248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3304      	adds	r3, #4
 800124e:	2b06      	cmp	r3, #6
 8001250:	d902      	bls.n	8001258 <NVIC_EncodePriority+0x30>
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3b03      	subs	r3, #3
 8001256:	e000      	b.n	800125a <NVIC_EncodePriority+0x32>
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	f04f 32ff 	mov.w	r2, #4294967295
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	43da      	mvns	r2, r3
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	401a      	ands	r2, r3
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001270:	f04f 31ff 	mov.w	r1, #4294967295
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	43d9      	mvns	r1, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	4313      	orrs	r3, r2
         );
}
 8001282:	4618      	mov	r0, r3
 8001284:	3724      	adds	r7, #36	@ 0x24
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	3b01      	subs	r3, #1
 800129c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012a0:	d301      	bcc.n	80012a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012a2:	2301      	movs	r3, #1
 80012a4:	e00f      	b.n	80012c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012a6:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <SysTick_Config+0x40>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ae:	210f      	movs	r1, #15
 80012b0:	f04f 30ff 	mov.w	r0, #4294967295
 80012b4:	f7ff ff8e 	bl	80011d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <SysTick_Config+0x40>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012be:	4b04      	ldr	r3, [pc, #16]	@ (80012d0 <SysTick_Config+0x40>)
 80012c0:	2207      	movs	r2, #7
 80012c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	e000e010 	.word	0xe000e010

080012d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ff47 	bl	8001170 <__NVIC_SetPriorityGrouping>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b086      	sub	sp, #24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	4603      	mov	r3, r0
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
 80012f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012fc:	f7ff ff5c 	bl	80011b8 <__NVIC_GetPriorityGrouping>
 8001300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	6978      	ldr	r0, [r7, #20]
 8001308:	f7ff ff8e 	bl	8001228 <NVIC_EncodePriority>
 800130c:	4602      	mov	r2, r0
 800130e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001312:	4611      	mov	r1, r2
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff ff5d 	bl	80011d4 <__NVIC_SetPriority>
}
 800131a:	bf00      	nop
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffb0 	bl	8001290 <SysTick_Config>
 8001330:	4603      	mov	r3, r0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
 8001356:	e165      	b.n	8001624 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001358:	2201      	movs	r2, #1
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	4013      	ands	r3, r2
 800136a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	429a      	cmp	r2, r3
 8001372:	f040 8154 	bne.w	800161e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f003 0303 	and.w	r3, r3, #3
 800137e:	2b01      	cmp	r3, #1
 8001380:	d005      	beq.n	800138e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800138a:	2b02      	cmp	r3, #2
 800138c:	d130      	bne.n	80013f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	2203      	movs	r2, #3
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013c4:	2201      	movs	r2, #1
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	091b      	lsrs	r3, r3, #4
 80013da:	f003 0201 	and.w	r2, r3, #1
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0303 	and.w	r3, r3, #3
 80013f8:	2b03      	cmp	r3, #3
 80013fa:	d017      	beq.n	800142c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	2203      	movs	r2, #3
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	689a      	ldr	r2, [r3, #8]
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f003 0303 	and.w	r3, r3, #3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d123      	bne.n	8001480 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	08da      	lsrs	r2, r3, #3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3208      	adds	r2, #8
 8001440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001444:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	220f      	movs	r2, #15
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	691a      	ldr	r2, [r3, #16]
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	08da      	lsrs	r2, r3, #3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3208      	adds	r2, #8
 800147a:	69b9      	ldr	r1, [r7, #24]
 800147c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	2203      	movs	r2, #3
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	4013      	ands	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 0203 	and.w	r2, r3, #3
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 80ae 	beq.w	800161e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	4b5d      	ldr	r3, [pc, #372]	@ (800163c <HAL_GPIO_Init+0x300>)
 80014c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ca:	4a5c      	ldr	r2, [pc, #368]	@ (800163c <HAL_GPIO_Init+0x300>)
 80014cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d2:	4b5a      	ldr	r3, [pc, #360]	@ (800163c <HAL_GPIO_Init+0x300>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014de:	4a58      	ldr	r2, [pc, #352]	@ (8001640 <HAL_GPIO_Init+0x304>)
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	3302      	adds	r3, #2
 80014e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	220f      	movs	r2, #15
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a4f      	ldr	r2, [pc, #316]	@ (8001644 <HAL_GPIO_Init+0x308>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d025      	beq.n	8001556 <HAL_GPIO_Init+0x21a>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a4e      	ldr	r2, [pc, #312]	@ (8001648 <HAL_GPIO_Init+0x30c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d01f      	beq.n	8001552 <HAL_GPIO_Init+0x216>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4d      	ldr	r2, [pc, #308]	@ (800164c <HAL_GPIO_Init+0x310>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d019      	beq.n	800154e <HAL_GPIO_Init+0x212>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4c      	ldr	r2, [pc, #304]	@ (8001650 <HAL_GPIO_Init+0x314>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d013      	beq.n	800154a <HAL_GPIO_Init+0x20e>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4b      	ldr	r2, [pc, #300]	@ (8001654 <HAL_GPIO_Init+0x318>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00d      	beq.n	8001546 <HAL_GPIO_Init+0x20a>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4a      	ldr	r2, [pc, #296]	@ (8001658 <HAL_GPIO_Init+0x31c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d007      	beq.n	8001542 <HAL_GPIO_Init+0x206>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a49      	ldr	r2, [pc, #292]	@ (800165c <HAL_GPIO_Init+0x320>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d101      	bne.n	800153e <HAL_GPIO_Init+0x202>
 800153a:	2306      	movs	r3, #6
 800153c:	e00c      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 800153e:	2307      	movs	r3, #7
 8001540:	e00a      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 8001542:	2305      	movs	r3, #5
 8001544:	e008      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 8001546:	2304      	movs	r3, #4
 8001548:	e006      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 800154a:	2303      	movs	r3, #3
 800154c:	e004      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 800154e:	2302      	movs	r3, #2
 8001550:	e002      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 8001552:	2301      	movs	r3, #1
 8001554:	e000      	b.n	8001558 <HAL_GPIO_Init+0x21c>
 8001556:	2300      	movs	r3, #0
 8001558:	69fa      	ldr	r2, [r7, #28]
 800155a:	f002 0203 	and.w	r2, r2, #3
 800155e:	0092      	lsls	r2, r2, #2
 8001560:	4093      	lsls	r3, r2
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001568:	4935      	ldr	r1, [pc, #212]	@ (8001640 <HAL_GPIO_Init+0x304>)
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	089b      	lsrs	r3, r3, #2
 800156e:	3302      	adds	r3, #2
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001576:	4b3a      	ldr	r3, [pc, #232]	@ (8001660 <HAL_GPIO_Init+0x324>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	43db      	mvns	r3, r3
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	4013      	ands	r3, r2
 8001584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4313      	orrs	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800159a:	4a31      	ldr	r2, [pc, #196]	@ (8001660 <HAL_GPIO_Init+0x324>)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001660 <HAL_GPIO_Init+0x324>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015c4:	4a26      	ldr	r2, [pc, #152]	@ (8001660 <HAL_GPIO_Init+0x324>)
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015ca:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <HAL_GPIO_Init+0x324>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	43db      	mvns	r3, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4013      	ands	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <HAL_GPIO_Init+0x324>)
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_GPIO_Init+0x324>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	43db      	mvns	r3, r3
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	4013      	ands	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001618:	4a11      	ldr	r2, [pc, #68]	@ (8001660 <HAL_GPIO_Init+0x324>)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	3301      	adds	r3, #1
 8001622:	61fb      	str	r3, [r7, #28]
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	2b0f      	cmp	r3, #15
 8001628:	f67f ae96 	bls.w	8001358 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	3724      	adds	r7, #36	@ 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40013800 	.word	0x40013800
 8001644:	40020000 	.word	0x40020000
 8001648:	40020400 	.word	0x40020400
 800164c:	40020800 	.word	0x40020800
 8001650:	40020c00 	.word	0x40020c00
 8001654:	40021000 	.word	0x40021000
 8001658:	40021400 	.word	0x40021400
 800165c:	40021800 	.word	0x40021800
 8001660:	40013c00 	.word	0x40013c00

08001664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	460b      	mov	r3, r1
 800166e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691a      	ldr	r2, [r3, #16]
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	4013      	ands	r3, r2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800167c:	2301      	movs	r3, #1
 800167e:	73fb      	strb	r3, [r7, #15]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001686:	7bfb      	ldrb	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
 80016a0:	4613      	mov	r3, r2
 80016a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016a4:	787b      	ldrb	r3, [r7, #1]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d003      	beq.n	80016b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016aa:	887a      	ldrh	r2, [r7, #2]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016b0:	e003      	b.n	80016ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016b2:	887b      	ldrh	r3, [r7, #2]
 80016b4:	041a      	lsls	r2, r3, #16
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	619a      	str	r2, [r3, #24]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
	...

080016c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	603b      	str	r3, [r7, #0]
 80016d6:	4b20      	ldr	r3, [pc, #128]	@ (8001758 <HAL_PWREx_EnableOverDrive+0x90>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016da:	4a1f      	ldr	r2, [pc, #124]	@ (8001758 <HAL_PWREx_EnableOverDrive+0x90>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001758 <HAL_PWREx_EnableOverDrive+0x90>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80016ee:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_PWREx_EnableOverDrive+0x94>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016f4:	f7ff fd30 	bl	8001158 <HAL_GetTick>
 80016f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80016fa:	e009      	b.n	8001710 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80016fc:	f7ff fd2c 	bl	8001158 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800170a:	d901      	bls.n	8001710 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e01f      	b.n	8001750 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001710:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <HAL_PWREx_EnableOverDrive+0x98>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800171c:	d1ee      	bne.n	80016fc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001720:	2201      	movs	r2, #1
 8001722:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001724:	f7ff fd18 	bl	8001158 <HAL_GetTick>
 8001728:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800172a:	e009      	b.n	8001740 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800172c:	f7ff fd14 	bl	8001158 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800173a:	d901      	bls.n	8001740 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e007      	b.n	8001750 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001740:	4b07      	ldr	r3, [pc, #28]	@ (8001760 <HAL_PWREx_EnableOverDrive+0x98>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800174c:	d1ee      	bne.n	800172c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40023800 	.word	0x40023800
 800175c:	420e0040 	.word	0x420e0040
 8001760:	40007000 	.word	0x40007000
 8001764:	420e0044 	.word	0x420e0044

08001768 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d101      	bne.n	800177c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0cc      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800177c:	4b68      	ldr	r3, [pc, #416]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d90c      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b65      	ldr	r3, [pc, #404]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	4b63      	ldr	r3, [pc, #396]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0b8      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d020      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017bc:	4b59      	ldr	r3, [pc, #356]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4a58      	ldr	r2, [pc, #352]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d4:	4b53      	ldr	r3, [pc, #332]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	4a52      	ldr	r2, [pc, #328]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e0:	4b50      	ldr	r3, [pc, #320]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	494d      	ldr	r1, [pc, #308]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d044      	beq.n	8001888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001806:	4b47      	ldr	r3, [pc, #284]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d119      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e07f      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d003      	beq.n	8001826 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001822:	2b03      	cmp	r3, #3
 8001824:	d107      	bne.n	8001836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001826:	4b3f      	ldr	r3, [pc, #252]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d109      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e06f      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001836:	4b3b      	ldr	r3, [pc, #236]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e067      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001846:	4b37      	ldr	r3, [pc, #220]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f023 0203 	bic.w	r2, r3, #3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4934      	ldr	r1, [pc, #208]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	4313      	orrs	r3, r2
 8001856:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001858:	f7ff fc7e 	bl	8001158 <HAL_GetTick>
 800185c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185e:	e00a      	b.n	8001876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001860:	f7ff fc7a 	bl	8001158 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e04f      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001876:	4b2b      	ldr	r3, [pc, #172]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 020c 	and.w	r2, r3, #12
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	429a      	cmp	r2, r3
 8001886:	d1eb      	bne.n	8001860 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001888:	4b25      	ldr	r3, [pc, #148]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 030f 	and.w	r3, r3, #15
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	d20c      	bcs.n	80018b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001896:	4b22      	ldr	r3, [pc, #136]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <HAL_RCC_ClockConfig+0x1b8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e032      	b.n	8001916 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d008      	beq.n	80018ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4916      	ldr	r1, [pc, #88]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d009      	beq.n	80018ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018da:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	490e      	ldr	r1, [pc, #56]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018ee:	f000 f855 	bl	800199c <HAL_RCC_GetSysClockFreq>
 80018f2:	4602      	mov	r2, r0
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	490a      	ldr	r1, [pc, #40]	@ (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 8001900:	5ccb      	ldrb	r3, [r1, r3]
 8001902:	fa22 f303 	lsr.w	r3, r2, r3
 8001906:	4a09      	ldr	r2, [pc, #36]	@ (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800190a:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <HAL_RCC_ClockConfig+0x1c8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fbde 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023c00 	.word	0x40023c00
 8001924:	40023800 	.word	0x40023800
 8001928:	080065cc 	.word	0x080065cc
 800192c:	20000000 	.word	0x20000000
 8001930:	20000004 	.word	0x20000004

08001934 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001938:	4b03      	ldr	r3, [pc, #12]	@ (8001948 <HAL_RCC_GetHCLKFreq+0x14>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	20000000 	.word	0x20000000

0800194c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001950:	f7ff fff0 	bl	8001934 <HAL_RCC_GetHCLKFreq>
 8001954:	4602      	mov	r2, r0
 8001956:	4b05      	ldr	r3, [pc, #20]	@ (800196c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	0a9b      	lsrs	r3, r3, #10
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	4903      	ldr	r1, [pc, #12]	@ (8001970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001962:	5ccb      	ldrb	r3, [r1, r3]
 8001964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001968:	4618      	mov	r0, r3
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	080065dc 	.word	0x080065dc

08001974 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001978:	f7ff ffdc 	bl	8001934 <HAL_RCC_GetHCLKFreq>
 800197c:	4602      	mov	r2, r0
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	0b5b      	lsrs	r3, r3, #13
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	4903      	ldr	r1, [pc, #12]	@ (8001998 <HAL_RCC_GetPCLK2Freq+0x24>)
 800198a:	5ccb      	ldrb	r3, [r1, r3]
 800198c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001990:	4618      	mov	r0, r3
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40023800 	.word	0x40023800
 8001998:	080065dc 	.word	0x080065dc

0800199c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800199c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019a0:	b0ae      	sub	sp, #184	@ 0xb8
 80019a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80019b6:	2300      	movs	r3, #0
 80019b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019c2:	4bcb      	ldr	r3, [pc, #812]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 030c 	and.w	r3, r3, #12
 80019ca:	2b0c      	cmp	r3, #12
 80019cc:	f200 8206 	bhi.w	8001ddc <HAL_RCC_GetSysClockFreq+0x440>
 80019d0:	a201      	add	r2, pc, #4	@ (adr r2, 80019d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80019d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d6:	bf00      	nop
 80019d8:	08001a0d 	.word	0x08001a0d
 80019dc:	08001ddd 	.word	0x08001ddd
 80019e0:	08001ddd 	.word	0x08001ddd
 80019e4:	08001ddd 	.word	0x08001ddd
 80019e8:	08001a15 	.word	0x08001a15
 80019ec:	08001ddd 	.word	0x08001ddd
 80019f0:	08001ddd 	.word	0x08001ddd
 80019f4:	08001ddd 	.word	0x08001ddd
 80019f8:	08001a1d 	.word	0x08001a1d
 80019fc:	08001ddd 	.word	0x08001ddd
 8001a00:	08001ddd 	.word	0x08001ddd
 8001a04:	08001ddd 	.word	0x08001ddd
 8001a08:	08001c0d 	.word	0x08001c0d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a0c:	4bb9      	ldr	r3, [pc, #740]	@ (8001cf4 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a12:	e1e7      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a14:	4bb8      	ldr	r3, [pc, #736]	@ (8001cf8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a1a:	e1e3      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a1c:	4bb4      	ldr	r3, [pc, #720]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a28:	4bb1      	ldr	r3, [pc, #708]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d071      	beq.n	8001b18 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a34:	4bae      	ldr	r3, [pc, #696]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	099b      	lsrs	r3, r3, #6
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001a40:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001a50:	2300      	movs	r3, #0
 8001a52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001a56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001a5a:	4622      	mov	r2, r4
 8001a5c:	462b      	mov	r3, r5
 8001a5e:	f04f 0000 	mov.w	r0, #0
 8001a62:	f04f 0100 	mov.w	r1, #0
 8001a66:	0159      	lsls	r1, r3, #5
 8001a68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a6c:	0150      	lsls	r0, r2, #5
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4621      	mov	r1, r4
 8001a74:	1a51      	subs	r1, r2, r1
 8001a76:	6439      	str	r1, [r7, #64]	@ 0x40
 8001a78:	4629      	mov	r1, r5
 8001a7a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001a8c:	4649      	mov	r1, r9
 8001a8e:	018b      	lsls	r3, r1, #6
 8001a90:	4641      	mov	r1, r8
 8001a92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a96:	4641      	mov	r1, r8
 8001a98:	018a      	lsls	r2, r1, #6
 8001a9a:	4641      	mov	r1, r8
 8001a9c:	1a51      	subs	r1, r2, r1
 8001a9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001aa0:	4649      	mov	r1, r9
 8001aa2:	eb63 0301 	sbc.w	r3, r3, r1
 8001aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001ab4:	4649      	mov	r1, r9
 8001ab6:	00cb      	lsls	r3, r1, #3
 8001ab8:	4641      	mov	r1, r8
 8001aba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001abe:	4641      	mov	r1, r8
 8001ac0:	00ca      	lsls	r2, r1, #3
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4622      	mov	r2, r4
 8001aca:	189b      	adds	r3, r3, r2
 8001acc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ace:	462b      	mov	r3, r5
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	eb42 0303 	adc.w	r3, r2, r3
 8001ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001ae4:	4629      	mov	r1, r5
 8001ae6:	024b      	lsls	r3, r1, #9
 8001ae8:	4621      	mov	r1, r4
 8001aea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001aee:	4621      	mov	r1, r4
 8001af0:	024a      	lsls	r2, r1, #9
 8001af2:	4610      	mov	r0, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001afa:	2200      	movs	r2, #0
 8001afc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b04:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b08:	f7fe fbe2 	bl	80002d0 <__aeabi_uldivmod>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4613      	mov	r3, r2
 8001b12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b16:	e067      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b18:	4b75      	ldr	r3, [pc, #468]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001b24:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001b28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001b32:	2300      	movs	r3, #0
 8001b34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001b36:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001b3a:	4622      	mov	r2, r4
 8001b3c:	462b      	mov	r3, r5
 8001b3e:	f04f 0000 	mov.w	r0, #0
 8001b42:	f04f 0100 	mov.w	r1, #0
 8001b46:	0159      	lsls	r1, r3, #5
 8001b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b4c:	0150      	lsls	r0, r2, #5
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4621      	mov	r1, r4
 8001b54:	1a51      	subs	r1, r2, r1
 8001b56:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001b58:	4629      	mov	r1, r5
 8001b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001b6c:	4649      	mov	r1, r9
 8001b6e:	018b      	lsls	r3, r1, #6
 8001b70:	4641      	mov	r1, r8
 8001b72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b76:	4641      	mov	r1, r8
 8001b78:	018a      	lsls	r2, r1, #6
 8001b7a:	4641      	mov	r1, r8
 8001b7c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b80:	4649      	mov	r1, r9
 8001b82:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b92:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b9a:	4692      	mov	sl, r2
 8001b9c:	469b      	mov	fp, r3
 8001b9e:	4623      	mov	r3, r4
 8001ba0:	eb1a 0303 	adds.w	r3, sl, r3
 8001ba4:	623b      	str	r3, [r7, #32]
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	eb4b 0303 	adc.w	r3, fp, r3
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bae:	f04f 0200 	mov.w	r2, #0
 8001bb2:	f04f 0300 	mov.w	r3, #0
 8001bb6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001bba:	4629      	mov	r1, r5
 8001bbc:	028b      	lsls	r3, r1, #10
 8001bbe:	4621      	mov	r1, r4
 8001bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bc4:	4621      	mov	r1, r4
 8001bc6:	028a      	lsls	r2, r1, #10
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8001bd4:	677a      	str	r2, [r7, #116]	@ 0x74
 8001bd6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001bda:	f7fe fb79 	bl	80002d0 <__aeabi_uldivmod>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4613      	mov	r3, r2
 8001be4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001be8:	4b41      	ldr	r3, [pc, #260]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	0c1b      	lsrs	r3, r3, #16
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001bfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001bfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c0a:	e0eb      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c0c:	4b38      	ldr	r3, [pc, #224]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c18:	4b35      	ldr	r3, [pc, #212]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d06b      	beq.n	8001cfc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c24:	4b32      	ldr	r3, [pc, #200]	@ (8001cf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	099b      	lsrs	r3, r3, #6
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001c2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001c30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c36:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c38:	2300      	movs	r3, #0
 8001c3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001c40:	4622      	mov	r2, r4
 8001c42:	462b      	mov	r3, r5
 8001c44:	f04f 0000 	mov.w	r0, #0
 8001c48:	f04f 0100 	mov.w	r1, #0
 8001c4c:	0159      	lsls	r1, r3, #5
 8001c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c52:	0150      	lsls	r0, r2, #5
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4621      	mov	r1, r4
 8001c5a:	1a51      	subs	r1, r2, r1
 8001c5c:	61b9      	str	r1, [r7, #24]
 8001c5e:	4629      	mov	r1, r5
 8001c60:	eb63 0301 	sbc.w	r3, r3, r1
 8001c64:	61fb      	str	r3, [r7, #28]
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c72:	4659      	mov	r1, fp
 8001c74:	018b      	lsls	r3, r1, #6
 8001c76:	4651      	mov	r1, sl
 8001c78:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c7c:	4651      	mov	r1, sl
 8001c7e:	018a      	lsls	r2, r1, #6
 8001c80:	4651      	mov	r1, sl
 8001c82:	ebb2 0801 	subs.w	r8, r2, r1
 8001c86:	4659      	mov	r1, fp
 8001c88:	eb63 0901 	sbc.w	r9, r3, r1
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ca0:	4690      	mov	r8, r2
 8001ca2:	4699      	mov	r9, r3
 8001ca4:	4623      	mov	r3, r4
 8001ca6:	eb18 0303 	adds.w	r3, r8, r3
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	462b      	mov	r3, r5
 8001cae:	eb49 0303 	adc.w	r3, r9, r3
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	f04f 0300 	mov.w	r3, #0
 8001cbc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001cc0:	4629      	mov	r1, r5
 8001cc2:	024b      	lsls	r3, r1, #9
 8001cc4:	4621      	mov	r1, r4
 8001cc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cca:	4621      	mov	r1, r4
 8001ccc:	024a      	lsls	r2, r1, #9
 8001cce:	4610      	mov	r0, r2
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001cda:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001cdc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001ce0:	f7fe faf6 	bl	80002d0 <__aeabi_uldivmod>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4613      	mov	r3, r2
 8001cea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cee:	e065      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0x420>
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	00f42400 	.word	0x00f42400
 8001cf8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8001df4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	099b      	lsrs	r3, r3, #6
 8001d02:	2200      	movs	r2, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	4611      	mov	r1, r2
 8001d08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d0e:	2300      	movs	r3, #0
 8001d10:	657b      	str	r3, [r7, #84]	@ 0x54
 8001d12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001d16:	4642      	mov	r2, r8
 8001d18:	464b      	mov	r3, r9
 8001d1a:	f04f 0000 	mov.w	r0, #0
 8001d1e:	f04f 0100 	mov.w	r1, #0
 8001d22:	0159      	lsls	r1, r3, #5
 8001d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d28:	0150      	lsls	r0, r2, #5
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	4641      	mov	r1, r8
 8001d30:	1a51      	subs	r1, r2, r1
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	4649      	mov	r1, r9
 8001d36:	eb63 0301 	sbc.w	r3, r3, r1
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001d48:	4659      	mov	r1, fp
 8001d4a:	018b      	lsls	r3, r1, #6
 8001d4c:	4651      	mov	r1, sl
 8001d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d52:	4651      	mov	r1, sl
 8001d54:	018a      	lsls	r2, r1, #6
 8001d56:	4651      	mov	r1, sl
 8001d58:	1a54      	subs	r4, r2, r1
 8001d5a:	4659      	mov	r1, fp
 8001d5c:	eb63 0501 	sbc.w	r5, r3, r1
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	00eb      	lsls	r3, r5, #3
 8001d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d6e:	00e2      	lsls	r2, r4, #3
 8001d70:	4614      	mov	r4, r2
 8001d72:	461d      	mov	r5, r3
 8001d74:	4643      	mov	r3, r8
 8001d76:	18e3      	adds	r3, r4, r3
 8001d78:	603b      	str	r3, [r7, #0]
 8001d7a:	464b      	mov	r3, r9
 8001d7c:	eb45 0303 	adc.w	r3, r5, r3
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	f04f 0300 	mov.w	r3, #0
 8001d8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d8e:	4629      	mov	r1, r5
 8001d90:	028b      	lsls	r3, r1, #10
 8001d92:	4621      	mov	r1, r4
 8001d94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d98:	4621      	mov	r1, r4
 8001d9a:	028a      	lsls	r2, r1, #10
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001da4:	2200      	movs	r2, #0
 8001da6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001da8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001daa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001dae:	f7fe fa8f 	bl	80002d0 <__aeabi_uldivmod>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4613      	mov	r3, r2
 8001db8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	0f1b      	lsrs	r3, r3, #28
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001dce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001dda:	e003      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001dde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001de2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001de4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	37b8      	adds	r7, #184	@ 0xb8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	00f42400 	.word	0x00f42400

08001dfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e28d      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 8083 	beq.w	8001f22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e1c:	4b94      	ldr	r3, [pc, #592]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 030c 	and.w	r3, r3, #12
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d019      	beq.n	8001e5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e28:	4b91      	ldr	r3, [pc, #580]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e34:	4b8e      	ldr	r3, [pc, #568]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e40:	d00c      	beq.n	8001e5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e42:	4b8b      	ldr	r3, [pc, #556]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e4a:	2b0c      	cmp	r3, #12
 8001e4c:	d112      	bne.n	8001e74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e4e:	4b88      	ldr	r3, [pc, #544]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e5a:	d10b      	bne.n	8001e74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5c:	4b84      	ldr	r3, [pc, #528]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d05b      	beq.n	8001f20 <HAL_RCC_OscConfig+0x124>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d157      	bne.n	8001f20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e25a      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e7c:	d106      	bne.n	8001e8c <HAL_RCC_OscConfig+0x90>
 8001e7e:	4b7c      	ldr	r3, [pc, #496]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a7b      	ldr	r2, [pc, #492]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	e01d      	b.n	8001ec8 <HAL_RCC_OscConfig+0xcc>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0xb4>
 8001e96:	4b76      	ldr	r3, [pc, #472]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a75      	ldr	r2, [pc, #468]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001e9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b73      	ldr	r3, [pc, #460]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a72      	ldr	r2, [pc, #456]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e00b      	b.n	8001ec8 <HAL_RCC_OscConfig+0xcc>
 8001eb0:	4b6f      	ldr	r3, [pc, #444]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a6e      	ldr	r2, [pc, #440]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	4b6c      	ldr	r3, [pc, #432]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a6b      	ldr	r2, [pc, #428]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ec6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d013      	beq.n	8001ef8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed0:	f7ff f942 	bl	8001158 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff f93e 	bl	8001158 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	@ 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e21f      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	4b61      	ldr	r3, [pc, #388]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d0f0      	beq.n	8001ed8 <HAL_RCC_OscConfig+0xdc>
 8001ef6:	e014      	b.n	8001f22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef8:	f7ff f92e 	bl	8001158 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f00:	f7ff f92a 	bl	8001158 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b64      	cmp	r3, #100	@ 0x64
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e20b      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f12:	4b57      	ldr	r3, [pc, #348]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x104>
 8001f1e:	e000      	b.n	8001f22 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d06f      	beq.n	800200e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f2e:	4b50      	ldr	r3, [pc, #320]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d017      	beq.n	8001f6a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f3a:	4b4d      	ldr	r3, [pc, #308]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8001f42:	2b08      	cmp	r3, #8
 8001f44:	d105      	bne.n	8001f52 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f46:	4b4a      	ldr	r3, [pc, #296]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00b      	beq.n	8001f6a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f52:	4b47      	ldr	r3, [pc, #284]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f5a:	2b0c      	cmp	r3, #12
 8001f5c:	d11c      	bne.n	8001f98 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5e:	4b44      	ldr	r3, [pc, #272]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d116      	bne.n	8001f98 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6a:	4b41      	ldr	r3, [pc, #260]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <HAL_RCC_OscConfig+0x186>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d001      	beq.n	8001f82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e1d3      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f82:	4b3b      	ldr	r3, [pc, #236]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	4937      	ldr	r1, [pc, #220]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f96:	e03a      	b.n	800200e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d020      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa0:	4b34      	ldr	r3, [pc, #208]	@ (8002074 <HAL_RCC_OscConfig+0x278>)
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa6:	f7ff f8d7 	bl	8001158 <HAL_GetTick>
 8001faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fac:	e008      	b.n	8001fc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fae:	f7ff f8d3 	bl	8001158 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e1b4      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0f0      	beq.n	8001fae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fcc:	4b28      	ldr	r3, [pc, #160]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4925      	ldr	r1, [pc, #148]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	600b      	str	r3, [r1, #0]
 8001fe0:	e015      	b.n	800200e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe2:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <HAL_RCC_OscConfig+0x278>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff f8b6 	bl	8001158 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff0:	f7ff f8b2 	bl	8001158 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e193      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d036      	beq.n	8002088 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d016      	beq.n	8002050 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002022:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <HAL_RCC_OscConfig+0x27c>)
 8002024:	2201      	movs	r2, #1
 8002026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002028:	f7ff f896 	bl	8001158 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002030:	f7ff f892 	bl	8001158 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e173      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002042:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8002044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d0f0      	beq.n	8002030 <HAL_RCC_OscConfig+0x234>
 800204e:	e01b      	b.n	8002088 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_RCC_OscConfig+0x27c>)
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002056:	f7ff f87f 	bl	8001158 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800205c:	e00e      	b.n	800207c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800205e:	f7ff f87b 	bl	8001158 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d907      	bls.n	800207c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e15c      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
 8002070:	40023800 	.word	0x40023800
 8002074:	42470000 	.word	0x42470000
 8002078:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800207c:	4b8a      	ldr	r3, [pc, #552]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800207e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1ea      	bne.n	800205e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8097 	beq.w	80021c4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209a:	4b83      	ldr	r3, [pc, #524]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10f      	bne.n	80020c6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	4b7f      	ldr	r3, [pc, #508]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a7e      	ldr	r2, [pc, #504]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b7c      	ldr	r3, [pc, #496]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020c2:	2301      	movs	r3, #1
 80020c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c6:	4b79      	ldr	r3, [pc, #484]	@ (80022ac <HAL_RCC_OscConfig+0x4b0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d118      	bne.n	8002104 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020d2:	4b76      	ldr	r3, [pc, #472]	@ (80022ac <HAL_RCC_OscConfig+0x4b0>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a75      	ldr	r2, [pc, #468]	@ (80022ac <HAL_RCC_OscConfig+0x4b0>)
 80020d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020de:	f7ff f83b 	bl	8001158 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e6:	f7ff f837 	bl	8001158 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e118      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f8:	4b6c      	ldr	r3, [pc, #432]	@ (80022ac <HAL_RCC_OscConfig+0x4b0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f0      	beq.n	80020e6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d106      	bne.n	800211a <HAL_RCC_OscConfig+0x31e>
 800210c:	4b66      	ldr	r3, [pc, #408]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800210e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002110:	4a65      	ldr	r2, [pc, #404]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6713      	str	r3, [r2, #112]	@ 0x70
 8002118:	e01c      	b.n	8002154 <HAL_RCC_OscConfig+0x358>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2b05      	cmp	r3, #5
 8002120:	d10c      	bne.n	800213c <HAL_RCC_OscConfig+0x340>
 8002122:	4b61      	ldr	r3, [pc, #388]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002126:	4a60      	ldr	r2, [pc, #384]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6713      	str	r3, [r2, #112]	@ 0x70
 800212e:	4b5e      	ldr	r3, [pc, #376]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002132:	4a5d      	ldr	r2, [pc, #372]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6713      	str	r3, [r2, #112]	@ 0x70
 800213a:	e00b      	b.n	8002154 <HAL_RCC_OscConfig+0x358>
 800213c:	4b5a      	ldr	r3, [pc, #360]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800213e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002140:	4a59      	ldr	r2, [pc, #356]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002142:	f023 0301 	bic.w	r3, r3, #1
 8002146:	6713      	str	r3, [r2, #112]	@ 0x70
 8002148:	4b57      	ldr	r3, [pc, #348]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800214a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800214c:	4a56      	ldr	r2, [pc, #344]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800214e:	f023 0304 	bic.w	r3, r3, #4
 8002152:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d015      	beq.n	8002188 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215c:	f7fe fffc 	bl	8001158 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002162:	e00a      	b.n	800217a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002164:	f7fe fff8 	bl	8001158 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e0d7      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217a:	4b4b      	ldr	r3, [pc, #300]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800217c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d0ee      	beq.n	8002164 <HAL_RCC_OscConfig+0x368>
 8002186:	e014      	b.n	80021b2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002188:	f7fe ffe6 	bl	8001158 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218e:	e00a      	b.n	80021a6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002190:	f7fe ffe2 	bl	8001158 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800219e:	4293      	cmp	r3, r2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e0c1      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a6:	4b40      	ldr	r3, [pc, #256]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80021a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1ee      	bne.n	8002190 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021b2:	7dfb      	ldrb	r3, [r7, #23]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d105      	bne.n	80021c4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b8:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	4a3a      	ldr	r2, [pc, #232]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80021be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80ad 	beq.w	8002328 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021ce:	4b36      	ldr	r3, [pc, #216]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d060      	beq.n	800229c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d145      	bne.n	800226e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e2:	4b33      	ldr	r3, [pc, #204]	@ (80022b0 <HAL_RCC_OscConfig+0x4b4>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7fe ffb6 	bl	8001158 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f0:	f7fe ffb2 	bl	8001158 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e093      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002202:	4b29      	ldr	r3, [pc, #164]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f0      	bne.n	80021f0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69da      	ldr	r2, [r3, #28]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221c:	019b      	lsls	r3, r3, #6
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002224:	085b      	lsrs	r3, r3, #1
 8002226:	3b01      	subs	r3, #1
 8002228:	041b      	lsls	r3, r3, #16
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002230:	061b      	lsls	r3, r3, #24
 8002232:	431a      	orrs	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002238:	071b      	lsls	r3, r3, #28
 800223a:	491b      	ldr	r1, [pc, #108]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 800223c:	4313      	orrs	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <HAL_RCC_OscConfig+0x4b4>)
 8002242:	2201      	movs	r2, #1
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002246:	f7fe ff87 	bl	8001158 <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7fe ff83 	bl	8001158 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e064      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002260:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x452>
 800226c:	e05c      	b.n	8002328 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226e:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <HAL_RCC_OscConfig+0x4b4>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7fe ff70 	bl	8001158 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227c:	f7fe ff6c 	bl	8001158 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e04d      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <HAL_RCC_OscConfig+0x4ac>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x480>
 800229a:	e045      	b.n	8002328 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d107      	bne.n	80022b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e040      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40007000 	.word	0x40007000
 80022b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002334 <HAL_RCC_OscConfig+0x538>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d030      	beq.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d129      	bne.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022da:	429a      	cmp	r2, r3
 80022dc:	d122      	bne.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80022e4:	4013      	ands	r3, r2
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d119      	bne.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022fa:	085b      	lsrs	r3, r3, #1
 80022fc:	3b01      	subs	r3, #1
 80022fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002300:	429a      	cmp	r2, r3
 8002302:	d10f      	bne.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002310:	429a      	cmp	r2, r3
 8002312:	d107      	bne.n	8002324 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002320:	429a      	cmp	r2, r3
 8002322:	d001      	beq.n	8002328 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800

08002338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e041      	b.n	80023ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d106      	bne.n	8002364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe fcf8 	bl	8000d54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f000 f82e 	bl	80023d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a43      	ldr	r2, [pc, #268]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d013      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023f6:	d00f      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a40      	ldr	r2, [pc, #256]	@ (80024fc <TIM_Base_SetConfig+0x124>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d00b      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a3f      	ldr	r2, [pc, #252]	@ (8002500 <TIM_Base_SetConfig+0x128>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d007      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a3e      	ldr	r2, [pc, #248]	@ (8002504 <TIM_Base_SetConfig+0x12c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d003      	beq.n	8002418 <TIM_Base_SetConfig+0x40>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a3d      	ldr	r2, [pc, #244]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d108      	bne.n	800242a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a32      	ldr	r2, [pc, #200]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d02b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002438:	d027      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a2f      	ldr	r2, [pc, #188]	@ (80024fc <TIM_Base_SetConfig+0x124>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d023      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a2e      	ldr	r2, [pc, #184]	@ (8002500 <TIM_Base_SetConfig+0x128>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d01f      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a2d      	ldr	r2, [pc, #180]	@ (8002504 <TIM_Base_SetConfig+0x12c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d01b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a2c      	ldr	r2, [pc, #176]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d017      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a2b      	ldr	r2, [pc, #172]	@ (800250c <TIM_Base_SetConfig+0x134>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d013      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a2a      	ldr	r2, [pc, #168]	@ (8002510 <TIM_Base_SetConfig+0x138>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00f      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a29      	ldr	r2, [pc, #164]	@ (8002514 <TIM_Base_SetConfig+0x13c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d00b      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a28      	ldr	r2, [pc, #160]	@ (8002518 <TIM_Base_SetConfig+0x140>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d007      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a27      	ldr	r2, [pc, #156]	@ (800251c <TIM_Base_SetConfig+0x144>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d003      	beq.n	800248a <TIM_Base_SetConfig+0xb2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a26      	ldr	r2, [pc, #152]	@ (8002520 <TIM_Base_SetConfig+0x148>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d108      	bne.n	800249c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <TIM_Base_SetConfig+0x120>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_Base_SetConfig+0xf2>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a10      	ldr	r2, [pc, #64]	@ (8002508 <TIM_Base_SetConfig+0x130>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d103      	bne.n	80024d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f043 0204 	orr.w	r2, r3, #4
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	601a      	str	r2, [r3, #0]
}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40000400 	.word	0x40000400
 8002500:	40000800 	.word	0x40000800
 8002504:	40000c00 	.word	0x40000c00
 8002508:	40010400 	.word	0x40010400
 800250c:	40014000 	.word	0x40014000
 8002510:	40014400 	.word	0x40014400
 8002514:	40014800 	.word	0x40014800
 8002518:	40001800 	.word	0x40001800
 800251c:	40001c00 	.word	0x40001c00
 8002520:	40002000 	.word	0x40002000

08002524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e042      	b.n	80025bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe fc24 	bl	8000d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2224      	movs	r2, #36	@ 0x24
 8002554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 fa09 	bl	8002980 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800257c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800258c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	@ 0x28
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	4613      	mov	r3, r2
 80025d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d175      	bne.n	80026d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_UART_Transmit+0x2c>
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e06e      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2221      	movs	r2, #33	@ 0x21
 80025fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002602:	f7fe fda9 	bl	8001158 <HAL_GetTick>
 8002606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	88fa      	ldrh	r2, [r7, #6]
 800260c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	88fa      	ldrh	r2, [r7, #6]
 8002612:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800261c:	d108      	bne.n	8002630 <HAL_UART_Transmit+0x6c>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d104      	bne.n	8002630 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	61bb      	str	r3, [r7, #24]
 800262e:	e003      	b.n	8002638 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002638:	e02e      	b.n	8002698 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2200      	movs	r2, #0
 8002642:	2180      	movs	r1, #128	@ 0x80
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f8df 	bl	8002808 <UART_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e03a      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10b      	bne.n	800267a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002670:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	3302      	adds	r3, #2
 8002676:	61bb      	str	r3, [r7, #24]
 8002678:	e007      	b.n	800268a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	781a      	ldrb	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3301      	adds	r3, #1
 8002688:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800268e:	b29b      	uxth	r3, r3
 8002690:	3b01      	subs	r3, #1
 8002692:	b29a      	uxth	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800269c:	b29b      	uxth	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1cb      	bne.n	800263a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2200      	movs	r2, #0
 80026aa:	2140      	movs	r1, #64	@ 0x40
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f8ab 	bl	8002808 <UART_WaitOnFlagUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e006      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	e000      	b.n	80026d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026d0:	2302      	movs	r3, #2
  }
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3720      	adds	r7, #32
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b08a      	sub	sp, #40	@ 0x28
 80026de:	af02      	add	r7, sp, #8
 80026e0:	60f8      	str	r0, [r7, #12]
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	603b      	str	r3, [r7, #0]
 80026e6:	4613      	mov	r3, r2
 80026e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	f040 8081 	bne.w	80027fe <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d002      	beq.n	8002708 <HAL_UART_Receive+0x2e>
 8002702:	88fb      	ldrh	r3, [r7, #6]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e079      	b.n	8002800 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2222      	movs	r2, #34	@ 0x22
 8002716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002720:	f7fe fd1a 	bl	8001158 <HAL_GetTick>
 8002724:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	88fa      	ldrh	r2, [r7, #6]
 800272a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	88fa      	ldrh	r2, [r7, #6]
 8002730:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800273a:	d108      	bne.n	800274e <HAL_UART_Receive+0x74>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d104      	bne.n	800274e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002744:	2300      	movs	r3, #0
 8002746:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	61bb      	str	r3, [r7, #24]
 800274c:	e003      	b.n	8002756 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002752:	2300      	movs	r3, #0
 8002754:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002756:	e047      	b.n	80027e8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2200      	movs	r2, #0
 8002760:	2120      	movs	r1, #32
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f850 	bl	8002808 <UART_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e042      	b.n	8002800 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10c      	bne.n	800279a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	b29b      	uxth	r3, r3
 8002788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800278c:	b29a      	uxth	r2, r3
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	3302      	adds	r3, #2
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	e01f      	b.n	80027da <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027a2:	d007      	beq.n	80027b4 <HAL_UART_Receive+0xda>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d10a      	bne.n	80027c2 <HAL_UART_Receive+0xe8>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d106      	bne.n	80027c2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	701a      	strb	r2, [r3, #0]
 80027c0:	e008      	b.n	80027d4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	3301      	adds	r3, #1
 80027d8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1b2      	bne.n	8002758 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2220      	movs	r2, #32
 80027f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	e000      	b.n	8002800 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
  }
}
 8002800:	4618      	mov	r0, r3
 8002802:	3720      	adds	r7, #32
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	4613      	mov	r3, r2
 8002816:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002818:	e03b      	b.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800281a:	6a3b      	ldr	r3, [r7, #32]
 800281c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002820:	d037      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002822:	f7fe fc99 	bl	8001158 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	6a3a      	ldr	r2, [r7, #32]
 800282e:	429a      	cmp	r2, r3
 8002830:	d302      	bcc.n	8002838 <UART_WaitOnFlagUntilTimeout+0x30>
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e03a      	b.n	80028b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	f003 0304 	and.w	r3, r3, #4
 8002846:	2b00      	cmp	r3, #0
 8002848:	d023      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b80      	cmp	r3, #128	@ 0x80
 800284e:	d020      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b40      	cmp	r3, #64	@ 0x40
 8002854:	d01d      	beq.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0308 	and.w	r3, r3, #8
 8002860:	2b08      	cmp	r3, #8
 8002862:	d116      	bne.n	8002892 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 f81d 	bl	80028ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2208      	movs	r2, #8
 8002884:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e00f      	b.n	80028b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4013      	ands	r3, r2
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	429a      	cmp	r2, r3
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	461a      	mov	r2, r3
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d0b4      	beq.n	800281a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b095      	sub	sp, #84	@ 0x54
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	330c      	adds	r3, #12
 80028c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028cc:	e853 3f00 	ldrex	r3, [r3]
 80028d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80028d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	330c      	adds	r3, #12
 80028e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80028e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80028e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028ea:	e841 2300 	strex	r3, r2, [r1]
 80028ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80028f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1e5      	bne.n	80028c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	3314      	adds	r3, #20
 80028fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fe:	6a3b      	ldr	r3, [r7, #32]
 8002900:	e853 3f00 	ldrex	r3, [r3]
 8002904:	61fb      	str	r3, [r7, #28]
   return(result);
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	f023 0301 	bic.w	r3, r3, #1
 800290c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3314      	adds	r3, #20
 8002914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002916:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002918:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800291c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800291e:	e841 2300 	strex	r3, r2, [r1]
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1e5      	bne.n	80028f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	2b01      	cmp	r3, #1
 8002930:	d119      	bne.n	8002966 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	330c      	adds	r3, #12
 8002938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	e853 3f00 	ldrex	r3, [r3]
 8002940:	60bb      	str	r3, [r7, #8]
   return(result);
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f023 0310 	bic.w	r3, r3, #16
 8002948:	647b      	str	r3, [r7, #68]	@ 0x44
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	330c      	adds	r3, #12
 8002950:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002952:	61ba      	str	r2, [r7, #24]
 8002954:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002956:	6979      	ldr	r1, [r7, #20]
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	e841 2300 	strex	r3, r2, [r1]
 800295e:	613b      	str	r3, [r7, #16]
   return(result);
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1e5      	bne.n	8002932 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2220      	movs	r2, #32
 800296a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002974:	bf00      	nop
 8002976:	3754      	adds	r7, #84	@ 0x54
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002984:	b0c0      	sub	sp, #256	@ 0x100
 8002986:	af00      	add	r7, sp, #0
 8002988:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800298c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800299c:	68d9      	ldr	r1, [r3, #12]
 800299e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	ea40 0301 	orr.w	r3, r0, r1
 80029a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	431a      	orrs	r2, r3
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	431a      	orrs	r2, r3
 80029c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80029cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80029d8:	f021 010c 	bic.w	r1, r1, #12
 80029dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80029e6:	430b      	orrs	r3, r1
 80029e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80029f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029fa:	6999      	ldr	r1, [r3, #24]
 80029fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	ea40 0301 	orr.w	r3, r0, r1
 8002a06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4b8f      	ldr	r3, [pc, #572]	@ (8002c4c <UART_SetConfig+0x2cc>)
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d005      	beq.n	8002a20 <UART_SetConfig+0xa0>
 8002a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4b8d      	ldr	r3, [pc, #564]	@ (8002c50 <UART_SetConfig+0x2d0>)
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d104      	bne.n	8002a2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a20:	f7fe ffa8 	bl	8001974 <HAL_RCC_GetPCLK2Freq>
 8002a24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002a28:	e003      	b.n	8002a32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a2a:	f7fe ff8f 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 8002a2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a3c:	f040 810c 	bne.w	8002c58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a44:	2200      	movs	r2, #0
 8002a46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002a4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002a4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002a52:	4622      	mov	r2, r4
 8002a54:	462b      	mov	r3, r5
 8002a56:	1891      	adds	r1, r2, r2
 8002a58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002a5a:	415b      	adcs	r3, r3
 8002a5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002a62:	4621      	mov	r1, r4
 8002a64:	eb12 0801 	adds.w	r8, r2, r1
 8002a68:	4629      	mov	r1, r5
 8002a6a:	eb43 0901 	adc.w	r9, r3, r1
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	f04f 0300 	mov.w	r3, #0
 8002a76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a82:	4690      	mov	r8, r2
 8002a84:	4699      	mov	r9, r3
 8002a86:	4623      	mov	r3, r4
 8002a88:	eb18 0303 	adds.w	r3, r8, r3
 8002a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002a90:	462b      	mov	r3, r5
 8002a92:	eb49 0303 	adc.w	r3, r9, r3
 8002a96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002aa6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002aaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002aae:	460b      	mov	r3, r1
 8002ab0:	18db      	adds	r3, r3, r3
 8002ab2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	eb42 0303 	adc.w	r3, r2, r3
 8002aba:	657b      	str	r3, [r7, #84]	@ 0x54
 8002abc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002ac0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002ac4:	f7fd fc04 	bl	80002d0 <__aeabi_uldivmod>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4b61      	ldr	r3, [pc, #388]	@ (8002c54 <UART_SetConfig+0x2d4>)
 8002ace:	fba3 2302 	umull	r2, r3, r3, r2
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	011c      	lsls	r4, r3, #4
 8002ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ada:	2200      	movs	r2, #0
 8002adc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ae0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002ae4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002ae8:	4642      	mov	r2, r8
 8002aea:	464b      	mov	r3, r9
 8002aec:	1891      	adds	r1, r2, r2
 8002aee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002af0:	415b      	adcs	r3, r3
 8002af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002af4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002af8:	4641      	mov	r1, r8
 8002afa:	eb12 0a01 	adds.w	sl, r2, r1
 8002afe:	4649      	mov	r1, r9
 8002b00:	eb43 0b01 	adc.w	fp, r3, r1
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b18:	4692      	mov	sl, r2
 8002b1a:	469b      	mov	fp, r3
 8002b1c:	4643      	mov	r3, r8
 8002b1e:	eb1a 0303 	adds.w	r3, sl, r3
 8002b22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b26:	464b      	mov	r3, r9
 8002b28:	eb4b 0303 	adc.w	r3, fp, r3
 8002b2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002b40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002b44:	460b      	mov	r3, r1
 8002b46:	18db      	adds	r3, r3, r3
 8002b48:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	eb42 0303 	adc.w	r3, r2, r3
 8002b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002b56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002b5a:	f7fd fbb9 	bl	80002d0 <__aeabi_uldivmod>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4611      	mov	r1, r2
 8002b64:	4b3b      	ldr	r3, [pc, #236]	@ (8002c54 <UART_SetConfig+0x2d4>)
 8002b66:	fba3 2301 	umull	r2, r3, r3, r1
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2264      	movs	r2, #100	@ 0x64
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	1acb      	subs	r3, r1, r3
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002b7a:	4b36      	ldr	r3, [pc, #216]	@ (8002c54 <UART_SetConfig+0x2d4>)
 8002b7c:	fba3 2302 	umull	r2, r3, r3, r2
 8002b80:	095b      	lsrs	r3, r3, #5
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002b88:	441c      	add	r4, r3
 8002b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002b98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002b9c:	4642      	mov	r2, r8
 8002b9e:	464b      	mov	r3, r9
 8002ba0:	1891      	adds	r1, r2, r2
 8002ba2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ba4:	415b      	adcs	r3, r3
 8002ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ba8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002bac:	4641      	mov	r1, r8
 8002bae:	1851      	adds	r1, r2, r1
 8002bb0:	6339      	str	r1, [r7, #48]	@ 0x30
 8002bb2:	4649      	mov	r1, r9
 8002bb4:	414b      	adcs	r3, r1
 8002bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002bc4:	4659      	mov	r1, fp
 8002bc6:	00cb      	lsls	r3, r1, #3
 8002bc8:	4651      	mov	r1, sl
 8002bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bce:	4651      	mov	r1, sl
 8002bd0:	00ca      	lsls	r2, r1, #3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4642      	mov	r2, r8
 8002bda:	189b      	adds	r3, r3, r2
 8002bdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002be0:	464b      	mov	r3, r9
 8002be2:	460a      	mov	r2, r1
 8002be4:	eb42 0303 	adc.w	r3, r2, r3
 8002be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002bf8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002bfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002c00:	460b      	mov	r3, r1
 8002c02:	18db      	adds	r3, r3, r3
 8002c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c06:	4613      	mov	r3, r2
 8002c08:	eb42 0303 	adc.w	r3, r2, r3
 8002c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002c16:	f7fd fb5b 	bl	80002d0 <__aeabi_uldivmod>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c54 <UART_SetConfig+0x2d4>)
 8002c20:	fba3 1302 	umull	r1, r3, r3, r2
 8002c24:	095b      	lsrs	r3, r3, #5
 8002c26:	2164      	movs	r1, #100	@ 0x64
 8002c28:	fb01 f303 	mul.w	r3, r1, r3
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	3332      	adds	r3, #50	@ 0x32
 8002c32:	4a08      	ldr	r2, [pc, #32]	@ (8002c54 <UART_SetConfig+0x2d4>)
 8002c34:	fba2 2303 	umull	r2, r3, r2, r3
 8002c38:	095b      	lsrs	r3, r3, #5
 8002c3a:	f003 0207 	and.w	r2, r3, #7
 8002c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4422      	add	r2, r4
 8002c46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c48:	e106      	b.n	8002e58 <UART_SetConfig+0x4d8>
 8002c4a:	bf00      	nop
 8002c4c:	40011000 	.word	0x40011000
 8002c50:	40011400 	.word	0x40011400
 8002c54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002c62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002c66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002c6a:	4642      	mov	r2, r8
 8002c6c:	464b      	mov	r3, r9
 8002c6e:	1891      	adds	r1, r2, r2
 8002c70:	6239      	str	r1, [r7, #32]
 8002c72:	415b      	adcs	r3, r3
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c7a:	4641      	mov	r1, r8
 8002c7c:	1854      	adds	r4, r2, r1
 8002c7e:	4649      	mov	r1, r9
 8002c80:	eb43 0501 	adc.w	r5, r3, r1
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	f04f 0300 	mov.w	r3, #0
 8002c8c:	00eb      	lsls	r3, r5, #3
 8002c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c92:	00e2      	lsls	r2, r4, #3
 8002c94:	4614      	mov	r4, r2
 8002c96:	461d      	mov	r5, r3
 8002c98:	4643      	mov	r3, r8
 8002c9a:	18e3      	adds	r3, r4, r3
 8002c9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ca0:	464b      	mov	r3, r9
 8002ca2:	eb45 0303 	adc.w	r3, r5, r3
 8002ca6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002cb6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	008b      	lsls	r3, r1, #2
 8002cca:	4621      	mov	r1, r4
 8002ccc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cd0:	4621      	mov	r1, r4
 8002cd2:	008a      	lsls	r2, r1, #2
 8002cd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002cd8:	f7fd fafa 	bl	80002d0 <__aeabi_uldivmod>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4b60      	ldr	r3, [pc, #384]	@ (8002e64 <UART_SetConfig+0x4e4>)
 8002ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	011c      	lsls	r4, r3, #4
 8002cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002cf4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002cf8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002cfc:	4642      	mov	r2, r8
 8002cfe:	464b      	mov	r3, r9
 8002d00:	1891      	adds	r1, r2, r2
 8002d02:	61b9      	str	r1, [r7, #24]
 8002d04:	415b      	adcs	r3, r3
 8002d06:	61fb      	str	r3, [r7, #28]
 8002d08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d0c:	4641      	mov	r1, r8
 8002d0e:	1851      	adds	r1, r2, r1
 8002d10:	6139      	str	r1, [r7, #16]
 8002d12:	4649      	mov	r1, r9
 8002d14:	414b      	adcs	r3, r1
 8002d16:	617b      	str	r3, [r7, #20]
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d24:	4659      	mov	r1, fp
 8002d26:	00cb      	lsls	r3, r1, #3
 8002d28:	4651      	mov	r1, sl
 8002d2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d2e:	4651      	mov	r1, sl
 8002d30:	00ca      	lsls	r2, r1, #3
 8002d32:	4610      	mov	r0, r2
 8002d34:	4619      	mov	r1, r3
 8002d36:	4603      	mov	r3, r0
 8002d38:	4642      	mov	r2, r8
 8002d3a:	189b      	adds	r3, r3, r2
 8002d3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002d40:	464b      	mov	r3, r9
 8002d42:	460a      	mov	r2, r1
 8002d44:	eb42 0303 	adc.w	r3, r2, r3
 8002d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002d64:	4649      	mov	r1, r9
 8002d66:	008b      	lsls	r3, r1, #2
 8002d68:	4641      	mov	r1, r8
 8002d6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d6e:	4641      	mov	r1, r8
 8002d70:	008a      	lsls	r2, r1, #2
 8002d72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002d76:	f7fd faab 	bl	80002d0 <__aeabi_uldivmod>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4b38      	ldr	r3, [pc, #224]	@ (8002e64 <UART_SetConfig+0x4e4>)
 8002d82:	fba3 2301 	umull	r2, r3, r3, r1
 8002d86:	095b      	lsrs	r3, r3, #5
 8002d88:	2264      	movs	r2, #100	@ 0x64
 8002d8a:	fb02 f303 	mul.w	r3, r2, r3
 8002d8e:	1acb      	subs	r3, r1, r3
 8002d90:	011b      	lsls	r3, r3, #4
 8002d92:	3332      	adds	r3, #50	@ 0x32
 8002d94:	4a33      	ldr	r2, [pc, #204]	@ (8002e64 <UART_SetConfig+0x4e4>)
 8002d96:	fba2 2303 	umull	r2, r3, r2, r3
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002da0:	441c      	add	r4, r3
 8002da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002da6:	2200      	movs	r2, #0
 8002da8:	673b      	str	r3, [r7, #112]	@ 0x70
 8002daa:	677a      	str	r2, [r7, #116]	@ 0x74
 8002dac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002db0:	4642      	mov	r2, r8
 8002db2:	464b      	mov	r3, r9
 8002db4:	1891      	adds	r1, r2, r2
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	415b      	adcs	r3, r3
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dc0:	4641      	mov	r1, r8
 8002dc2:	1851      	adds	r1, r2, r1
 8002dc4:	6039      	str	r1, [r7, #0]
 8002dc6:	4649      	mov	r1, r9
 8002dc8:	414b      	adcs	r3, r1
 8002dca:	607b      	str	r3, [r7, #4]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002dd8:	4659      	mov	r1, fp
 8002dda:	00cb      	lsls	r3, r1, #3
 8002ddc:	4651      	mov	r1, sl
 8002dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002de2:	4651      	mov	r1, sl
 8002de4:	00ca      	lsls	r2, r1, #3
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	4642      	mov	r2, r8
 8002dee:	189b      	adds	r3, r3, r2
 8002df0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002df2:	464b      	mov	r3, r9
 8002df4:	460a      	mov	r2, r1
 8002df6:	eb42 0303 	adc.w	r3, r2, r3
 8002dfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e06:	667a      	str	r2, [r7, #100]	@ 0x64
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002e14:	4649      	mov	r1, r9
 8002e16:	008b      	lsls	r3, r1, #2
 8002e18:	4641      	mov	r1, r8
 8002e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e1e:	4641      	mov	r1, r8
 8002e20:	008a      	lsls	r2, r1, #2
 8002e22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002e26:	f7fd fa53 	bl	80002d0 <__aeabi_uldivmod>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e64 <UART_SetConfig+0x4e4>)
 8002e30:	fba3 1302 	umull	r1, r3, r3, r2
 8002e34:	095b      	lsrs	r3, r3, #5
 8002e36:	2164      	movs	r1, #100	@ 0x64
 8002e38:	fb01 f303 	mul.w	r3, r1, r3
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	3332      	adds	r3, #50	@ 0x32
 8002e42:	4a08      	ldr	r2, [pc, #32]	@ (8002e64 <UART_SetConfig+0x4e4>)
 8002e44:	fba2 2303 	umull	r2, r3, r2, r3
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	f003 020f 	and.w	r2, r3, #15
 8002e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4422      	add	r2, r4
 8002e56:	609a      	str	r2, [r3, #8]
}
 8002e58:	bf00      	nop
 8002e5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e64:	51eb851f 	.word	0x51eb851f

08002e68 <commands_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool commands_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_commands_model_activations_map, 1, params)) {
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	2101      	movs	r1, #1
 8002e76:	481f      	ldr	r0, [pc, #124]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002e78:	f000 fa46 	bl	8003308 <ai_platform_get_activations_map>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d02d      	beq.n	8002ede <commands_model_configure_activations+0x76>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_150_output_array.data = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002e82:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef8 <commands_model_configure_activations+0x90>)
 8002e88:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor_150_output_array.data_start = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ef8 <commands_model_configure_activations+0x90>)
 8002e90:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_commands_model_activations_map[0] + 132);
 8002e92:	4b18      	ldr	r3, [pc, #96]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	3384      	adds	r3, #132	@ 0x84
 8002e98:	4a18      	ldr	r2, [pc, #96]	@ (8002efc <commands_model_configure_activations+0x94>)
 8002e9a:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_commands_model_activations_map[0] + 132);
 8002e9c:	4b15      	ldr	r3, [pc, #84]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	3384      	adds	r3, #132	@ 0x84
 8002ea2:	4a16      	ldr	r2, [pc, #88]	@ (8002efc <commands_model_configure_activations+0x94>)
 8002ea4:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002ea6:	4b13      	ldr	r3, [pc, #76]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a15      	ldr	r2, [pc, #84]	@ (8002f00 <commands_model_configure_activations+0x98>)
 8002eac:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002eae:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a13      	ldr	r2, [pc, #76]	@ (8002f00 <commands_model_configure_activations+0x98>)
 8002eb4:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_commands_model_activations_map[0] + 64);
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3340      	adds	r3, #64	@ 0x40
 8002ebc:	4a11      	ldr	r2, [pc, #68]	@ (8002f04 <commands_model_configure_activations+0x9c>)
 8002ebe:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_commands_model_activations_map[0] + 64);
 8002ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	3340      	adds	r3, #64	@ 0x40
 8002ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8002f04 <commands_model_configure_activations+0x9c>)
 8002ec8:	60d3      	str	r3, [r2, #12]
    nl_2_output_array.data = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002eca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a0e      	ldr	r2, [pc, #56]	@ (8002f08 <commands_model_configure_activations+0xa0>)
 8002ed0:	6093      	str	r3, [r2, #8]
    nl_2_output_array.data_start = AI_PTR(g_commands_model_activations_map[0] + 0);
 8002ed2:	4b08      	ldr	r3, [pc, #32]	@ (8002ef4 <commands_model_configure_activations+0x8c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8002f08 <commands_model_configure_activations+0xa0>)
 8002ed8:	60d3      	str	r3, [r2, #12]
    return true;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e005      	b.n	8002eea <commands_model_configure_activations+0x82>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8002ede:	2213      	movs	r2, #19
 8002ee0:	2130      	movs	r1, #48	@ 0x30
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fa64 	bl	80033b0 <ai_platform_network_set_error>
  return false;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000674 	.word	0x20000674
 8002ef8:	2000000c 	.word	0x2000000c
 8002efc:	2000001c 	.word	0x2000001c
 8002f00:	2000002c 	.word	0x2000002c
 8002f04:	2000003c 	.word	0x2000003c
 8002f08:	2000004c 	.word	0x2000004c

08002f0c <commands_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool commands_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_commands_model_weights_map, 1, params)) {
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	2101      	movs	r1, #1
 8002f1a:	482b      	ldr	r0, [pc, #172]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f1c:	f000 f9a2 	bl	8003264 <ai_platform_get_weights_map>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d045      	beq.n	8002fb2 <commands_model_configure_weights+0xa6>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8002f26:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <commands_model_configure_weights+0xc0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f2e:	4a27      	ldr	r2, [pc, #156]	@ (8002fcc <commands_model_configure_weights+0xc0>)
 8002f30:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_commands_model_weights_map[0] + 0);
 8002f32:	4b25      	ldr	r3, [pc, #148]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a25      	ldr	r2, [pc, #148]	@ (8002fcc <commands_model_configure_weights+0xc0>)
 8002f38:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_commands_model_weights_map[0] + 0);
 8002f3a:	4b23      	ldr	r3, [pc, #140]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a23      	ldr	r2, [pc, #140]	@ (8002fcc <commands_model_configure_weights+0xc0>)
 8002f40:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8002f42:	4b23      	ldr	r3, [pc, #140]	@ (8002fd0 <commands_model_configure_weights+0xc4>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f4a:	4a21      	ldr	r2, [pc, #132]	@ (8002fd0 <commands_model_configure_weights+0xc4>)
 8002f4c:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_commands_model_weights_map[0] + 2112);
 8002f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 8002f56:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd0 <commands_model_configure_weights+0xc4>)
 8002f58:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_commands_model_weights_map[0] + 2112);
 8002f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f503 6304 	add.w	r3, r3, #2112	@ 0x840
 8002f62:	4a1b      	ldr	r2, [pc, #108]	@ (8002fd0 <commands_model_configure_weights+0xc4>)
 8002f64:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8002f66:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd4 <commands_model_configure_weights+0xc8>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f6e:	4a19      	ldr	r2, [pc, #100]	@ (8002fd4 <commands_model_configure_weights+0xc8>)
 8002f70:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_commands_model_weights_map[0] + 2176);
 8002f72:	4b15      	ldr	r3, [pc, #84]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f503 6308 	add.w	r3, r3, #2176	@ 0x880
 8002f7a:	4a16      	ldr	r2, [pc, #88]	@ (8002fd4 <commands_model_configure_weights+0xc8>)
 8002f7c:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_commands_model_weights_map[0] + 2176);
 8002f7e:	4b12      	ldr	r3, [pc, #72]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f503 6308 	add.w	r3, r3, #2176	@ 0x880
 8002f86:	4a13      	ldr	r2, [pc, #76]	@ (8002fd4 <commands_model_configure_weights+0xc8>)
 8002f88:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8002f8a:	4b13      	ldr	r3, [pc, #76]	@ (8002fd8 <commands_model_configure_weights+0xcc>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f92:	4a11      	ldr	r2, [pc, #68]	@ (8002fd8 <commands_model_configure_weights+0xcc>)
 8002f94:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_commands_model_weights_map[0] + 2368);
 8002f96:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f503 6314 	add.w	r3, r3, #2368	@ 0x940
 8002f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002fd8 <commands_model_configure_weights+0xcc>)
 8002fa0:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_commands_model_weights_map[0] + 2368);
 8002fa2:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <commands_model_configure_weights+0xbc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f503 6314 	add.w	r3, r3, #2368	@ 0x940
 8002faa:	4a0b      	ldr	r2, [pc, #44]	@ (8002fd8 <commands_model_configure_weights+0xcc>)
 8002fac:	60d3      	str	r3, [r2, #12]
    return true;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e005      	b.n	8002fbe <commands_model_configure_weights+0xb2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8002fb2:	2212      	movs	r2, #18
 8002fb4:	2130      	movs	r1, #48	@ 0x30
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f9fa 	bl	80033b0 <ai_platform_network_set_error>
  return false;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20000678 	.word	0x20000678
 8002fcc:	2000005c 	.word	0x2000005c
 8002fd0:	2000006c 	.word	0x2000006c
 8002fd4:	2000007c 	.word	0x2000007c
 8002fd8:	2000008c 	.word	0x2000008c

08002fdc <ai_commands_model_create>:


AI_API_ENTRY
ai_error ai_commands_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	9301      	str	r3, [sp, #4]
 8002fea:	2305      	movs	r3, #5
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	2301      	movs	r3, #1
 8002ff0:	4a04      	ldr	r2, [pc, #16]	@ (8003004 <ai_commands_model_create+0x28>)
 8002ff2:	6839      	ldr	r1, [r7, #0]
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fac9 	bl	800358c <ai_platform_network_create>
 8002ffa:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	200004b4 	.word	0x200004b4

08003008 <ai_commands_model_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_commands_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d104      	bne.n	8003022 <ai_commands_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <ai_commands_model_inputs_get+0x2c>)
 800301a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a06      	ldr	r2, [pc, #24]	@ (8003038 <ai_commands_model_inputs_get+0x30>)
 8003020:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003022:	6839      	ldr	r1, [r7, #0]
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f9c9 	bl	80033bc <ai_platform_inputs_get>
 800302a:	4603      	mov	r3, r0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	200004b4 	.word	0x200004b4
 8003038:	a1c00100 	.word	0xa1c00100

0800303c <ai_commands_model_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_commands_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d104      	bne.n	8003056 <ai_commands_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <ai_commands_model_outputs_get+0x2c>)
 800304e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a06      	ldr	r2, [pc, #24]	@ (800306c <ai_commands_model_outputs_get+0x30>)
 8003054:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8003056:	6839      	ldr	r1, [r7, #0]
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fa25 	bl	80034a8 <ai_platform_outputs_get>
 800305e:	4603      	mov	r3, r0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	200004b4 	.word	0x200004b4
 800306c:	a1c00100 	.word	0xa1c00100

08003070 <ai_commands_model_init>:


AI_API_ENTRY
ai_bool ai_commands_model_init(
  ai_handle network, const ai_network_params* params)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800307a:	6839      	ldr	r1, [r7, #0]
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fac7 	bl	8003610 <ai_platform_network_init>
 8003082:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8003084:	2301      	movs	r3, #1
 8003086:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <ai_commands_model_init+0x22>
 800308e:	2300      	movs	r3, #0
 8003090:	e026      	b.n	80030e0 <ai_commands_model_init+0x70>
  ok &= commands_model_configure_weights(net_ctx, params);
 8003092:	6839      	ldr	r1, [r7, #0]
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f7ff ff39 	bl	8002f0c <commands_model_configure_weights>
 800309a:	4603      	mov	r3, r0
 800309c:	461a      	mov	r2, r3
 800309e:	7afb      	ldrb	r3, [r7, #11]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	72fb      	strb	r3, [r7, #11]
  ok &= commands_model_configure_activations(net_ctx, params);
 80030ac:	6839      	ldr	r1, [r7, #0]
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f7ff feda 	bl	8002e68 <commands_model_configure_activations>
 80030b4:	4603      	mov	r3, r0
 80030b6:	461a      	mov	r2, r3
 80030b8:	7afb      	ldrb	r3, [r7, #11]
 80030ba:	4013      	ands	r3, r2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf14      	ite	ne
 80030c0:	2301      	movne	r3, #1
 80030c2:	2300      	moveq	r3, #0
 80030c4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fb3a 	bl	8003740 <ai_platform_network_post_init>
 80030cc:	4603      	mov	r3, r0
 80030ce:	461a      	mov	r2, r3
 80030d0:	7afb      	ldrb	r3, [r7, #11]
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	bf14      	ite	ne
 80030d8:	2301      	movne	r3, #1
 80030da:	2300      	moveq	r3, #0
 80030dc:	72fb      	strb	r3, [r7, #11]

  return ok;
 80030de:	7afb      	ldrb	r3, [r7, #11]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <ai_commands_model_run>:


AI_API_ENTRY
ai_i32 ai_commands_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 fb4f 	bl	800379c <ai_platform_network_process>
 80030fe:	4603      	mov	r3, r0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <ai_commands_model_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_commands_model_data_activations_buffer_get(const ai_handle ptr)
{
 8003108:	b4b0      	push	{r4, r5, r7}
 800310a:	b08f      	sub	sp, #60	@ 0x3c
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8003112:	4b15      	ldr	r3, [pc, #84]	@ (8003168 <ai_commands_model_data_activations_buffer_get+0x60>)
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	623b      	str	r3, [r7, #32]
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
 800311e:	2300      	movs	r3, #0
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003122:	23c4      	movs	r3, #196	@ 0xc4
 8003124:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003126:	2301      	movs	r3, #1
 8003128:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800312c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312e:	2204      	movs	r2, #4
 8003130:	f362 231f 	bfi	r3, r2, #8, #24
 8003134:	633b      	str	r3, [r7, #48]	@ 0x30
 8003136:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <ai_commands_model_data_activations_buffer_get+0x64>)
 8003138:	f107 040c 	add.w	r4, r7, #12
 800313c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800313e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003142:	f107 030c 	add.w	r3, r7, #12
 8003146:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_COMMANDS_MODEL_DATA_ACTIVATIONS_SIZE, 1, AI_COMMANDS_MODEL_DATA_ACTIVATIONS_COUNT),
    AI_COMMANDS_MODEL_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	461d      	mov	r5, r3
 800314c:	f107 041c 	add.w	r4, r7, #28
 8003150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003154:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003158:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	373c      	adds	r7, #60	@ 0x3c
 8003160:	46bd      	mov	sp, r7
 8003162:	bcb0      	pop	{r4, r5, r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	00040440 	.word	0x00040440
 800316c:	08006494 	.word	0x08006494

08003170 <ai_commands_model_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_commands_model_data_weights_buffer_get(const ai_handle ptr)
{
 8003170:	b4b0      	push	{r4, r5, r7}
 8003172:	b08f      	sub	sp, #60	@ 0x3c
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800317a:	4b15      	ldr	r3, [pc, #84]	@ (80031d0 <ai_commands_model_data_weights_buffer_get+0x60>)
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	623b      	str	r3, [r7, #32]
 8003182:	2300      	movs	r3, #0
 8003184:	627b      	str	r3, [r7, #36]	@ 0x24
 8003186:	2300      	movs	r3, #0
 8003188:	62bb      	str	r3, [r7, #40]	@ 0x28
 800318a:	f640 134c 	movw	r3, #2380	@ 0x94c
 800318e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003190:	2301      	movs	r3, #1
 8003192:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8003196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003198:	2204      	movs	r2, #4
 800319a:	f362 231f 	bfi	r3, r2, #8, #24
 800319e:	633b      	str	r3, [r7, #48]	@ 0x30
 80031a0:	4b0c      	ldr	r3, [pc, #48]	@ (80031d4 <ai_commands_model_data_weights_buffer_get+0x64>)
 80031a2:	f107 040c 	add.w	r4, r7, #12
 80031a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80031ac:	f107 030c 	add.w	r3, r7, #12
 80031b0:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_COMMANDS_MODEL_DATA_WEIGHTS_SIZE, 1, AI_COMMANDS_MODEL_DATA_WEIGHTS_COUNT),
    AI_COMMANDS_MODEL_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	461d      	mov	r5, r3
 80031b6:	f107 041c 	add.w	r4, r7, #28
 80031ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031be:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031c2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	373c      	adds	r7, #60	@ 0x3c
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bcb0      	pop	{r4, r5, r7}
 80031ce:	4770      	bx	lr
 80031d0:	40040440 	.word	0x40040440
 80031d4:	080064a4 	.word	0x080064a4

080031d8 <ai_commands_model_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_commands_model_data_weights_get(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_commands_model_weights_table);
 80031dc:	4b02      	ldr	r3, [pc, #8]	@ (80031e8 <ai_commands_model_data_weights_get+0x10>)

}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	20000558 	.word	0x20000558

080031ec <ai_buffer_get_size>:
 80031ec:	b360      	cbz	r0, 8003248 <ai_buffer_get_size+0x5c>
 80031ee:	b430      	push	{r4, r5}
 80031f0:	6803      	ldr	r3, [r0, #0]
 80031f2:	4d16      	ldr	r5, [pc, #88]	@ (800324c <ai_buffer_get_size+0x60>)
 80031f4:	6984      	ldr	r4, [r0, #24]
 80031f6:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80031fa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80031fe:	42ab      	cmp	r3, r5
 8003200:	6862      	ldr	r2, [r4, #4]
 8003202:	d01b      	beq.n	800323c <ai_buffer_get_size+0x50>
 8003204:	7d03      	ldrb	r3, [r0, #20]
 8003206:	6941      	ldr	r1, [r0, #20]
 8003208:	f1a3 0301 	sub.w	r3, r3, #1
 800320c:	fab3 f383 	clz	r3, r3
 8003210:	095b      	lsrs	r3, r3, #5
 8003212:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003216:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800321a:	da0b      	bge.n	8003234 <ai_buffer_get_size+0x48>
 800321c:	2b01      	cmp	r3, #1
 800321e:	d102      	bne.n	8003226 <ai_buffer_get_size+0x3a>
 8003220:	2802      	cmp	r0, #2
 8003222:	d007      	beq.n	8003234 <ai_buffer_get_size+0x48>
 8003224:	2302      	movs	r3, #2
 8003226:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800322a:	3301      	adds	r3, #1
 800322c:	4298      	cmp	r0, r3
 800322e:	fb01 f202 	mul.w	r2, r1, r2
 8003232:	d1f3      	bne.n	800321c <ai_buffer_get_size+0x30>
 8003234:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003238:	bc30      	pop	{r4, r5}
 800323a:	4770      	bx	lr
 800323c:	2900      	cmp	r1, #0
 800323e:	d0e1      	beq.n	8003204 <ai_buffer_get_size+0x18>
 8003240:	321f      	adds	r2, #31
 8003242:	f022 021f 	bic.w	r2, r2, #31
 8003246:	e7dd      	b.n	8003204 <ai_buffer_get_size+0x18>
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	000400c0 	.word	0x000400c0

08003250 <ai_buffer_array_sane>:
 8003250:	b138      	cbz	r0, 8003262 <ai_buffer_array_sane+0x12>
 8003252:	6843      	ldr	r3, [r0, #4]
 8003254:	b123      	cbz	r3, 8003260 <ai_buffer_array_sane+0x10>
 8003256:	8840      	ldrh	r0, [r0, #2]
 8003258:	3800      	subs	r0, #0
 800325a:	bf18      	it	ne
 800325c:	2001      	movne	r0, #1
 800325e:	4770      	bx	lr
 8003260:	4618      	mov	r0, r3
 8003262:	4770      	bx	lr

08003264 <ai_platform_get_weights_map>:
 8003264:	b1f2      	cbz	r2, 80032a4 <ai_platform_get_weights_map+0x40>
 8003266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003268:	4605      	mov	r5, r0
 800326a:	b1c8      	cbz	r0, 80032a0 <ai_platform_get_weights_map+0x3c>
 800326c:	460c      	mov	r4, r1
 800326e:	b1b9      	cbz	r1, 80032a0 <ai_platform_get_weights_map+0x3c>
 8003270:	4b24      	ldr	r3, [pc, #144]	@ (8003304 <ai_platform_get_weights_map+0xa0>)
 8003272:	6811      	ldr	r1, [r2, #0]
 8003274:	4299      	cmp	r1, r3
 8003276:	4616      	mov	r6, r2
 8003278:	d00b      	beq.n	8003292 <ai_platform_get_weights_map+0x2e>
 800327a:	6856      	ldr	r6, [r2, #4]
 800327c:	b186      	cbz	r6, 80032a0 <ai_platform_get_weights_map+0x3c>
 800327e:	6837      	ldr	r7, [r6, #0]
 8003280:	429f      	cmp	r7, r3
 8003282:	d011      	beq.n	80032a8 <ai_platform_get_weights_map+0x44>
 8003284:	6006      	str	r6, [r0, #0]
 8003286:	f1a4 0001 	sub.w	r0, r4, #1
 800328a:	fab0 f080 	clz	r0, r0
 800328e:	0940      	lsrs	r0, r0, #5
 8003290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003292:	1d10      	adds	r0, r2, #4
 8003294:	f7ff ffdc 	bl	8003250 <ai_buffer_array_sane>
 8003298:	b110      	cbz	r0, 80032a0 <ai_platform_get_weights_map+0x3c>
 800329a:	88f3      	ldrh	r3, [r6, #6]
 800329c:	429c      	cmp	r4, r3
 800329e:	d01b      	beq.n	80032d8 <ai_platform_get_weights_map+0x74>
 80032a0:	2000      	movs	r0, #0
 80032a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032a4:	2000      	movs	r0, #0
 80032a6:	4770      	bx	lr
 80032a8:	4631      	mov	r1, r6
 80032aa:	3804      	subs	r0, #4
 80032ac:	2300      	movs	r3, #0
 80032ae:	e004      	b.n	80032ba <ai_platform_get_weights_map+0x56>
 80032b0:	3301      	adds	r3, #1
 80032b2:	429c      	cmp	r4, r3
 80032b4:	f840 2f04 	str.w	r2, [r0, #4]!
 80032b8:	d005      	beq.n	80032c6 <ai_platform_get_weights_map+0x62>
 80032ba:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80032be:	42ba      	cmp	r2, r7
 80032c0:	d1f6      	bne.n	80032b0 <ai_platform_get_weights_map+0x4c>
 80032c2:	429c      	cmp	r4, r3
 80032c4:	d1ec      	bne.n	80032a0 <ai_platform_get_weights_map+0x3c>
 80032c6:	3401      	adds	r4, #1
 80032c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003304 <ai_platform_get_weights_map+0xa0>)
 80032ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80032ce:	1ac0      	subs	r0, r0, r3
 80032d0:	fab0 f080 	clz	r0, r0
 80032d4:	0940      	lsrs	r0, r0, #5
 80032d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032d8:	2100      	movs	r1, #0
 80032da:	1f28      	subs	r0, r5, #4
 80032dc:	468c      	mov	ip, r1
 80032de:	e005      	b.n	80032ec <ai_platform_get_weights_map+0x88>
 80032e0:	f10c 0c01 	add.w	ip, ip, #1
 80032e4:	4564      	cmp	r4, ip
 80032e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80032ea:	d005      	beq.n	80032f8 <ai_platform_get_weights_map+0x94>
 80032ec:	68b3      	ldr	r3, [r6, #8]
 80032ee:	440b      	add	r3, r1
 80032f0:	311c      	adds	r1, #28
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f3      	bne.n	80032e0 <ai_platform_get_weights_map+0x7c>
 80032f8:	eba4 000c 	sub.w	r0, r4, ip
 80032fc:	fab0 f080 	clz	r0, r0
 8003300:	0940      	lsrs	r0, r0, #5
 8003302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003304:	a1facade 	.word	0xa1facade

08003308 <ai_platform_get_activations_map>:
 8003308:	b1fa      	cbz	r2, 800334a <ai_platform_get_activations_map+0x42>
 800330a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330c:	4605      	mov	r5, r0
 800330e:	b1d0      	cbz	r0, 8003346 <ai_platform_get_activations_map+0x3e>
 8003310:	460c      	mov	r4, r1
 8003312:	b1c1      	cbz	r1, 8003346 <ai_platform_get_activations_map+0x3e>
 8003314:	4b25      	ldr	r3, [pc, #148]	@ (80033ac <ai_platform_get_activations_map+0xa4>)
 8003316:	6811      	ldr	r1, [r2, #0]
 8003318:	4299      	cmp	r1, r3
 800331a:	4616      	mov	r6, r2
 800331c:	d00b      	beq.n	8003336 <ai_platform_get_activations_map+0x2e>
 800331e:	6a16      	ldr	r6, [r2, #32]
 8003320:	b18e      	cbz	r6, 8003346 <ai_platform_get_activations_map+0x3e>
 8003322:	6837      	ldr	r7, [r6, #0]
 8003324:	429f      	cmp	r7, r3
 8003326:	d012      	beq.n	800334e <ai_platform_get_activations_map+0x46>
 8003328:	6006      	str	r6, [r0, #0]
 800332a:	f1a4 0001 	sub.w	r0, r4, #1
 800332e:	fab0 f080 	clz	r0, r0
 8003332:	0940      	lsrs	r0, r0, #5
 8003334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003336:	f102 000c 	add.w	r0, r2, #12
 800333a:	f7ff ff89 	bl	8003250 <ai_buffer_array_sane>
 800333e:	b110      	cbz	r0, 8003346 <ai_platform_get_activations_map+0x3e>
 8003340:	89f3      	ldrh	r3, [r6, #14]
 8003342:	429c      	cmp	r4, r3
 8003344:	d01b      	beq.n	800337e <ai_platform_get_activations_map+0x76>
 8003346:	2000      	movs	r0, #0
 8003348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800334a:	2000      	movs	r0, #0
 800334c:	4770      	bx	lr
 800334e:	4631      	mov	r1, r6
 8003350:	3804      	subs	r0, #4
 8003352:	2300      	movs	r3, #0
 8003354:	e004      	b.n	8003360 <ai_platform_get_activations_map+0x58>
 8003356:	3301      	adds	r3, #1
 8003358:	429c      	cmp	r4, r3
 800335a:	f840 2f04 	str.w	r2, [r0, #4]!
 800335e:	d005      	beq.n	800336c <ai_platform_get_activations_map+0x64>
 8003360:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8003364:	42ba      	cmp	r2, r7
 8003366:	d1f6      	bne.n	8003356 <ai_platform_get_activations_map+0x4e>
 8003368:	429c      	cmp	r4, r3
 800336a:	d1ec      	bne.n	8003346 <ai_platform_get_activations_map+0x3e>
 800336c:	3401      	adds	r4, #1
 800336e:	4b0f      	ldr	r3, [pc, #60]	@ (80033ac <ai_platform_get_activations_map+0xa4>)
 8003370:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003374:	1ac0      	subs	r0, r0, r3
 8003376:	fab0 f080 	clz	r0, r0
 800337a:	0940      	lsrs	r0, r0, #5
 800337c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800337e:	2100      	movs	r1, #0
 8003380:	1f28      	subs	r0, r5, #4
 8003382:	468c      	mov	ip, r1
 8003384:	e005      	b.n	8003392 <ai_platform_get_activations_map+0x8a>
 8003386:	f10c 0c01 	add.w	ip, ip, #1
 800338a:	4564      	cmp	r4, ip
 800338c:	f840 3f04 	str.w	r3, [r0, #4]!
 8003390:	d005      	beq.n	800339e <ai_platform_get_activations_map+0x96>
 8003392:	6933      	ldr	r3, [r6, #16]
 8003394:	440b      	add	r3, r1
 8003396:	311c      	adds	r1, #28
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f3      	bne.n	8003386 <ai_platform_get_activations_map+0x7e>
 800339e:	eba4 000c 	sub.w	r0, r4, ip
 80033a2:	fab0 f080 	clz	r0, r0
 80033a6:	0940      	lsrs	r0, r0, #5
 80033a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033aa:	bf00      	nop
 80033ac:	a1facade 	.word	0xa1facade

080033b0 <ai_platform_network_set_error>:
 80033b0:	b110      	cbz	r0, 80033b8 <ai_platform_network_set_error+0x8>
 80033b2:	300c      	adds	r0, #12
 80033b4:	f000 bc10 	b.w	8003bd8 <core_set_error>
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop

080033bc <ai_platform_inputs_get>:
 80033bc:	4b39      	ldr	r3, [pc, #228]	@ (80034a4 <ai_platform_inputs_get+0xe8>)
 80033be:	6802      	ldr	r2, [r0, #0]
 80033c0:	4393      	bics	r3, r2
 80033c2:	d163      	bne.n	800348c <ai_platform_inputs_get+0xd0>
 80033c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80033ca:	b085      	sub	sp, #20
 80033cc:	4605      	mov	r5, r0
 80033ce:	460c      	mov	r4, r1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d04e      	beq.n	8003472 <ai_platform_inputs_get+0xb6>
 80033d4:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80033d6:	2f00      	cmp	r7, #0
 80033d8:	d04b      	beq.n	8003472 <ai_platform_inputs_get+0xb6>
 80033da:	f04f 0b00 	mov.w	fp, #0
 80033de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80033e2:	465e      	mov	r6, fp
 80033e4:	46ba      	mov	sl, r7
 80033e6:	e016      	b.n	8003416 <ai_platform_inputs_get+0x5a>
 80033e8:	9901      	ldr	r1, [sp, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	507a      	str	r2, [r7, r1]
 80033ee:	69a1      	ldr	r1, [r4, #24]
 80033f0:	684c      	ldr	r4, [r1, #4]
 80033f2:	6028      	str	r0, [r5, #0]
 80033f4:	f04f 0201 	mov.w	r2, #1
 80033f8:	752a      	strb	r2, [r5, #20]
 80033fa:	6968      	ldr	r0, [r5, #20]
 80033fc:	60ab      	str	r3, [r5, #8]
 80033fe:	f368 201f 	bfi	r0, r8, #8, #24
 8003402:	2300      	movs	r3, #0
 8003404:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003408:	e9c5 0905 	strd	r0, r9, [r5, #20]
 800340c:	f8c5 c004 	str.w	ip, [r5, #4]
 8003410:	3601      	adds	r6, #1
 8003412:	f10b 0b1c 	add.w	fp, fp, #28
 8003416:	f8ba 3000 	ldrh.w	r3, [sl]
 800341a:	00f2      	lsls	r2, r6, #3
 800341c:	42b3      	cmp	r3, r6
 800341e:	9201      	str	r2, [sp, #4]
 8003420:	d936      	bls.n	8003490 <ai_platform_inputs_get+0xd4>
 8003422:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d032      	beq.n	8003490 <ai_platform_inputs_get+0xd4>
 800342a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800342e:	b37c      	cbz	r4, 8003490 <ai_platform_inputs_get+0xd4>
 8003430:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003434:	69a2      	ldr	r2, [r4, #24]
 8003436:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800343a:	6810      	ldr	r0, [r2, #0]
 800343c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8003440:	68a3      	ldr	r3, [r4, #8]
 8003442:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8003446:	f001 fb75 	bl	8004b34 <ai_array_to_buffer_fmt>
 800344a:	69a1      	ldr	r1, [r4, #24]
 800344c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003450:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003454:	445d      	add	r5, fp
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0ca      	beq.n	80033f0 <ai_platform_inputs_get+0x34>
 800345a:	2100      	movs	r1, #0
 800345c:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8003460:	6821      	ldr	r1, [r4, #0]
 8003462:	6059      	str	r1, [r3, #4]
 8003464:	b111      	cbz	r1, 800346c <ai_platform_inputs_get+0xb0>
 8003466:	8849      	ldrh	r1, [r1, #2]
 8003468:	2900      	cmp	r1, #0
 800346a:	d1bd      	bne.n	80033e8 <ai_platform_inputs_get+0x2c>
 800346c:	69a1      	ldr	r1, [r4, #24]
 800346e:	2300      	movs	r3, #0
 8003470:	e7be      	b.n	80033f0 <ai_platform_inputs_get+0x34>
 8003472:	2218      	movs	r2, #24
 8003474:	2111      	movs	r1, #17
 8003476:	f105 000c 	add.w	r0, r5, #12
 800347a:	2600      	movs	r6, #0
 800347c:	f000 fbac 	bl	8003bd8 <core_set_error>
 8003480:	4630      	mov	r0, r6
 8003482:	b104      	cbz	r4, 8003486 <ai_platform_inputs_get+0xca>
 8003484:	8026      	strh	r6, [r4, #0]
 8003486:	b005      	add	sp, #20
 8003488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800348c:	2000      	movs	r0, #0
 800348e:	4770      	bx	lr
 8003490:	b2b6      	uxth	r6, r6
 8003492:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003496:	2e00      	cmp	r6, #0
 8003498:	d0eb      	beq.n	8003472 <ai_platform_inputs_get+0xb6>
 800349a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800349e:	6858      	ldr	r0, [r3, #4]
 80034a0:	e7ef      	b.n	8003482 <ai_platform_inputs_get+0xc6>
 80034a2:	bf00      	nop
 80034a4:	a1c00100 	.word	0xa1c00100

080034a8 <ai_platform_outputs_get>:
 80034a8:	4b37      	ldr	r3, [pc, #220]	@ (8003588 <ai_platform_outputs_get+0xe0>)
 80034aa:	6802      	ldr	r2, [r0, #0]
 80034ac:	4393      	bics	r3, r2
 80034ae:	d169      	bne.n	8003584 <ai_platform_outputs_get+0xdc>
 80034b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034b4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	b085      	sub	sp, #20
 80034ba:	4605      	mov	r5, r0
 80034bc:	460c      	mov	r4, r1
 80034be:	d94b      	bls.n	8003558 <ai_platform_outputs_get+0xb0>
 80034c0:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80034c2:	f04f 0b00 	mov.w	fp, #0
 80034c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80034ca:	465e      	mov	r6, fp
 80034cc:	46d8      	mov	r8, fp
 80034ce:	46ba      	mov	sl, r7
 80034d0:	e016      	b.n	8003500 <ai_platform_outputs_get+0x58>
 80034d2:	9901      	ldr	r1, [sp, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	507a      	str	r2, [r7, r1]
 80034d8:	69a9      	ldr	r1, [r5, #24]
 80034da:	684d      	ldr	r5, [r1, #4]
 80034dc:	6020      	str	r0, [r4, #0]
 80034de:	f04f 0201 	mov.w	r2, #1
 80034e2:	7522      	strb	r2, [r4, #20]
 80034e4:	6960      	ldr	r0, [r4, #20]
 80034e6:	f8c4 c004 	str.w	ip, [r4, #4]
 80034ea:	f369 201f 	bfi	r0, r9, #8, #24
 80034ee:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80034f2:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80034f6:	9b00      	ldr	r3, [sp, #0]
 80034f8:	61a3      	str	r3, [r4, #24]
 80034fa:	3601      	adds	r6, #1
 80034fc:	f10b 0b1c 	add.w	fp, fp, #28
 8003500:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003504:	00f2      	lsls	r2, r6, #3
 8003506:	42b3      	cmp	r3, r6
 8003508:	9201      	str	r2, [sp, #4]
 800350a:	d932      	bls.n	8003572 <ai_platform_outputs_get+0xca>
 800350c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003510:	b37b      	cbz	r3, 8003572 <ai_platform_outputs_get+0xca>
 8003512:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003516:	b365      	cbz	r5, 8003572 <ai_platform_outputs_get+0xca>
 8003518:	f8da 3014 	ldr.w	r3, [sl, #20]
 800351c:	69aa      	ldr	r2, [r5, #24]
 800351e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003522:	68ab      	ldr	r3, [r5, #8]
 8003524:	6810      	ldr	r0, [r2, #0]
 8003526:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800352a:	68eb      	ldr	r3, [r5, #12]
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	f001 fb01 	bl	8004b34 <ai_array_to_buffer_fmt>
 8003532:	69a9      	ldr	r1, [r5, #24]
 8003534:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003538:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800353c:	445c      	add	r4, fp
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0cb      	beq.n	80034da <ai_platform_outputs_get+0x32>
 8003542:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8003546:	6829      	ldr	r1, [r5, #0]
 8003548:	6059      	str	r1, [r3, #4]
 800354a:	b111      	cbz	r1, 8003552 <ai_platform_outputs_get+0xaa>
 800354c:	8849      	ldrh	r1, [r1, #2]
 800354e:	2900      	cmp	r1, #0
 8003550:	d1bf      	bne.n	80034d2 <ai_platform_outputs_get+0x2a>
 8003552:	69a9      	ldr	r1, [r5, #24]
 8003554:	2300      	movs	r3, #0
 8003556:	e7c0      	b.n	80034da <ai_platform_outputs_get+0x32>
 8003558:	2218      	movs	r2, #24
 800355a:	2111      	movs	r1, #17
 800355c:	f105 000c 	add.w	r0, r5, #12
 8003560:	2600      	movs	r6, #0
 8003562:	f000 fb39 	bl	8003bd8 <core_set_error>
 8003566:	4630      	mov	r0, r6
 8003568:	b104      	cbz	r4, 800356c <ai_platform_outputs_get+0xc4>
 800356a:	8026      	strh	r6, [r4, #0]
 800356c:	b005      	add	sp, #20
 800356e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003572:	b2b6      	uxth	r6, r6
 8003574:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003578:	2e00      	cmp	r6, #0
 800357a:	d0ed      	beq.n	8003558 <ai_platform_outputs_get+0xb0>
 800357c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003580:	6858      	ldr	r0, [r3, #4]
 8003582:	e7f1      	b.n	8003568 <ai_platform_outputs_get+0xc0>
 8003584:	2000      	movs	r0, #0
 8003586:	4770      	bx	lr
 8003588:	a1c00100 	.word	0xa1c00100

0800358c <ai_platform_network_create>:
 800358c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003590:	b083      	sub	sp, #12
 8003592:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8003596:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800359a:	b320      	cbz	r0, 80035e6 <ai_platform_network_create+0x5a>
 800359c:	6002      	str	r2, [r0, #0]
 800359e:	4616      	mov	r6, r2
 80035a0:	461f      	mov	r7, r3
 80035a2:	4604      	mov	r4, r0
 80035a4:	f000 fb16 	bl	8003bd4 <core_init>
 80035a8:	b970      	cbnz	r0, 80035c8 <ai_platform_network_create+0x3c>
 80035aa:	2530      	movs	r5, #48	@ 0x30
 80035ac:	2300      	movs	r3, #0
 80035ae:	6023      	str	r3, [r4, #0]
 80035b0:	2410      	movs	r4, #16
 80035b2:	464a      	mov	r2, r9
 80035b4:	4641      	mov	r1, r8
 80035b6:	4638      	mov	r0, r7
 80035b8:	f001 fb3e 	bl	8004c38 <ai_version_get>
 80035bc:	60b0      	str	r0, [r6, #8]
 80035be:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80035c2:	b003      	add	sp, #12
 80035c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035c8:	2200      	movs	r2, #0
 80035ca:	4641      	mov	r1, r8
 80035cc:	4638      	mov	r0, r7
 80035ce:	f001 fb33 	bl	8004c38 <ai_version_get>
 80035d2:	2200      	movs	r2, #0
 80035d4:	4605      	mov	r5, r0
 80035d6:	2105      	movs	r1, #5
 80035d8:	2001      	movs	r0, #1
 80035da:	f001 fb2d 	bl	8004c38 <ai_version_get>
 80035de:	4285      	cmp	r5, r0
 80035e0:	d008      	beq.n	80035f4 <ai_platform_network_create+0x68>
 80035e2:	2501      	movs	r5, #1
 80035e4:	e7e2      	b.n	80035ac <ai_platform_network_create+0x20>
 80035e6:	2510      	movs	r5, #16
 80035e8:	462c      	mov	r4, r5
 80035ea:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80035ee:	b003      	add	sp, #12
 80035f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <ai_platform_network_create+0x80>)
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	a801      	add	r0, sp, #4
 80035fa:	f000 faf9 	bl	8003bf0 <ai_check_custom_types>
 80035fe:	b110      	cbz	r0, 8003606 <ai_platform_network_create+0x7a>
 8003600:	2400      	movs	r4, #0
 8003602:	4625      	mov	r5, r4
 8003604:	e7d5      	b.n	80035b2 <ai_platform_network_create+0x26>
 8003606:	2502      	movs	r5, #2
 8003608:	e7d0      	b.n	80035ac <ai_platform_network_create+0x20>
 800360a:	bf00      	nop
 800360c:	84048403 	.word	0x84048403

08003610 <ai_platform_network_init>:
 8003610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003614:	4a48      	ldr	r2, [pc, #288]	@ (8003738 <ai_platform_network_init+0x128>)
 8003616:	4604      	mov	r4, r0
 8003618:	6800      	ldr	r0, [r0, #0]
 800361a:	460b      	mov	r3, r1
 800361c:	ea00 0102 	and.w	r1, r0, r2
 8003620:	4382      	bics	r2, r0
 8003622:	d13b      	bne.n	800369c <ai_platform_network_init+0x8c>
 8003624:	2b00      	cmp	r3, #0
 8003626:	d078      	beq.n	800371a <ai_platform_network_init+0x10a>
 8003628:	4a44      	ldr	r2, [pc, #272]	@ (800373c <ai_platform_network_init+0x12c>)
 800362a:	681d      	ldr	r5, [r3, #0]
 800362c:	4295      	cmp	r5, r2
 800362e:	d10a      	bne.n	8003646 <ai_platform_network_init+0x36>
 8003630:	4288      	cmp	r0, r1
 8003632:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8003636:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 800363a:	d03d      	beq.n	80036b8 <ai_platform_network_init+0xa8>
 800363c:	2303      	movs	r3, #3
 800363e:	6123      	str	r3, [r4, #16]
 8003640:	4620      	mov	r0, r4
 8003642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003646:	2101      	movs	r1, #1
 8003648:	4618      	mov	r0, r3
 800364a:	461d      	mov	r5, r3
 800364c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003650:	f7ff fdcc 	bl	80031ec <ai_buffer_get_size>
 8003654:	f105 071c 	add.w	r7, r5, #28
 8003658:	4606      	mov	r6, r0
 800365a:	2101      	movs	r1, #1
 800365c:	4638      	mov	r0, r7
 800365e:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003662:	f7ff fdc3 	bl	80031ec <ai_buffer_get_size>
 8003666:	2e00      	cmp	r6, #0
 8003668:	bf0a      	itet	eq
 800366a:	4631      	moveq	r1, r6
 800366c:	2101      	movne	r1, #1
 800366e:	4635      	moveq	r5, r6
 8003670:	b1b0      	cbz	r0, 80036a0 <ai_platform_network_init+0x90>
 8003672:	f1b9 0f00 	cmp.w	r9, #0
 8003676:	d057      	beq.n	8003728 <ai_platform_network_init+0x118>
 8003678:	f04f 0e01 	mov.w	lr, #1
 800367c:	f1b8 0f00 	cmp.w	r8, #0
 8003680:	d011      	beq.n	80036a6 <ai_platform_network_init+0x96>
 8003682:	4b2d      	ldr	r3, [pc, #180]	@ (8003738 <ai_platform_network_init+0x128>)
 8003684:	6822      	ldr	r2, [r4, #0]
 8003686:	429a      	cmp	r2, r3
 8003688:	d1d8      	bne.n	800363c <ai_platform_network_init+0x2c>
 800368a:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800368c:	428b      	cmp	r3, r1
 800368e:	d21b      	bcs.n	80036c8 <ai_platform_network_init+0xb8>
 8003690:	2212      	movs	r2, #18
 8003692:	2116      	movs	r1, #22
 8003694:	f104 000c 	add.w	r0, r4, #12
 8003698:	f000 fa9e 	bl	8003bd8 <core_set_error>
 800369c:	2000      	movs	r0, #0
 800369e:	e7d0      	b.n	8003642 <ai_platform_network_init+0x32>
 80036a0:	4607      	mov	r7, r0
 80036a2:	4686      	mov	lr, r0
 80036a4:	e7ea      	b.n	800367c <ai_platform_network_init+0x6c>
 80036a6:	2e00      	cmp	r6, #0
 80036a8:	d0eb      	beq.n	8003682 <ai_platform_network_init+0x72>
 80036aa:	2212      	movs	r2, #18
 80036ac:	2110      	movs	r1, #16
 80036ae:	f104 000c 	add.w	r0, r4, #12
 80036b2:	f000 fa91 	bl	8003bd8 <core_set_error>
 80036b6:	e7f1      	b.n	800369c <ai_platform_network_init+0x8c>
 80036b8:	e9c4 6308 	strd	r6, r3, [r4, #32]
 80036bc:	62e5      	str	r5, [r4, #44]	@ 0x2c
 80036be:	62a2      	str	r2, [r4, #40]	@ 0x28
 80036c0:	4620      	mov	r0, r4
 80036c2:	f000 fabf 	bl	8003c44 <ai_layers_init_all>
 80036c6:	e7b9      	b.n	800363c <ai_platform_network_init+0x2c>
 80036c8:	b1e1      	cbz	r1, 8003704 <ai_platform_network_init+0xf4>
 80036ca:	46ac      	mov	ip, r5
 80036cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80036d0:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80036d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d4:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80036d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80036dc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80036de:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80036e2:	4573      	cmp	r3, lr
 80036e4:	6226      	str	r6, [r4, #32]
 80036e6:	d311      	bcc.n	800370c <ai_platform_network_init+0xfc>
 80036e8:	f1be 0f00 	cmp.w	lr, #0
 80036ec:	d007      	beq.n	80036fe <ai_platform_network_init+0xee>
 80036ee:	463e      	mov	r6, r7
 80036f0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80036f2:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80036f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036f6:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80036fa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80036fe:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8003702:	e7dc      	b.n	80036be <ai_platform_network_init+0xae>
 8003704:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003706:	6221      	str	r1, [r4, #32]
 8003708:	4573      	cmp	r3, lr
 800370a:	d2ed      	bcs.n	80036e8 <ai_platform_network_init+0xd8>
 800370c:	2213      	movs	r2, #19
 800370e:	2116      	movs	r1, #22
 8003710:	f104 000c 	add.w	r0, r4, #12
 8003714:	f000 fa60 	bl	8003bd8 <core_set_error>
 8003718:	e7c0      	b.n	800369c <ai_platform_network_init+0x8c>
 800371a:	2211      	movs	r2, #17
 800371c:	2110      	movs	r1, #16
 800371e:	f104 000c 	add.w	r0, r4, #12
 8003722:	f000 fa59 	bl	8003bd8 <core_set_error>
 8003726:	e7b9      	b.n	800369c <ai_platform_network_init+0x8c>
 8003728:	2213      	movs	r2, #19
 800372a:	2110      	movs	r1, #16
 800372c:	f104 000c 	add.w	r0, r4, #12
 8003730:	f000 fa52 	bl	8003bd8 <core_set_error>
 8003734:	e7b2      	b.n	800369c <ai_platform_network_init+0x8c>
 8003736:	bf00      	nop
 8003738:	a1c00100 	.word	0xa1c00100
 800373c:	a1facade 	.word	0xa1facade

08003740 <ai_platform_network_post_init>:
 8003740:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <ai_platform_network_post_init+0x58>)
 8003742:	6802      	ldr	r2, [r0, #0]
 8003744:	ea02 0103 	and.w	r1, r2, r3
 8003748:	4393      	bics	r3, r2
 800374a:	d123      	bne.n	8003794 <ai_platform_network_post_init+0x54>
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	6903      	ldr	r3, [r0, #16]
 8003750:	079b      	lsls	r3, r3, #30
 8003752:	4604      	mov	r4, r0
 8003754:	d503      	bpl.n	800375e <ai_platform_network_post_init+0x1e>
 8003756:	428a      	cmp	r2, r1
 8003758:	d008      	beq.n	800376c <ai_platform_network_post_init+0x2c>
 800375a:	2001      	movs	r0, #1
 800375c:	bd70      	pop	{r4, r5, r6, pc}
 800375e:	2210      	movs	r2, #16
 8003760:	2111      	movs	r1, #17
 8003762:	300c      	adds	r0, #12
 8003764:	f000 fa38 	bl	8003bd8 <core_set_error>
 8003768:	2000      	movs	r0, #0
 800376a:	bd70      	pop	{r4, r5, r6, pc}
 800376c:	f000 fa7a 	bl	8003c64 <ai_layers_post_init_all>
 8003770:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003772:	2e00      	cmp	r6, #0
 8003774:	d0f1      	beq.n	800375a <ai_platform_network_post_init+0x1a>
 8003776:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003778:	2d00      	cmp	r5, #0
 800377a:	d0ee      	beq.n	800375a <ai_platform_network_post_init+0x1a>
 800377c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800377e:	4629      	mov	r1, r5
 8003780:	2000      	movs	r0, #0
 8003782:	47b0      	blx	r6
 8003784:	692b      	ldr	r3, [r5, #16]
 8003786:	42ab      	cmp	r3, r5
 8003788:	d0e7      	beq.n	800375a <ai_platform_network_post_init+0x1a>
 800378a:	2b00      	cmp	r3, #0
 800378c:	d0e5      	beq.n	800375a <ai_platform_network_post_init+0x1a>
 800378e:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003790:	461d      	mov	r5, r3
 8003792:	e7f3      	b.n	800377c <ai_platform_network_post_init+0x3c>
 8003794:	2000      	movs	r0, #0
 8003796:	4770      	bx	lr
 8003798:	a1c00100 	.word	0xa1c00100

0800379c <ai_platform_network_process>:
 800379c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037a0:	4bb7      	ldr	r3, [pc, #732]	@ (8003a80 <ai_platform_network_process+0x2e4>)
 80037a2:	4607      	mov	r7, r0
 80037a4:	6800      	ldr	r0, [r0, #0]
 80037a6:	4383      	bics	r3, r0
 80037a8:	b085      	sub	sp, #20
 80037aa:	f040 812d 	bne.w	8003a08 <ai_platform_network_process+0x26c>
 80037ae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 811d 	beq.w	80039f0 <ai_platform_network_process+0x254>
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	2600      	movs	r6, #0
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	61be      	str	r6, [r7, #24]
 80037c6:	f040 8129 	bne.w	8003a1c <ai_platform_network_process+0x280>
 80037ca:	2900      	cmp	r1, #0
 80037cc:	f000 8116 	beq.w	80039fc <ai_platform_network_process+0x260>
 80037d0:	f1b9 0f00 	cmp.w	r9, #0
 80037d4:	f000 8112 	beq.w	80039fc <ai_platform_network_process+0x260>
 80037d8:	f8b9 3000 	ldrh.w	r3, [r9]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 810d 	beq.w	80039fc <ai_platform_network_process+0x260>
 80037e2:	698b      	ldr	r3, [r1, #24]
 80037e4:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80037e8:	f8d3 b000 	ldr.w	fp, [r3]
 80037ec:	460c      	mov	r4, r1
 80037ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d072      	beq.n	80038dc <ai_platform_network_process+0x140>
 80037f6:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80037fa:	2d00      	cmp	r5, #0
 80037fc:	d06e      	beq.n	80038dc <ai_platform_network_process+0x140>
 80037fe:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003802:	f8d3 a000 	ldr.w	sl, [r3]
 8003806:	0133      	lsls	r3, r6, #4
 8003808:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800380c:	9301      	str	r3, [sp, #4]
 800380e:	f000 81ba 	beq.w	8003b86 <ai_platform_network_process+0x3ea>
 8003812:	69ab      	ldr	r3, [r5, #24]
 8003814:	2101      	movs	r1, #1
 8003816:	4620      	mov	r0, r4
 8003818:	685f      	ldr	r7, [r3, #4]
 800381a:	f7ff fce7 	bl	80031ec <ai_buffer_get_size>
 800381e:	4287      	cmp	r7, r0
 8003820:	f0c0 8103 	bcc.w	8003a2a <ai_platform_network_process+0x28e>
 8003824:	68e8      	ldr	r0, [r5, #12]
 8003826:	69a1      	ldr	r1, [r4, #24]
 8003828:	68c2      	ldr	r2, [r0, #12]
 800382a:	68cb      	ldr	r3, [r1, #12]
 800382c:	429a      	cmp	r2, r3
 800382e:	f040 80fc 	bne.w	8003a2a <ai_platform_network_process+0x28e>
 8003832:	6882      	ldr	r2, [r0, #8]
 8003834:	688b      	ldr	r3, [r1, #8]
 8003836:	429a      	cmp	r2, r3
 8003838:	f040 80f7 	bne.w	8003a2a <ai_platform_network_process+0x28e>
 800383c:	6842      	ldr	r2, [r0, #4]
 800383e:	684b      	ldr	r3, [r1, #4]
 8003840:	429a      	cmp	r2, r3
 8003842:	f040 80f2 	bne.w	8003a2a <ai_platform_network_process+0x28e>
 8003846:	69ab      	ldr	r3, [r5, #24]
 8003848:	e9d3 0100 	ldrd	r0, r1, [r3]
 800384c:	f001 f9e2 	bl	8004c14 <ai_array_get_data_byte_size>
 8003850:	9001      	str	r0, [sp, #4]
 8003852:	4628      	mov	r0, r5
 8003854:	f001 f9f6 	bl	8004c44 <get_tensor_byte_size>
 8003858:	9b01      	ldr	r3, [sp, #4]
 800385a:	4283      	cmp	r3, r0
 800385c:	f0c0 80e5 	bcc.w	8003a2a <ai_platform_network_process+0x28e>
 8003860:	69ab      	ldr	r3, [r5, #24]
 8003862:	6818      	ldr	r0, [r3, #0]
 8003864:	f001 f966 	bl	8004b34 <ai_array_to_buffer_fmt>
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	4058      	eors	r0, r3
 800386c:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8003870:	f040 8193 	bne.w	8003b9a <ai_platform_network_process+0x3fe>
 8003874:	6863      	ldr	r3, [r4, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 8185 	beq.w	8003b86 <ai_platform_network_process+0x3ea>
 800387c:	69a3      	ldr	r3, [r4, #24]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 8182 	beq.w	8003b8a <ai_platform_network_process+0x3ee>
 8003886:	459b      	cmp	fp, r3
 8003888:	4628      	mov	r0, r5
 800388a:	bf38      	it	cc
 800388c:	469b      	movcc	fp, r3
 800388e:	f001 f9d9 	bl	8004c44 <get_tensor_byte_size>
 8003892:	f8c8 0008 	str.w	r0, [r8, #8]
 8003896:	69a3      	ldr	r3, [r4, #24]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	fb00 f303 	mul.w	r3, r0, r3
 800389e:	f8c8 300c 	str.w	r3, [r8, #12]
 80038a2:	6861      	ldr	r1, [r4, #4]
 80038a4:	f8c8 1004 	str.w	r1, [r8, #4]
 80038a8:	0132      	lsls	r2, r6, #4
 80038aa:	440b      	add	r3, r1
 80038ac:	f84a 3002 	str.w	r3, [sl, r2]
 80038b0:	69a8      	ldr	r0, [r5, #24]
 80038b2:	6803      	ldr	r3, [r0, #0]
 80038b4:	009a      	lsls	r2, r3, #2
 80038b6:	f106 0601 	add.w	r6, r6, #1
 80038ba:	f104 041c 	add.w	r4, r4, #28
 80038be:	f100 80a7 	bmi.w	8003a10 <ai_platform_network_process+0x274>
 80038c2:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	4419      	add	r1, r3
 80038ca:	6081      	str	r1, [r0, #8]
 80038cc:	69ab      	ldr	r3, [r5, #24]
 80038ce:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80038d2:	60da      	str	r2, [r3, #12]
 80038d4:	f8b9 3000 	ldrh.w	r3, [r9]
 80038d8:	42b3      	cmp	r3, r6
 80038da:	d888      	bhi.n	80037ee <ai_platform_network_process+0x52>
 80038dc:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 80038e0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038e2:	f1b8 0f00 	cmp.w	r8, #0
 80038e6:	f000 80b5 	beq.w	8003a54 <ai_platform_network_process+0x2b8>
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	f240 80a5 	bls.w	8003a3a <ai_platform_network_process+0x29e>
 80038f0:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80038f4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 809e 	beq.w	8003a3a <ai_platform_network_process+0x29e>
 80038fe:	4645      	mov	r5, r8
 8003900:	2600      	movs	r6, #0
 8003902:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 80a3 	beq.w	8003a52 <ai_platform_network_process+0x2b6>
 800390c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003910:	2c00      	cmp	r4, #0
 8003912:	f000 809e 	beq.w	8003a52 <ai_platform_network_process+0x2b6>
 8003916:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800391a:	f8d3 a000 	ldr.w	sl, [r3]
 800391e:	0133      	lsls	r3, r6, #4
 8003920:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003924:	9301      	str	r3, [sp, #4]
 8003926:	f000 8140 	beq.w	8003baa <ai_platform_network_process+0x40e>
 800392a:	69a3      	ldr	r3, [r4, #24]
 800392c:	2101      	movs	r1, #1
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	4628      	mov	r0, r5
 8003934:	f7ff fc5a 	bl	80031ec <ai_buffer_get_size>
 8003938:	9b01      	ldr	r3, [sp, #4]
 800393a:	4283      	cmp	r3, r0
 800393c:	d37d      	bcc.n	8003a3a <ai_platform_network_process+0x29e>
 800393e:	68e0      	ldr	r0, [r4, #12]
 8003940:	69a9      	ldr	r1, [r5, #24]
 8003942:	68c2      	ldr	r2, [r0, #12]
 8003944:	68cb      	ldr	r3, [r1, #12]
 8003946:	429a      	cmp	r2, r3
 8003948:	d177      	bne.n	8003a3a <ai_platform_network_process+0x29e>
 800394a:	6882      	ldr	r2, [r0, #8]
 800394c:	688b      	ldr	r3, [r1, #8]
 800394e:	429a      	cmp	r2, r3
 8003950:	d173      	bne.n	8003a3a <ai_platform_network_process+0x29e>
 8003952:	6842      	ldr	r2, [r0, #4]
 8003954:	684b      	ldr	r3, [r1, #4]
 8003956:	429a      	cmp	r2, r3
 8003958:	d16f      	bne.n	8003a3a <ai_platform_network_process+0x29e>
 800395a:	69a3      	ldr	r3, [r4, #24]
 800395c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003960:	f001 f958 	bl	8004c14 <ai_array_get_data_byte_size>
 8003964:	9001      	str	r0, [sp, #4]
 8003966:	4620      	mov	r0, r4
 8003968:	f001 f96c 	bl	8004c44 <get_tensor_byte_size>
 800396c:	9b01      	ldr	r3, [sp, #4]
 800396e:	4283      	cmp	r3, r0
 8003970:	d363      	bcc.n	8003a3a <ai_platform_network_process+0x29e>
 8003972:	69a3      	ldr	r3, [r4, #24]
 8003974:	6818      	ldr	r0, [r3, #0]
 8003976:	f001 f8dd 	bl	8004b34 <ai_array_to_buffer_fmt>
 800397a:	682b      	ldr	r3, [r5, #0]
 800397c:	4043      	eors	r3, r0
 800397e:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8003982:	f040 8119 	bne.w	8003bb8 <ai_platform_network_process+0x41c>
 8003986:	686b      	ldr	r3, [r5, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 810e 	beq.w	8003baa <ai_platform_network_process+0x40e>
 800398e:	69ab      	ldr	r3, [r5, #24]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	f000 8117 	beq.w	8003bc6 <ai_platform_network_process+0x42a>
 8003998:	459b      	cmp	fp, r3
 800399a:	4620      	mov	r0, r4
 800399c:	bf38      	it	cc
 800399e:	469b      	movcc	fp, r3
 80039a0:	f001 f950 	bl	8004c44 <get_tensor_byte_size>
 80039a4:	f8c8 0008 	str.w	r0, [r8, #8]
 80039a8:	69aa      	ldr	r2, [r5, #24]
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	4603      	mov	r3, r0
 80039ae:	fb02 f303 	mul.w	r3, r2, r3
 80039b2:	f8c8 300c 	str.w	r3, [r8, #12]
 80039b6:	6869      	ldr	r1, [r5, #4]
 80039b8:	f8c8 1004 	str.w	r1, [r8, #4]
 80039bc:	0132      	lsls	r2, r6, #4
 80039be:	440b      	add	r3, r1
 80039c0:	f84a 3002 	str.w	r3, [sl, r2]
 80039c4:	69a0      	ldr	r0, [r4, #24]
 80039c6:	6803      	ldr	r3, [r0, #0]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	f106 0601 	add.w	r6, r6, #1
 80039ce:	f105 051c 	add.w	r5, r5, #28
 80039d2:	d439      	bmi.n	8003a48 <ai_platform_network_process+0x2ac>
 80039d4:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	4419      	add	r1, r3
 80039dc:	6081      	str	r1, [r0, #8]
 80039de:	69a3      	ldr	r3, [r4, #24]
 80039e0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80039ea:	429e      	cmp	r6, r3
 80039ec:	d389      	bcc.n	8003902 <ai_platform_network_process+0x166>
 80039ee:	e030      	b.n	8003a52 <ai_platform_network_process+0x2b6>
 80039f0:	693a      	ldr	r2, [r7, #16]
 80039f2:	61bb      	str	r3, [r7, #24]
 80039f4:	f002 0203 	and.w	r2, r2, #3
 80039f8:	2a03      	cmp	r2, #3
 80039fa:	d10f      	bne.n	8003a1c <ai_platform_network_process+0x280>
 80039fc:	2217      	movs	r2, #23
 80039fe:	2112      	movs	r1, #18
 8003a00:	f107 000c 	add.w	r0, r7, #12
 8003a04:	f000 f8e8 	bl	8003bd8 <core_set_error>
 8003a08:	2000      	movs	r0, #0
 8003a0a:	b005      	add	sp, #20
 8003a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a10:	f8b9 3000 	ldrh.w	r3, [r9]
 8003a14:	429e      	cmp	r6, r3
 8003a16:	f4ff aeea 	bcc.w	80037ee <ai_platform_network_process+0x52>
 8003a1a:	e75f      	b.n	80038dc <ai_platform_network_process+0x140>
 8003a1c:	2230      	movs	r2, #48	@ 0x30
 8003a1e:	2111      	movs	r1, #17
 8003a20:	f107 000c 	add.w	r0, r7, #12
 8003a24:	f000 f8d8 	bl	8003bd8 <core_set_error>
 8003a28:	e7ee      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003a2a:	9f02      	ldr	r7, [sp, #8]
 8003a2c:	2218      	movs	r2, #24
 8003a2e:	2112      	movs	r1, #18
 8003a30:	f107 000c 	add.w	r0, r7, #12
 8003a34:	f000 f8d0 	bl	8003bd8 <core_set_error>
 8003a38:	e7e6      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003a3a:	2218      	movs	r2, #24
 8003a3c:	2113      	movs	r1, #19
 8003a3e:	f107 000c 	add.w	r0, r7, #12
 8003a42:	f000 f8c9 	bl	8003bd8 <core_set_error>
 8003a46:	e7df      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003a48:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003a4c:	429e      	cmp	r6, r3
 8003a4e:	f4ff af58 	bcc.w	8003902 <ai_platform_network_process+0x166>
 8003a52:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a54:	fa1f fb8b 	uxth.w	fp, fp
 8003a58:	f8a7 b018 	strh.w	fp, [r7, #24]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 808c 	beq.w	8003b7a <ai_platform_network_process+0x3de>
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8003a66:	f000 808b 	beq.w	8003b80 <ai_platform_network_process+0x3e4>
 8003a6a:	f106 080c 	add.w	r8, r6, #12
 8003a6e:	8b78      	ldrh	r0, [r7, #26]
 8003a70:	4583      	cmp	fp, r0
 8003a72:	d9ca      	bls.n	8003a0a <ai_platform_network_process+0x26e>
 8003a74:	4645      	mov	r5, r8
 8003a76:	46bb      	mov	fp, r7
 8003a78:	f04f 0800 	mov.w	r8, #0
 8003a7c:	b9ae      	cbnz	r6, 8003aaa <ai_platform_network_process+0x30e>
 8003a7e:	e02d      	b.n	8003adc <ai_platform_network_process+0x340>
 8003a80:	a1c00100 	.word	0xa1c00100
 8003a84:	68df      	ldr	r7, [r3, #12]
 8003a86:	1bc9      	subs	r1, r1, r7
 8003a88:	4408      	add	r0, r1
 8003a8a:	6098      	str	r0, [r3, #8]
 8003a8c:	6993      	ldr	r3, [r2, #24]
 8003a8e:	6862      	ldr	r2, [r4, #4]
 8003a90:	60da      	str	r2, [r3, #12]
 8003a92:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8003a96:	f859 200a 	ldr.w	r2, [r9, sl]
 8003a9a:	440b      	add	r3, r1
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	bf24      	itt	cs
 8003aa0:	68e3      	ldrcs	r3, [r4, #12]
 8003aa2:	1ad3      	subcs	r3, r2, r3
 8003aa4:	6063      	str	r3, [r4, #4]
 8003aa6:	f108 0801 	add.w	r8, r8, #1
 8003aaa:	8833      	ldrh	r3, [r6, #0]
 8003aac:	4543      	cmp	r3, r8
 8003aae:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8003ab2:	d913      	bls.n	8003adc <ai_platform_network_process+0x340>
 8003ab4:	6873      	ldr	r3, [r6, #4]
 8003ab6:	b18b      	cbz	r3, 8003adc <ai_platform_network_process+0x340>
 8003ab8:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8003abc:	b172      	cbz	r2, 8003adc <ai_platform_network_process+0x340>
 8003abe:	68b1      	ldr	r1, [r6, #8]
 8003ac0:	6993      	ldr	r3, [r2, #24]
 8003ac2:	f8d1 9000 	ldr.w	r9, [r1]
 8003ac6:	681f      	ldr	r7, [r3, #0]
 8003ac8:	6899      	ldr	r1, [r3, #8]
 8003aca:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8003ace:	00bf      	lsls	r7, r7, #2
 8003ad0:	6860      	ldr	r0, [r4, #4]
 8003ad2:	d5d7      	bpl.n	8003a84 <ai_platform_network_process+0x2e8>
 8003ad4:	68a2      	ldr	r2, [r4, #8]
 8003ad6:	f000 ff8f 	bl	80049f8 <st_int8_copy>
 8003ada:	e7da      	b.n	8003a92 <ai_platform_network_process+0x2f6>
 8003adc:	4658      	mov	r0, fp
 8003ade:	f000 f8df 	bl	8003ca0 <ai_layers_forward_all>
 8003ae2:	2400      	movs	r4, #0
 8003ae4:	b9b5      	cbnz	r5, 8003b14 <ai_platform_network_process+0x378>
 8003ae6:	e03b      	b.n	8003b60 <ai_platform_network_process+0x3c4>
 8003ae8:	f859 300a 	ldr.w	r3, [r9, sl]
 8003aec:	eb01 020c 	add.w	r2, r1, ip
 8003af0:	429a      	cmp	r2, r3
 8003af2:	bf24      	itt	cs
 8003af4:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8003af8:	1a9a      	subcs	r2, r3, r2
 8003afa:	f8c8 2004 	str.w	r2, [r8, #4]
 8003afe:	6981      	ldr	r1, [r0, #24]
 8003b00:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8003b04:	1bdb      	subs	r3, r3, r7
 8003b06:	441a      	add	r2, r3
 8003b08:	608a      	str	r2, [r1, #8]
 8003b0a:	6983      	ldr	r3, [r0, #24]
 8003b0c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	3401      	adds	r4, #1
 8003b14:	882b      	ldrh	r3, [r5, #0]
 8003b16:	42a3      	cmp	r3, r4
 8003b18:	d922      	bls.n	8003b60 <ai_platform_network_process+0x3c4>
 8003b1a:	686b      	ldr	r3, [r5, #4]
 8003b1c:	b303      	cbz	r3, 8003b60 <ai_platform_network_process+0x3c4>
 8003b1e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003b22:	b1e8      	cbz	r0, 8003b60 <ai_platform_network_process+0x3c4>
 8003b24:	68ab      	ldr	r3, [r5, #8]
 8003b26:	6982      	ldr	r2, [r0, #24]
 8003b28:	f8d3 9000 	ldr.w	r9, [r3]
 8003b2c:	6813      	ldr	r3, [r2, #0]
 8003b2e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8003b38:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8003b3c:	d5d4      	bpl.n	8003ae8 <ai_platform_network_process+0x34c>
 8003b3e:	6890      	ldr	r0, [r2, #8]
 8003b40:	4662      	mov	r2, ip
 8003b42:	f000 ff59 	bl	80049f8 <st_int8_copy>
 8003b46:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8003b4a:	f859 200a 	ldr.w	r2, [r9, sl]
 8003b4e:	440b      	add	r3, r1
 8003b50:	4293      	cmp	r3, r2
 8003b52:	bf24      	itt	cs
 8003b54:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8003b58:	1ad3      	subcs	r3, r2, r3
 8003b5a:	f8c8 3004 	str.w	r3, [r8, #4]
 8003b5e:	e7d8      	b.n	8003b12 <ai_platform_network_process+0x376>
 8003b60:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8003b64:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8003b68:	3001      	adds	r0, #1
 8003b6a:	b280      	uxth	r0, r0
 8003b6c:	4283      	cmp	r3, r0
 8003b6e:	f8ab 001a 	strh.w	r0, [fp, #26]
 8003b72:	d881      	bhi.n	8003a78 <ai_platform_network_process+0x2dc>
 8003b74:	b005      	add	sp, #20
 8003b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7a:	461e      	mov	r6, r3
 8003b7c:	4698      	mov	r8, r3
 8003b7e:	e776      	b.n	8003a6e <ai_platform_network_process+0x2d2>
 8003b80:	f04f 0800 	mov.w	r8, #0
 8003b84:	e773      	b.n	8003a6e <ai_platform_network_process+0x2d2>
 8003b86:	9f02      	ldr	r7, [sp, #8]
 8003b88:	e738      	b.n	80039fc <ai_platform_network_process+0x260>
 8003b8a:	9f02      	ldr	r7, [sp, #8]
 8003b8c:	2221      	movs	r2, #33	@ 0x21
 8003b8e:	2112      	movs	r1, #18
 8003b90:	f107 000c 	add.w	r0, r7, #12
 8003b94:	f000 f820 	bl	8003bd8 <core_set_error>
 8003b98:	e736      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003b9a:	9f02      	ldr	r7, [sp, #8]
 8003b9c:	2219      	movs	r2, #25
 8003b9e:	2112      	movs	r1, #18
 8003ba0:	f107 000c 	add.w	r0, r7, #12
 8003ba4:	f000 f818 	bl	8003bd8 <core_set_error>
 8003ba8:	e72e      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003baa:	2217      	movs	r2, #23
 8003bac:	2113      	movs	r1, #19
 8003bae:	f107 000c 	add.w	r0, r7, #12
 8003bb2:	f000 f811 	bl	8003bd8 <core_set_error>
 8003bb6:	e727      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003bb8:	2219      	movs	r2, #25
 8003bba:	2113      	movs	r1, #19
 8003bbc:	f107 000c 	add.w	r0, r7, #12
 8003bc0:	f000 f80a 	bl	8003bd8 <core_set_error>
 8003bc4:	e720      	b.n	8003a08 <ai_platform_network_process+0x26c>
 8003bc6:	2221      	movs	r2, #33	@ 0x21
 8003bc8:	2113      	movs	r1, #19
 8003bca:	f107 000c 	add.w	r0, r7, #12
 8003bce:	f000 f803 	bl	8003bd8 <core_set_error>
 8003bd2:	e719      	b.n	8003a08 <ai_platform_network_process+0x26c>

08003bd4 <core_init>:
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	4770      	bx	lr

08003bd8 <core_set_error>:
 8003bd8:	4603      	mov	r3, r0
 8003bda:	7800      	ldrb	r0, [r0, #0]
 8003bdc:	b108      	cbz	r0, 8003be2 <core_set_error+0xa>
 8003bde:	2000      	movs	r0, #0
 8003be0:	4770      	bx	lr
 8003be2:	7019      	strb	r1, [r3, #0]
 8003be4:	6819      	ldr	r1, [r3, #0]
 8003be6:	f362 211f 	bfi	r1, r2, #8, #24
 8003bea:	2001      	movs	r0, #1
 8003bec:	6019      	str	r1, [r3, #0]
 8003bee:	4770      	bx	lr

08003bf0 <ai_check_custom_types>:
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	4b13      	ldr	r3, [pc, #76]	@ (8003c40 <ai_check_custom_types+0x50>)
 8003bf4:	9301      	str	r3, [sp, #4]
 8003bf6:	b118      	cbz	r0, 8003c00 <ai_check_custom_types+0x10>
 8003bf8:	7803      	ldrb	r3, [r0, #0]
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d002      	beq.n	8003c04 <ai_check_custom_types+0x14>
 8003bfe:	2000      	movs	r0, #0
 8003c00:	b002      	add	sp, #8
 8003c02:	4770      	bx	lr
 8003c04:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d004      	beq.n	8003c16 <ai_check_custom_types+0x26>
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	f080 0001 	eor.w	r0, r0, #1
 8003c12:	b002      	add	sp, #8
 8003c14:	4770      	bx	lr
 8003c16:	7842      	ldrb	r2, [r0, #1]
 8003c18:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	f100 0001 	add.w	r0, r0, #1
 8003c22:	d1f3      	bne.n	8003c0c <ai_check_custom_types+0x1c>
 8003c24:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003c28:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d1ed      	bne.n	8003c0c <ai_check_custom_types+0x1c>
 8003c30:	7842      	ldrb	r2, [r0, #1]
 8003c32:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d1e8      	bne.n	8003c0c <ai_check_custom_types+0x1c>
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	e7e7      	b.n	8003c0e <ai_check_custom_types+0x1e>
 8003c3e:	bf00      	nop
 8003c40:	84048403 	.word	0x84048403

08003c44 <ai_layers_init_all>:
 8003c44:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003c46:	4601      	mov	r1, r0
 8003c48:	b153      	cbz	r3, 8003c60 <ai_layers_init_all+0x1c>
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	60d9      	str	r1, [r3, #12]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	4293      	cmp	r3, r2
 8003c54:	f100 0001 	add.w	r0, r0, #1
 8003c58:	d003      	beq.n	8003c62 <ai_layers_init_all+0x1e>
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f6      	bne.n	8003c4c <ai_layers_init_all+0x8>
 8003c5e:	4770      	bx	lr
 8003c60:	4618      	mov	r0, r3
 8003c62:	4770      	bx	lr

08003c64 <ai_layers_post_init_all>:
 8003c64:	b538      	push	{r3, r4, r5, lr}
 8003c66:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003c68:	b1b4      	cbz	r4, 8003c98 <ai_layers_post_init_all+0x34>
 8003c6a:	6863      	ldr	r3, [r4, #4]
 8003c6c:	07db      	lsls	r3, r3, #31
 8003c6e:	f04f 0500 	mov.w	r5, #0
 8003c72:	d504      	bpl.n	8003c7e <ai_layers_post_init_all+0x1a>
 8003c74:	6a23      	ldr	r3, [r4, #32]
 8003c76:	4620      	mov	r0, r4
 8003c78:	b10b      	cbz	r3, 8003c7e <ai_layers_post_init_all+0x1a>
 8003c7a:	4798      	blx	r3
 8003c7c:	3501      	adds	r5, #1
 8003c7e:	6923      	ldr	r3, [r4, #16]
 8003c80:	42a3      	cmp	r3, r4
 8003c82:	d007      	beq.n	8003c94 <ai_layers_post_init_all+0x30>
 8003c84:	b133      	cbz	r3, 8003c94 <ai_layers_post_init_all+0x30>
 8003c86:	461c      	mov	r4, r3
 8003c88:	6863      	ldr	r3, [r4, #4]
 8003c8a:	07db      	lsls	r3, r3, #31
 8003c8c:	d4f2      	bmi.n	8003c74 <ai_layers_post_init_all+0x10>
 8003c8e:	6923      	ldr	r3, [r4, #16]
 8003c90:	42a3      	cmp	r3, r4
 8003c92:	d1f7      	bne.n	8003c84 <ai_layers_post_init_all+0x20>
 8003c94:	4628      	mov	r0, r5
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	4625      	mov	r5, r4
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	bd38      	pop	{r3, r4, r5, pc}
 8003c9e:	bf00      	nop

08003ca0 <ai_layers_forward_all>:
 8003ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca4:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8003ca8:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8003caa:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8003cac:	4604      	mov	r4, r0
 8003cae:	f1b8 0f00 	cmp.w	r8, #0
 8003cb2:	d02a      	beq.n	8003d0a <ai_layers_forward_all+0x6a>
 8003cb4:	b32d      	cbz	r5, 8003d02 <ai_layers_forward_all+0x62>
 8003cb6:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8003cb8:	4629      	mov	r1, r5
 8003cba:	2001      	movs	r0, #1
 8003cbc:	47c0      	blx	r8
 8003cbe:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8003cc0:	b1fe      	cbz	r6, 8003d02 <ai_layers_forward_all+0x62>
 8003cc2:	2700      	movs	r7, #0
 8003cc4:	4631      	mov	r1, r6
 8003cc6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003cc8:	2002      	movs	r0, #2
 8003cca:	47c0      	blx	r8
 8003ccc:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003cce:	4628      	mov	r0, r5
 8003cd0:	696b      	ldr	r3, [r5, #20]
 8003cd2:	4798      	blx	r3
 8003cd4:	692e      	ldr	r6, [r5, #16]
 8003cd6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003cd8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003cda:	42b5      	cmp	r5, r6
 8003cdc:	f04f 0003 	mov.w	r0, #3
 8003ce0:	d007      	beq.n	8003cf2 <ai_layers_forward_all+0x52>
 8003ce2:	47c0      	blx	r8
 8003ce4:	3701      	adds	r7, #1
 8003ce6:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8003ce8:	2e00      	cmp	r6, #0
 8003cea:	d1eb      	bne.n	8003cc4 <ai_layers_forward_all+0x24>
 8003cec:	4638      	mov	r0, r7
 8003cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cf2:	2003      	movs	r0, #3
 8003cf4:	47c0      	blx	r8
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	3701      	adds	r7, #1
 8003cfa:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d02:	2700      	movs	r7, #0
 8003d04:	4638      	mov	r0, r7
 8003d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d0a:	2d00      	cmp	r5, #0
 8003d0c:	d0f9      	beq.n	8003d02 <ai_layers_forward_all+0x62>
 8003d0e:	4647      	mov	r7, r8
 8003d10:	696b      	ldr	r3, [r5, #20]
 8003d12:	4628      	mov	r0, r5
 8003d14:	4798      	blx	r3
 8003d16:	462b      	mov	r3, r5
 8003d18:	692d      	ldr	r5, [r5, #16]
 8003d1a:	429d      	cmp	r5, r3
 8003d1c:	d004      	beq.n	8003d28 <ai_layers_forward_all+0x88>
 8003d1e:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8003d20:	3701      	adds	r7, #1
 8003d22:	2d00      	cmp	r5, #0
 8003d24:	d1f4      	bne.n	8003d10 <ai_layers_forward_all+0x70>
 8003d26:	e7e1      	b.n	8003cec <ai_layers_forward_all+0x4c>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003d2c:	3701      	adds	r7, #1
 8003d2e:	e7dd      	b.n	8003cec <ai_layers_forward_all+0x4c>

08003d30 <forward_dense>:
 8003d30:	6982      	ldr	r2, [r0, #24]
 8003d32:	8813      	ldrh	r3, [r2, #0]
 8003d34:	b90b      	cbnz	r3, 8003d3a <forward_dense+0xa>
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	deff      	udf	#255	@ 0xff
 8003d3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3e:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8003d42:	f8da 0004 	ldr.w	r0, [sl, #4]
 8003d46:	b08e      	sub	sp, #56	@ 0x38
 8003d48:	b100      	cbz	r0, 8003d4c <forward_dense+0x1c>
 8003d4a:	6800      	ldr	r0, [r0, #0]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d061      	beq.n	8003e14 <forward_dense+0xe4>
 8003d50:	f8da 2010 	ldr.w	r2, [sl, #16]
 8003d54:	b102      	cbz	r2, 8003d58 <forward_dense+0x28>
 8003d56:	6812      	ldr	r2, [r2, #0]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d035      	beq.n	8003dc8 <forward_dense+0x98>
 8003d5c:	f8da 501c 	ldr.w	r5, [sl, #28]
 8003d60:	2d00      	cmp	r5, #0
 8003d62:	d055      	beq.n	8003e10 <forward_dense+0xe0>
 8003d64:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8003d68:	6829      	ldr	r1, [r5, #0]
 8003d6a:	2c01      	cmp	r4, #1
 8003d6c:	d955      	bls.n	8003e1a <forward_dense+0xea>
 8003d6e:	686d      	ldr	r5, [r5, #4]
 8003d70:	698e      	ldr	r6, [r1, #24]
 8003d72:	68c4      	ldr	r4, [r0, #12]
 8003d74:	68d1      	ldr	r1, [r2, #12]
 8003d76:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8003d7a:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003d7e:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8003d82:	6831      	ldr	r1, [r6, #0]
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	fb07 f804 	mul.w	r8, r7, r4
 8003d8a:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8003d8e:	d046      	beq.n	8003e1e <forward_dense+0xee>
 8003d90:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8003d94:	b11c      	cbz	r4, 8003d9e <forward_dense+0x6e>
 8003d96:	6824      	ldr	r4, [r4, #0]
 8003d98:	b10c      	cbz	r4, 8003d9e <forward_dense+0x6e>
 8003d9a:	69a3      	ldr	r3, [r4, #24]
 8003d9c:	689c      	ldr	r4, [r3, #8]
 8003d9e:	6983      	ldr	r3, [r0, #24]
 8003da0:	6992      	ldr	r2, [r2, #24]
 8003da2:	6899      	ldr	r1, [r3, #8]
 8003da4:	6890      	ldr	r0, [r2, #8]
 8003da6:	b10d      	cbz	r5, 8003dac <forward_dense+0x7c>
 8003da8:	69ab      	ldr	r3, [r5, #24]
 8003daa:	689d      	ldr	r5, [r3, #8]
 8003dac:	4f1d      	ldr	r7, [pc, #116]	@ (8003e24 <forward_dense+0xf4>)
 8003dae:	45bc      	cmp	ip, r7
 8003db0:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8003db4:	d022      	beq.n	8003dfc <forward_dense+0xcc>
 8003db6:	4e1c      	ldr	r6, [pc, #112]	@ (8003e28 <forward_dense+0xf8>)
 8003db8:	45b4      	cmp	ip, r6
 8003dba:	d015      	beq.n	8003de8 <forward_dense+0xb8>
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e2c <forward_dense+0xfc>)
 8003dbe:	459c      	cmp	ip, r3
 8003dc0:	d005      	beq.n	8003dce <forward_dense+0x9e>
 8003dc2:	b00e      	add	sp, #56	@ 0x38
 8003dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dc8:	2300      	movs	r3, #0
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	deff      	udf	#255	@ 0xff
 8003dce:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8003dd2:	a807      	add	r0, sp, #28
 8003dd4:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8003dd8:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8003ddc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003dde:	f000 f9f3 	bl	80041c8 <forward_lite_dense_if32of32wf32>
 8003de2:	b00e      	add	sp, #56	@ 0x38
 8003de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de8:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8003dec:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8003df0:	9400      	str	r4, [sp, #0]
 8003df2:	f000 fb3f 	bl	8004474 <forward_lite_dense_if32of32wf32_lut4>
 8003df6:	b00e      	add	sp, #56	@ 0x38
 8003df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dfc:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8003e00:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8003e04:	9400      	str	r4, [sp, #0]
 8003e06:	f000 fc79 	bl	80046fc <forward_lite_dense_if32of32wf32_lut8>
 8003e0a:	b00e      	add	sp, #56	@ 0x38
 8003e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e10:	4629      	mov	r1, r5
 8003e12:	e7ad      	b.n	8003d70 <forward_dense+0x40>
 8003e14:	2300      	movs	r3, #0
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	deff      	udf	#255	@ 0xff
 8003e1a:	2500      	movs	r5, #0
 8003e1c:	e7a8      	b.n	8003d70 <forward_dense+0x40>
 8003e1e:	2300      	movs	r3, #0
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	deff      	udf	#255	@ 0xff
 8003e24:	00d01040 	.word	0x00d01040
 8003e28:	00f01040 	.word	0x00f01040
 8003e2c:	00821040 	.word	0x00821040

08003e30 <forward_relu>:
 8003e30:	6982      	ldr	r2, [r0, #24]
 8003e32:	8813      	ldrh	r3, [r2, #0]
 8003e34:	b90b      	cbnz	r3, 8003e3a <forward_relu+0xa>
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	deff      	udf	#255	@ 0xff
 8003e3a:	b470      	push	{r4, r5, r6}
 8003e3c:	6852      	ldr	r2, [r2, #4]
 8003e3e:	6854      	ldr	r4, [r2, #4]
 8003e40:	b104      	cbz	r4, 8003e44 <forward_relu+0x14>
 8003e42:	6824      	ldr	r4, [r4, #0]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	f000 8088 	beq.w	8003f5a <forward_relu+0x12a>
 8003e4a:	6913      	ldr	r3, [r2, #16]
 8003e4c:	b103      	cbz	r3, 8003e50 <forward_relu+0x20>
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6999      	ldr	r1, [r3, #24]
 8003e52:	69a2      	ldr	r2, [r4, #24]
 8003e54:	68a3      	ldr	r3, [r4, #8]
 8003e56:	69c6      	ldr	r6, [r0, #28]
 8003e58:	6888      	ldr	r0, [r1, #8]
 8003e5a:	6891      	ldr	r1, [r2, #8]
 8003e5c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8003e60:	b196      	cbz	r6, 8003e88 <forward_relu+0x58>
 8003e62:	6872      	ldr	r2, [r6, #4]
 8003e64:	2a01      	cmp	r2, #1
 8003e66:	d03b      	beq.n	8003ee0 <forward_relu+0xb0>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d06d      	beq.n	8003f48 <forward_relu+0x118>
 8003e6c:	68e5      	ldr	r5, [r4, #12]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003e74:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003e78:	429d      	cmp	r5, r3
 8003e7a:	fb04 f202 	mul.w	r2, r4, r2
 8003e7e:	d1f9      	bne.n	8003e74 <forward_relu+0x44>
 8003e80:	68b3      	ldr	r3, [r6, #8]
 8003e82:	bc70      	pop	{r4, r5, r6}
 8003e84:	f000 b928 	b.w	80040d8 <forward_lite_nl_relu_generic_if32of32_kernel>
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d05f      	beq.n	8003f4c <forward_relu+0x11c>
 8003e8c:	68e5      	ldr	r5, [r4, #12]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003e94:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003e98:	429d      	cmp	r5, r3
 8003e9a:	fb04 f202 	mul.w	r2, r4, r2
 8003e9e:	d1f9      	bne.n	8003e94 <forward_relu+0x64>
 8003ea0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003ea4:	3a01      	subs	r2, #1
 8003ea6:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8003eaa:	428c      	cmp	r4, r1
 8003eac:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8003eb0:	d314      	bcc.n	8003edc <forward_relu+0xac>
 8003eb2:	1a61      	subs	r1, r4, r1
 8003eb4:	f021 0103 	bic.w	r1, r1, #3
 8003eb8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003f60 <forward_relu+0x130>
 8003ebc:	1d23      	adds	r3, r4, #4
 8003ebe:	3004      	adds	r0, #4
 8003ec0:	1a62      	subs	r2, r4, r1
 8003ec2:	ed73 7a01 	vldmdb	r3!, {s15}
 8003ec6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ece:	bfb8      	it	lt
 8003ed0:	eef0 7a47 	vmovlt.f32	s15, s14
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	ed60 7a01 	vstmdb	r0!, {s15}
 8003eda:	d1f2      	bne.n	8003ec2 <forward_relu+0x92>
 8003edc:	bc70      	pop	{r4, r5, r6}
 8003ede:	4770      	bx	lr
 8003ee0:	b3b3      	cbz	r3, 8003f50 <forward_relu+0x120>
 8003ee2:	68e5      	ldr	r5, [r4, #12]
 8003ee4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003ee8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003eec:	429d      	cmp	r5, r3
 8003eee:	fb04 f202 	mul.w	r2, r4, r2
 8003ef2:	d1f9      	bne.n	8003ee8 <forward_relu+0xb8>
 8003ef4:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	68b3      	ldr	r3, [r6, #8]
 8003efc:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8003f00:	428c      	cmp	r4, r1
 8003f02:	ed93 7a00 	vldr	s14, [r3]
 8003f06:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8003f0a:	d3e7      	bcc.n	8003edc <forward_relu+0xac>
 8003f0c:	1a61      	subs	r1, r4, r1
 8003f0e:	f021 0103 	bic.w	r1, r1, #3
 8003f12:	2500      	movs	r5, #0
 8003f14:	1d23      	adds	r3, r4, #4
 8003f16:	1a62      	subs	r2, r4, r1
 8003f18:	3004      	adds	r0, #4
 8003f1a:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f26:	d50a      	bpl.n	8003f3e <forward_relu+0x10e>
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	ed60 7a01 	vstmdb	r0!, {s15}
 8003f2e:	d0d5      	beq.n	8003edc <forward_relu+0xac>
 8003f30:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f3c:	d4f4      	bmi.n	8003f28 <forward_relu+0xf8>
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	f840 5d04 	str.w	r5, [r0, #-4]!
 8003f44:	d1e9      	bne.n	8003f1a <forward_relu+0xea>
 8003f46:	e7c9      	b.n	8003edc <forward_relu+0xac>
 8003f48:	2201      	movs	r2, #1
 8003f4a:	e799      	b.n	8003e80 <forward_relu+0x50>
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	e7b0      	b.n	8003eb2 <forward_relu+0x82>
 8003f50:	68b3      	ldr	r3, [r6, #8]
 8003f52:	460c      	mov	r4, r1
 8003f54:	ed93 7a00 	vldr	s14, [r3]
 8003f58:	e7d8      	b.n	8003f0c <forward_relu+0xdc>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	deff      	udf	#255	@ 0xff
 8003f60:	00000000 	.word	0x00000000

08003f64 <forward_sm>:
 8003f64:	6982      	ldr	r2, [r0, #24]
 8003f66:	8813      	ldrh	r3, [r2, #0]
 8003f68:	b90b      	cbnz	r3, 8003f6e <forward_sm+0xa>
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	deff      	udf	#255	@ 0xff
 8003f6e:	b570      	push	{r4, r5, r6, lr}
 8003f70:	6852      	ldr	r2, [r2, #4]
 8003f72:	6855      	ldr	r5, [r2, #4]
 8003f74:	b082      	sub	sp, #8
 8003f76:	b105      	cbz	r5, 8003f7a <forward_sm+0x16>
 8003f78:	682d      	ldr	r5, [r5, #0]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d030      	beq.n	8003fe0 <forward_sm+0x7c>
 8003f7e:	6916      	ldr	r6, [r2, #16]
 8003f80:	b106      	cbz	r6, 8003f84 <forward_sm+0x20>
 8003f82:	6836      	ldr	r6, [r6, #0]
 8003f84:	68ab      	ldr	r3, [r5, #8]
 8003f86:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8003f8a:	d027      	beq.n	8003fdc <forward_sm+0x78>
 8003f8c:	68ec      	ldr	r4, [r5, #12]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8003f94:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003f98:	429c      	cmp	r4, r3
 8003f9a:	fb01 f202 	mul.w	r2, r1, r2
 8003f9e:	d1f9      	bne.n	8003f94 <forward_sm+0x30>
 8003fa0:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8003fa4:	69b0      	ldr	r0, [r6, #24]
 8003fa6:	4563      	cmp	r3, ip
 8003fa8:	bfb8      	it	lt
 8003faa:	68e9      	ldrlt	r1, [r5, #12]
 8003fac:	6880      	ldr	r0, [r0, #8]
 8003fae:	bfb8      	it	lt
 8003fb0:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8003fb4:	6929      	ldr	r1, [r5, #16]
 8003fb6:	bfa8      	it	ge
 8003fb8:	2401      	movge	r4, #1
 8003fba:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003fbe:	bfbc      	itt	lt
 8003fc0:	6969      	ldrlt	r1, [r5, #20]
 8003fc2:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8003fc6:	69a9      	ldr	r1, [r5, #24]
 8003fc8:	bfb8      	it	lt
 8003fca:	089b      	lsrlt	r3, r3, #2
 8003fcc:	6889      	ldr	r1, [r1, #8]
 8003fce:	9400      	str	r4, [sp, #0]
 8003fd0:	bfa8      	it	ge
 8003fd2:	2300      	movge	r3, #0
 8003fd4:	f000 fcde 	bl	8004994 <forward_lite_nl_softmax_if32of32>
 8003fd8:	b002      	add	sp, #8
 8003fda:	bd70      	pop	{r4, r5, r6, pc}
 8003fdc:	2201      	movs	r2, #1
 8003fde:	e7df      	b.n	8003fa0 <forward_sm+0x3c>
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	deff      	udf	#255	@ 0xff
 8003fe6:	bf00      	nop

08003fe8 <forward_lite_nl_softmax_if32of32_kernel>:
 8003fe8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fec:	ed2d 8b02 	vpush	{d8}
 8003ff0:	2a01      	cmp	r2, #1
 8003ff2:	ed91 8a00 	vldr	s16, [r1]
 8003ff6:	460c      	mov	r4, r1
 8003ff8:	4690      	mov	r8, r2
 8003ffa:	4681      	mov	r9, r0
 8003ffc:	469a      	mov	sl, r3
 8003ffe:	d964      	bls.n	80040ca <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8004000:	2b01      	cmp	r3, #1
 8004002:	d14e      	bne.n	80040a2 <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8004004:	1d0b      	adds	r3, r1, #4
 8004006:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800400a:	ecf3 7a01 	vldmia	r3!, {s15}
 800400e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004016:	bfb8      	it	lt
 8004018:	eeb0 8a67 	vmovlt.f32	s16, s15
 800401c:	4293      	cmp	r3, r2
 800401e:	d1f4      	bne.n	800400a <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8004020:	f04f 0b04 	mov.w	fp, #4
 8004024:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 80040d4 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8004028:	464f      	mov	r7, r9
 800402a:	464e      	mov	r6, r9
 800402c:	2500      	movs	r5, #0
 800402e:	ed94 0a00 	vldr	s0, [r4]
 8004032:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004036:	f001 ffef 	bl	8006018 <expf>
 800403a:	462b      	mov	r3, r5
 800403c:	3501      	adds	r5, #1
 800403e:	45a8      	cmp	r8, r5
 8004040:	ed86 0a00 	vstr	s0, [r6]
 8004044:	ee78 8a80 	vadd.f32	s17, s17, s0
 8004048:	445c      	add	r4, fp
 800404a:	445e      	add	r6, fp
 800404c:	d1ef      	bne.n	800402e <forward_lite_nl_softmax_if32of32_kernel+0x46>
 800404e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004056:	d010      	beq.n	800407a <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8004058:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800405c:	f1ba 0f01 	cmp.w	sl, #1
 8004060:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8004064:	d10d      	bne.n	8004082 <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 8004066:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 800406a:	edd7 7a00 	vldr	s15, [r7]
 800406e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004072:	ece7 7a01 	vstmia	r7!, {s15}
 8004076:	45b9      	cmp	r9, r7
 8004078:	d1f7      	bne.n	800406a <forward_lite_nl_softmax_if32of32_kernel+0x82>
 800407a:	ecbd 8b02 	vpop	{d8}
 800407e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004082:	2100      	movs	r1, #0
 8004084:	edd7 7a00 	vldr	s15, [r7]
 8004088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800408c:	428b      	cmp	r3, r1
 800408e:	edc7 7a00 	vstr	s15, [r7]
 8004092:	f101 0101 	add.w	r1, r1, #1
 8004096:	445f      	add	r7, fp
 8004098:	d1f4      	bne.n	8004084 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 800409a:	ecbd 8b02 	vpop	{d8}
 800409e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040a2:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 80040a6:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 80040aa:	2301      	movs	r3, #1
 80040ac:	edd2 7a00 	vldr	s15, [r2]
 80040b0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80040b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b8:	f103 0301 	add.w	r3, r3, #1
 80040bc:	bfb8      	it	lt
 80040be:	eeb0 8a67 	vmovlt.f32	s16, s15
 80040c2:	4598      	cmp	r8, r3
 80040c4:	445a      	add	r2, fp
 80040c6:	d1f1      	bne.n	80040ac <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 80040c8:	e7ac      	b.n	8004024 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 80040ca:	2a00      	cmp	r2, #0
 80040cc:	d0d5      	beq.n	800407a <forward_lite_nl_softmax_if32of32_kernel+0x92>
 80040ce:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 80040d2:	e7a7      	b.n	8004024 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 80040d4:	00000000 	.word	0x00000000

080040d8 <forward_lite_nl_relu_generic_if32of32_kernel>:
 80040d8:	b500      	push	{lr}
 80040da:	edd3 6a02 	vldr	s13, [r3, #8]
 80040de:	ed93 7a00 	vldr	s14, [r3]
 80040e2:	ed93 6a01 	vldr	s12, [r3, #4]
 80040e6:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 80040ea:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80040ee:	f10c 3cff 	add.w	ip, ip, #4294967295
 80040f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040f6:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 80040fa:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 80040fe:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8004102:	d422      	bmi.n	800414a <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8004104:	428a      	cmp	r2, r1
 8004106:	d31e      	bcc.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004108:	1d13      	adds	r3, r2, #4
 800410a:	3004      	adds	r0, #4
 800410c:	eba2 020e 	sub.w	r2, r2, lr
 8004110:	e00c      	b.n	800412c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411a:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800411e:	db01      	blt.n	8004124 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 8004120:	ee65 7a86 	vmul.f32	s15, s11, s12
 8004124:	4293      	cmp	r3, r2
 8004126:	ed60 7a01 	vstmdb	r0!, {s15}
 800412a:	d00c      	beq.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800412c:	ed73 7a01 	vldmdb	r3!, {s15}
 8004130:	eef4 6ae7 	vcmpe.f32	s13, s15
 8004134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004138:	daeb      	bge.n	8004112 <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800413a:	eef0 7a66 	vmov.f32	s15, s13
 800413e:	4293      	cmp	r3, r2
 8004140:	ed60 7a01 	vstmdb	r0!, {s15}
 8004144:	d1f2      	bne.n	800412c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004146:	f85d fb04 	ldr.w	pc, [sp], #4
 800414a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800414e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004152:	d015      	beq.n	8004180 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 8004154:	428a      	cmp	r2, r1
 8004156:	d3f6      	bcc.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004158:	1d13      	adds	r3, r2, #4
 800415a:	3004      	adds	r0, #4
 800415c:	eba2 020e 	sub.w	r2, r2, lr
 8004160:	ed73 7a01 	vldmdb	r3!, {s15}
 8004164:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800416c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004170:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004174:	d822      	bhi.n	80041bc <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8004176:	4293      	cmp	r3, r2
 8004178:	ed60 6a01 	vstmdb	r0!, {s13}
 800417c:	d1f0      	bne.n	8004160 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800417e:	e7e2      	b.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004180:	428a      	cmp	r2, r1
 8004182:	d3e0      	bcc.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004184:	1d13      	adds	r3, r2, #4
 8004186:	2100      	movs	r1, #0
 8004188:	3004      	adds	r0, #4
 800418a:	eba2 020e 	sub.w	r2, r2, lr
 800418e:	ed73 7a01 	vldmdb	r3!, {s15}
 8004192:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800419a:	dd0a      	ble.n	80041b2 <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 800419c:	429a      	cmp	r2, r3
 800419e:	ed60 7a01 	vstmdb	r0!, {s15}
 80041a2:	d0d0      	beq.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80041a4:	ed73 7a01 	vldmdb	r3!, {s15}
 80041a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b0:	dcf4      	bgt.n	800419c <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 80041b2:	429a      	cmp	r2, r3
 80041b4:	f840 1d04 	str.w	r1, [r0, #-4]!
 80041b8:	d1e9      	bne.n	800418e <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 80041ba:	e7c4      	b.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80041bc:	4293      	cmp	r3, r2
 80041be:	ed60 7a01 	vstmdb	r0!, {s15}
 80041c2:	d1cd      	bne.n	8004160 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80041c4:	e7bf      	b.n	8004146 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80041c6:	bf00      	nop

080041c8 <forward_lite_dense_if32of32wf32>:
 80041c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041cc:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 80041d0:	6801      	ldr	r1, [r0, #0]
 80041d2:	fb03 f30c 	mul.w	r3, r3, ip
 80041d6:	4602      	mov	r2, r0
 80041d8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80041dc:	4281      	cmp	r1, r0
 80041de:	6857      	ldr	r7, [r2, #4]
 80041e0:	b083      	sub	sp, #12
 80041e2:	f080 811f 	bcs.w	8004424 <forward_lite_dense_if32of32wf32+0x25c>
 80041e6:	6915      	ldr	r5, [r2, #16]
 80041e8:	ea4f 068c 	mov.w	r6, ip, lsl #2
 80041ec:	4664      	mov	r4, ip
 80041ee:	eb01 0806 	add.w	r8, r1, r6
 80041f2:	4588      	cmp	r8, r1
 80041f4:	6896      	ldr	r6, [r2, #8]
 80041f6:	f240 8109 	bls.w	800440c <forward_lite_dense_if32of32wf32+0x244>
 80041fa:	f1a5 0e10 	sub.w	lr, r5, #16
 80041fe:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8004202:	e9cd 0100 	strd	r0, r1, [sp]
 8004206:	f10e 0e01 	add.w	lr, lr, #1
 800420a:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800420e:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8004212:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8004216:	468c      	mov	ip, r1
 8004218:	2d0f      	cmp	r5, #15
 800421a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004470 <forward_lite_dense_if32of32wf32+0x2a8>
 800421e:	f240 8104 	bls.w	800442a <forward_lite_dense_if32of32wf32+0x262>
 8004222:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8004226:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800422a:	4628      	mov	r0, r5
 800422c:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8004230:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8004234:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8004238:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800423c:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8004240:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 8004244:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8004248:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800424c:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8004250:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8004254:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8004258:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800425c:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8004260:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004264:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8004268:	eee6 7a26 	vfma.f32	s15, s12, s13
 800426c:	3810      	subs	r0, #16
 800426e:	280f      	cmp	r0, #15
 8004270:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 8004274:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8004278:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800427c:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8004280:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8004284:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8004288:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800428c:	eee4 7a86 	vfma.f32	s15, s9, s12
 8004290:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8004294:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8004298:	eee5 7a25 	vfma.f32	s15, s10, s11
 800429c:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 80042a0:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 80042a4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042a8:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 80042ac:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 80042b0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80042b4:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 80042b8:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80042bc:	eee4 7a24 	vfma.f32	s15, s8, s9
 80042c0:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 80042c4:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 80042c8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80042cc:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 80042d0:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 80042d4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042d8:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 80042dc:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 80042e0:	eee1 7a21 	vfma.f32	s15, s2, s3
 80042e4:	eee2 7a22 	vfma.f32	s15, s4, s5
 80042e8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80042ec:	eee4 7a24 	vfma.f32	s15, s8, s9
 80042f0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80042f4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80042fc:	d896      	bhi.n	800422c <forward_lite_dense_if32of32wf32+0x64>
 80042fe:	eb06 010b 	add.w	r1, r6, fp
 8004302:	f005 000f 	and.w	r0, r5, #15
 8004306:	4673      	mov	r3, lr
 8004308:	2803      	cmp	r0, #3
 800430a:	d95f      	bls.n	80043cc <forward_lite_dense_if32of32wf32+0x204>
 800430c:	edd1 6a01 	vldr	s13, [r1, #4]
 8004310:	edd3 7a01 	vldr	s15, [r3, #4]
 8004314:	ed93 6a00 	vldr	s12, [r3]
 8004318:	ed93 5a02 	vldr	s10, [r3, #8]
 800431c:	edd1 5a02 	vldr	s11, [r1, #8]
 8004320:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004324:	edd1 6a00 	vldr	s13, [r1]
 8004328:	eee6 7a26 	vfma.f32	s15, s12, s13
 800432c:	1f04      	subs	r4, r0, #4
 800432e:	2c03      	cmp	r4, #3
 8004330:	ed93 6a03 	vldr	s12, [r3, #12]
 8004334:	edd1 6a03 	vldr	s13, [r1, #12]
 8004338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800433c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004340:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004344:	eeb0 7a67 	vmov.f32	s14, s15
 8004348:	d938      	bls.n	80043bc <forward_lite_dense_if32of32wf32+0x1f4>
 800434a:	edd1 6a05 	vldr	s13, [r1, #20]
 800434e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004352:	ed93 6a04 	vldr	s12, [r3, #16]
 8004356:	ed93 5a06 	vldr	s10, [r3, #24]
 800435a:	edd1 5a06 	vldr	s11, [r1, #24]
 800435e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004362:	edd1 6a04 	vldr	s13, [r1, #16]
 8004366:	eee6 7a26 	vfma.f32	s15, s12, s13
 800436a:	f1a0 0a08 	sub.w	sl, r0, #8
 800436e:	f1ba 0f03 	cmp.w	sl, #3
 8004372:	ed93 6a07 	vldr	s12, [r3, #28]
 8004376:	edd1 6a07 	vldr	s13, [r1, #28]
 800437a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800437e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004382:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004386:	d919      	bls.n	80043bc <forward_lite_dense_if32of32wf32+0x1f4>
 8004388:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800438c:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8004390:	ed91 6a08 	vldr	s12, [r1, #32]
 8004394:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004398:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800439c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80043a0:	edd3 6a08 	vldr	s13, [r3, #32]
 80043a4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80043a8:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 80043ac:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80043b0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80043b4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80043b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043bc:	08a4      	lsrs	r4, r4, #2
 80043be:	3401      	adds	r4, #1
 80043c0:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 80043c4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80043c8:	f000 0003 	and.w	r0, r0, #3
 80043cc:	b1a8      	cbz	r0, 80043fa <forward_lite_dense_if32of32wf32+0x232>
 80043ce:	edd3 6a00 	vldr	s13, [r3]
 80043d2:	edd1 7a00 	vldr	s15, [r1]
 80043d6:	2801      	cmp	r0, #1
 80043d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80043dc:	d00d      	beq.n	80043fa <forward_lite_dense_if32of32wf32+0x232>
 80043de:	edd3 6a01 	vldr	s13, [r3, #4]
 80043e2:	edd1 7a01 	vldr	s15, [r1, #4]
 80043e6:	2802      	cmp	r0, #2
 80043e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80043ec:	d005      	beq.n	80043fa <forward_lite_dense_if32of32wf32+0x232>
 80043ee:	edd1 6a02 	vldr	s13, [r1, #8]
 80043f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80043f6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80043fa:	444e      	add	r6, r9
 80043fc:	ecac 7a01 	vstmia	ip!, {s14}
 8004400:	45e0      	cmp	r8, ip
 8004402:	f63f af09 	bhi.w	8004218 <forward_lite_dense_if32of32wf32+0x50>
 8004406:	e9dd 0100 	ldrd	r0, r1, [sp]
 800440a:	6954      	ldr	r4, [r2, #20]
 800440c:	68d3      	ldr	r3, [r2, #12]
 800440e:	b983      	cbnz	r3, 8004432 <forward_lite_dense_if32of32wf32+0x26a>
 8004410:	6915      	ldr	r5, [r2, #16]
 8004412:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004416:	4288      	cmp	r0, r1
 8004418:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800441c:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004420:	f63f aee5 	bhi.w	80041ee <forward_lite_dense_if32of32wf32+0x26>
 8004424:	b003      	add	sp, #12
 8004426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800442a:	4628      	mov	r0, r5
 800442c:	4631      	mov	r1, r6
 800442e:	463b      	mov	r3, r7
 8004430:	e76a      	b.n	8004308 <forward_lite_dense_if32of32wf32+0x140>
 8004432:	2c00      	cmp	r4, #0
 8004434:	d0ec      	beq.n	8004410 <forward_lite_dense_if32of32wf32+0x248>
 8004436:	edd1 7a00 	vldr	s15, [r1]
 800443a:	ed93 7a00 	vldr	s14, [r3]
 800443e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004442:	edc1 7a00 	vstr	s15, [r1]
 8004446:	6954      	ldr	r4, [r2, #20]
 8004448:	2c01      	cmp	r4, #1
 800444a:	d9e1      	bls.n	8004410 <forward_lite_dense_if32of32wf32+0x248>
 800444c:	1d0d      	adds	r5, r1, #4
 800444e:	2301      	movs	r3, #1
 8004450:	68d4      	ldr	r4, [r2, #12]
 8004452:	ed95 7a00 	vldr	s14, [r5]
 8004456:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800445a:	edd4 7a00 	vldr	s15, [r4]
 800445e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004462:	3301      	adds	r3, #1
 8004464:	ece5 7a01 	vstmia	r5!, {s15}
 8004468:	6954      	ldr	r4, [r2, #20]
 800446a:	429c      	cmp	r4, r3
 800446c:	d8f0      	bhi.n	8004450 <forward_lite_dense_if32of32wf32+0x288>
 800446e:	e7cf      	b.n	8004410 <forward_lite_dense_if32of32wf32+0x248>
 8004470:	00000000 	.word	0x00000000

08004474 <forward_lite_dense_if32of32wf32_lut4>:
 8004474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004478:	b08d      	sub	sp, #52	@ 0x34
 800447a:	4604      	mov	r4, r0
 800447c:	920a      	str	r2, [sp, #40]	@ 0x28
 800447e:	4618      	mov	r0, r3
 8004480:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8004484:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004490:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8004494:	460d      	mov	r5, r1
 8004496:	9308      	str	r3, [sp, #32]
 8004498:	f1b8 0f00 	cmp.w	r8, #0
 800449c:	d004      	beq.n	80044a8 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800449e:	2240      	movs	r2, #64	@ 0x40
 80044a0:	4641      	mov	r1, r8
 80044a2:	f000 faa9 	bl	80049f8 <st_int8_copy>
 80044a6:	4640      	mov	r0, r8
 80044a8:	9b08      	ldr	r3, [sp, #32]
 80044aa:	429c      	cmp	r4, r3
 80044ac:	f080 8108 	bcs.w	80046c0 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80044b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80044b2:	9405      	str	r4, [sp, #20]
 80044b4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80044b8:	f007 0301 	and.w	r3, r7, #1
 80044bc:	08fa      	lsrs	r2, r7, #3
 80044be:	9303      	str	r3, [sp, #12]
 80044c0:	00bb      	lsls	r3, r7, #2
 80044c2:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 80044c6:	9202      	str	r2, [sp, #8]
 80044c8:	f027 0901 	bic.w	r9, r7, #1
 80044cc:	0092      	lsls	r2, r2, #2
 80044ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044d0:	9b05      	ldr	r3, [sp, #20]
 80044d2:	9204      	str	r2, [sp, #16]
 80044d4:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 80044d8:	f105 0120 	add.w	r1, r5, #32
 80044dc:	46e6      	mov	lr, ip
 80044de:	f8cd c01c 	str.w	ip, [sp, #28]
 80044e2:	465c      	mov	r4, fp
 80044e4:	9617      	str	r6, [sp, #92]	@ 0x5c
 80044e6:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 80044ea:	9a07      	ldr	r2, [sp, #28]
 80044ec:	eb03 0a02 	add.w	sl, r3, r2
 80044f0:	459a      	cmp	sl, r3
 80044f2:	f1a1 0220 	sub.w	r2, r1, #32
 80044f6:	9206      	str	r2, [sp, #24]
 80044f8:	f240 80e5 	bls.w	80046c6 <forward_lite_dense_if32of32wf32_lut4+0x252>
 80044fc:	f109 3bff 	add.w	fp, r9, #4294967295
 8004500:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004502:	4698      	mov	r8, r3
 8004504:	465d      	mov	r5, fp
 8004506:	9b02      	ldr	r3, [sp, #8]
 8004508:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80046f8 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80bc 	beq.w	800468a <forward_lite_dense_if32of32wf32_lut4+0x216>
 8004512:	9b04      	ldr	r3, [sp, #16]
 8004514:	eb02 0c03 	add.w	ip, r2, r3
 8004518:	460b      	mov	r3, r1
 800451a:	7817      	ldrb	r7, [r2, #0]
 800451c:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8004520:	7856      	ldrb	r6, [r2, #1]
 8004522:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8004526:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800452a:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800452e:	ed13 5a04 	vldr	s10, [r3, #-16]
 8004532:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004536:	ed13 6a02 	vldr	s12, [r3, #-8]
 800453a:	ed53 6a01 	vldr	s13, [r3, #-4]
 800453e:	f007 0e0f 	and.w	lr, r7, #15
 8004542:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004546:	edde 7a00 	vldr	s15, [lr]
 800454a:	093f      	lsrs	r7, r7, #4
 800454c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004550:	ed97 3a00 	vldr	s6, [r7]
 8004554:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8004558:	0937      	lsrs	r7, r6, #4
 800455a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800455e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004562:	f006 060f 	and.w	r6, r6, #15
 8004566:	edd7 3a00 	vldr	s7, [r7]
 800456a:	7897      	ldrb	r7, [r2, #2]
 800456c:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004570:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004574:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8004578:	ed96 4a00 	vldr	s8, [r6]
 800457c:	78d6      	ldrb	r6, [r2, #3]
 800457e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004582:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004586:	f007 070f 	and.w	r7, r7, #15
 800458a:	edde 4a00 	vldr	s9, [lr]
 800458e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004592:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004596:	3204      	adds	r2, #4
 8004598:	ed97 5a00 	vldr	s10, [r7]
 800459c:	0937      	lsrs	r7, r6, #4
 800459e:	eee5 7a25 	vfma.f32	s15, s10, s11
 80045a2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80045a6:	f006 060f 	and.w	r6, r6, #15
 80045aa:	edd7 5a00 	vldr	s11, [r7]
 80045ae:	eee5 7a86 	vfma.f32	s15, s11, s12
 80045b2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80045b6:	4562      	cmp	r2, ip
 80045b8:	ed96 6a00 	vldr	s12, [r6]
 80045bc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80045c0:	f103 0320 	add.w	r3, r3, #32
 80045c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80045c8:	d1a7      	bne.n	800451a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 80045ca:	46a6      	mov	lr, r4
 80045cc:	45ce      	cmp	lr, r9
 80045ce:	d261      	bcs.n	8004694 <forward_lite_dense_if32of32wf32_lut4+0x220>
 80045d0:	eba5 070e 	sub.w	r7, r5, lr
 80045d4:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 80045d8:	f10e 0208 	add.w	r2, lr, #8
 80045dc:	f10c 36ff 	add.w	r6, ip, #4294967295
 80045e0:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 80045e4:	f8cd a004 	str.w	sl, [sp, #4]
 80045e8:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 80045ec:	ed52 5a01 	vldr	s11, [r2, #-4]
 80045f0:	ed52 6a02 	vldr	s13, [r2, #-8]
 80045f4:	f003 0a0f 	and.w	sl, r3, #15
 80045f8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80045fc:	edda 7a00 	vldr	s15, [sl]
 8004600:	091b      	lsrs	r3, r3, #4
 8004602:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004606:	ed93 6a00 	vldr	s12, [r3]
 800460a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800460e:	42b7      	cmp	r7, r6
 8004610:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004614:	f102 0208 	add.w	r2, r2, #8
 8004618:	ee37 7a27 	vadd.f32	s14, s14, s15
 800461c:	d1e4      	bne.n	80045e8 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800461e:	f10b 0b01 	add.w	fp, fp, #1
 8004622:	f8dd a004 	ldr.w	sl, [sp, #4]
 8004626:	eb0c 020b 	add.w	r2, ip, fp
 800462a:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800462e:	9b03      	ldr	r3, [sp, #12]
 8004630:	b30b      	cbz	r3, 8004676 <forward_lite_dense_if32of32wf32_lut4+0x202>
 8004632:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004636:	edde 7a00 	vldr	s15, [lr]
 800463a:	091b      	lsrs	r3, r3, #4
 800463c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004640:	edd3 6a00 	vldr	s13, [r3]
 8004644:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004648:	eca8 7a01 	vstmia	r8!, {s14}
 800464c:	45c2      	cmp	sl, r8
 800464e:	f63f af5a 	bhi.w	8004506 <forward_lite_dense_if32of32wf32_lut4+0x92>
 8004652:	9b05      	ldr	r3, [sp, #20]
 8004654:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004656:	189d      	adds	r5, r3, r2
 8004658:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800465a:	b9eb      	cbnz	r3, 8004698 <forward_lite_dense_if32of32wf32_lut4+0x224>
 800465c:	9b08      	ldr	r3, [sp, #32]
 800465e:	42ab      	cmp	r3, r5
 8004660:	d92e      	bls.n	80046c0 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004662:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004664:	4499      	add	r9, r3
 8004666:	441c      	add	r4, r3
 8004668:	4419      	add	r1, r3
 800466a:	9b05      	ldr	r3, [sp, #20]
 800466c:	459a      	cmp	sl, r3
 800466e:	d92c      	bls.n	80046ca <forward_lite_dense_if32of32wf32_lut4+0x256>
 8004670:	9505      	str	r5, [sp, #20]
 8004672:	462b      	mov	r3, r5
 8004674:	e739      	b.n	80044ea <forward_lite_dense_if32of32wf32_lut4+0x76>
 8004676:	eca8 7a01 	vstmia	r8!, {s14}
 800467a:	45c2      	cmp	sl, r8
 800467c:	d9e9      	bls.n	8004652 <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800467e:	9b02      	ldr	r3, [sp, #8]
 8004680:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80046f8 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004684:	2b00      	cmp	r3, #0
 8004686:	f47f af44 	bne.w	8004512 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 800468a:	f8dd e018 	ldr.w	lr, [sp, #24]
 800468e:	45ce      	cmp	lr, r9
 8004690:	4694      	mov	ip, r2
 8004692:	d39d      	bcc.n	80045d0 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8004694:	4662      	mov	r2, ip
 8004696:	e7ca      	b.n	800462e <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004698:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0de      	beq.n	800465c <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800469e:	9b07      	ldr	r3, [sp, #28]
 80046a0:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 80046a4:	1aea      	subs	r2, r5, r3
 80046a6:	edd2 7a00 	vldr	s15, [r2]
 80046aa:	ecbc 7a01 	vldmia	ip!, {s14}
 80046ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80046b2:	ece2 7a01 	vstmia	r2!, {s15}
 80046b6:	42aa      	cmp	r2, r5
 80046b8:	d1f5      	bne.n	80046a6 <forward_lite_dense_if32of32wf32_lut4+0x232>
 80046ba:	9b08      	ldr	r3, [sp, #32]
 80046bc:	42ab      	cmp	r3, r5
 80046be:	d8d0      	bhi.n	8004662 <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 80046c0:	b00d      	add	sp, #52	@ 0x34
 80046c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c6:	461d      	mov	r5, r3
 80046c8:	e7c6      	b.n	8004658 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 80046ca:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80046ce:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80046d0:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 80046d2:	eba5 0c0c 	sub.w	ip, r5, ip
 80046d6:	b169      	cbz	r1, 80046f4 <forward_lite_dense_if32of32wf32_lut4+0x280>
 80046d8:	4663      	mov	r3, ip
 80046da:	4632      	mov	r2, r6
 80046dc:	ed93 7a00 	vldr	s14, [r3]
 80046e0:	ecf2 7a01 	vldmia	r2!, {s15}
 80046e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80046e8:	ece3 7a01 	vstmia	r3!, {s15}
 80046ec:	429d      	cmp	r5, r3
 80046ee:	d1f5      	bne.n	80046dc <forward_lite_dense_if32of32wf32_lut4+0x268>
 80046f0:	2900      	cmp	r1, #0
 80046f2:	d1f1      	bne.n	80046d8 <forward_lite_dense_if32of32wf32_lut4+0x264>
 80046f4:	e7fe      	b.n	80046f4 <forward_lite_dense_if32of32wf32_lut4+0x280>
 80046f6:	bf00      	nop
 80046f8:	00000000 	.word	0x00000000

080046fc <forward_lite_dense_if32of32wf32_lut8>:
 80046fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004700:	b087      	sub	sp, #28
 8004702:	4605      	mov	r5, r0
 8004704:	9205      	str	r2, [sp, #20]
 8004706:	4618      	mov	r0, r3
 8004708:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800470c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800470e:	fb02 f303 	mul.w	r3, r2, r3
 8004712:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004716:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 800471a:	460f      	mov	r7, r1
 800471c:	9303      	str	r3, [sp, #12]
 800471e:	b12c      	cbz	r4, 800472c <forward_lite_dense_if32of32wf32_lut8+0x30>
 8004720:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004724:	4621      	mov	r1, r4
 8004726:	f000 f967 	bl	80049f8 <st_int8_copy>
 800472a:	4620      	mov	r0, r4
 800472c:	9b03      	ldr	r3, [sp, #12]
 800472e:	429d      	cmp	r5, r3
 8004730:	f080 8115 	bcs.w	800495e <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004734:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004736:	9500      	str	r5, [sp, #0]
 8004738:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800473c:	0099      	lsls	r1, r3, #2
 800473e:	9b00      	ldr	r3, [sp, #0]
 8004740:	9104      	str	r1, [sp, #16]
 8004742:	00b2      	lsls	r2, r6, #2
 8004744:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8004748:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800474c:	464d      	mov	r5, r9
 800474e:	4689      	mov	r9, r1
 8004750:	4611      	mov	r1, r2
 8004752:	465a      	mov	r2, fp
 8004754:	eb03 0b09 	add.w	fp, r3, r9
 8004758:	3720      	adds	r7, #32
 800475a:	459b      	cmp	fp, r3
 800475c:	f006 0407 	and.w	r4, r6, #7
 8004760:	f1a7 0e20 	sub.w	lr, r7, #32
 8004764:	f240 80d6 	bls.w	8004914 <forward_lite_dense_if32of32wf32_lut8+0x218>
 8004768:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 800476c:	469c      	mov	ip, r3
 800476e:	9b05      	ldr	r3, [sp, #20]
 8004770:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004990 <forward_lite_dense_if32of32wf32_lut8+0x294>
 8004774:	2d00      	cmp	r5, #0
 8004776:	f000 80db 	beq.w	8004930 <forward_lite_dense_if32of32wf32_lut8+0x234>
 800477a:	eb03 090a 	add.w	r9, r3, sl
 800477e:	463e      	mov	r6, r7
 8004780:	f893 e001 	ldrb.w	lr, [r3, #1]
 8004784:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8004788:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 800478c:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8004790:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8004794:	ed16 5a04 	vldr	s10, [r6, #-16]
 8004798:	ed56 5a03 	vldr	s11, [r6, #-12]
 800479c:	ed16 6a02 	vldr	s12, [r6, #-8]
 80047a0:	ed56 6a01 	vldr	s13, [r6, #-4]
 80047a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047a8:	edde 7a00 	vldr	s15, [lr]
 80047ac:	f893 e000 	ldrb.w	lr, [r3]
 80047b0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047b4:	ee67 7a83 	vmul.f32	s15, s15, s6
 80047b8:	ed9e 3a00 	vldr	s6, [lr]
 80047bc:	f893 e002 	ldrb.w	lr, [r3, #2]
 80047c0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80047c4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047c8:	3308      	adds	r3, #8
 80047ca:	edde 3a00 	vldr	s7, [lr]
 80047ce:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 80047d2:	eee3 7a84 	vfma.f32	s15, s7, s8
 80047d6:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047da:	3620      	adds	r6, #32
 80047dc:	ed9e 4a00 	vldr	s8, [lr]
 80047e0:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 80047e4:	eee4 7a24 	vfma.f32	s15, s8, s9
 80047e8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047ec:	edde 4a00 	vldr	s9, [lr]
 80047f0:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 80047f4:	eee4 7a85 	vfma.f32	s15, s9, s10
 80047f8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80047fc:	ed9e 5a00 	vldr	s10, [lr]
 8004800:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 8004804:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004808:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800480c:	edde 5a00 	vldr	s11, [lr]
 8004810:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 8004814:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004818:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800481c:	454b      	cmp	r3, r9
 800481e:	ed9e 6a00 	vldr	s12, [lr]
 8004822:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800482a:	d1a9      	bne.n	8004780 <forward_lite_dense_if32of32wf32_lut8+0x84>
 800482c:	4643      	mov	r3, r8
 800482e:	2c00      	cmp	r4, #0
 8004830:	d07c      	beq.n	800492c <forward_lite_dense_if32of32wf32_lut8+0x230>
 8004832:	f899 6000 	ldrb.w	r6, [r9]
 8004836:	edd3 7a00 	vldr	s15, [r3]
 800483a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800483e:	edd6 6a00 	vldr	s13, [r6]
 8004842:	2c01      	cmp	r4, #1
 8004844:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004848:	d045      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800484a:	f899 6001 	ldrb.w	r6, [r9, #1]
 800484e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004852:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004856:	edd6 6a00 	vldr	s13, [r6]
 800485a:	2c02      	cmp	r4, #2
 800485c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004860:	d039      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004862:	f899 6002 	ldrb.w	r6, [r9, #2]
 8004866:	edd3 7a02 	vldr	s15, [r3, #8]
 800486a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800486e:	edd6 6a00 	vldr	s13, [r6]
 8004872:	2c03      	cmp	r4, #3
 8004874:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004878:	d02d      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800487a:	f899 6003 	ldrb.w	r6, [r9, #3]
 800487e:	edd3 6a03 	vldr	s13, [r3, #12]
 8004882:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004886:	edd6 7a00 	vldr	s15, [r6]
 800488a:	2c04      	cmp	r4, #4
 800488c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004890:	d021      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004892:	f899 6004 	ldrb.w	r6, [r9, #4]
 8004896:	edd3 6a04 	vldr	s13, [r3, #16]
 800489a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800489e:	edd6 7a00 	vldr	s15, [r6]
 80048a2:	2c05      	cmp	r4, #5
 80048a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80048a8:	d015      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80048aa:	f899 6005 	ldrb.w	r6, [r9, #5]
 80048ae:	edd3 6a05 	vldr	s13, [r3, #20]
 80048b2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80048b6:	edd6 7a00 	vldr	s15, [r6]
 80048ba:	2c06      	cmp	r4, #6
 80048bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80048c0:	d009      	beq.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80048c2:	edd3 7a06 	vldr	s15, [r3, #24]
 80048c6:	f899 3006 	ldrb.w	r3, [r9, #6]
 80048ca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80048ce:	edd3 6a00 	vldr	s13, [r3]
 80048d2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80048d6:	eb09 0304 	add.w	r3, r9, r4
 80048da:	ecac 7a01 	vstmia	ip!, {s14}
 80048de:	45e3      	cmp	fp, ip
 80048e0:	f63f af46 	bhi.w	8004770 <forward_lite_dense_if32of32wf32_lut8+0x74>
 80048e4:	e9dd 3900 	ldrd	r3, r9, [sp]
 80048e8:	9e04      	ldr	r6, [sp, #16]
 80048ea:	eb03 0e06 	add.w	lr, r3, r6
 80048ee:	bb1a      	cbnz	r2, 8004938 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 80048f0:	9b03      	ldr	r3, [sp, #12]
 80048f2:	4573      	cmp	r3, lr
 80048f4:	d933      	bls.n	800495e <forward_lite_dense_if32of32wf32_lut8+0x262>
 80048f6:	9b00      	ldr	r3, [sp, #0]
 80048f8:	459b      	cmp	fp, r3
 80048fa:	4488      	add	r8, r1
 80048fc:	440f      	add	r7, r1
 80048fe:	d942      	bls.n	8004986 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 8004900:	4673      	mov	r3, lr
 8004902:	eb03 0b09 	add.w	fp, r3, r9
 8004906:	459b      	cmp	fp, r3
 8004908:	f8cd e000 	str.w	lr, [sp]
 800490c:	f1a7 0e20 	sub.w	lr, r7, #32
 8004910:	f63f af2a 	bhi.w	8004768 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 8004914:	b97a      	cbnz	r2, 8004936 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 8004916:	461d      	mov	r5, r3
 8004918:	9b03      	ldr	r3, [sp, #12]
 800491a:	42ab      	cmp	r3, r5
 800491c:	4649      	mov	r1, r9
 800491e:	4693      	mov	fp, r2
 8004920:	d91d      	bls.n	800495e <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004922:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004924:	4249      	negs	r1, r1
 8004926:	465b      	mov	r3, fp
 8004928:	b9e3      	cbnz	r3, 8004964 <forward_lite_dense_if32of32wf32_lut8+0x268>
 800492a:	e7fe      	b.n	800492a <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800492c:	464b      	mov	r3, r9
 800492e:	e7d4      	b.n	80048da <forward_lite_dense_if32of32wf32_lut8+0x1de>
 8004930:	4699      	mov	r9, r3
 8004932:	9b02      	ldr	r3, [sp, #8]
 8004934:	e77b      	b.n	800482e <forward_lite_dense_if32of32wf32_lut8+0x132>
 8004936:	469e      	mov	lr, r3
 8004938:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0d8      	beq.n	80048f0 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 800493e:	ebae 0309 	sub.w	r3, lr, r9
 8004942:	4616      	mov	r6, r2
 8004944:	edd3 7a00 	vldr	s15, [r3]
 8004948:	ecb6 7a01 	vldmia	r6!, {s14}
 800494c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004950:	ece3 7a01 	vstmia	r3!, {s15}
 8004954:	4573      	cmp	r3, lr
 8004956:	d1f5      	bne.n	8004944 <forward_lite_dense_if32of32wf32_lut8+0x248>
 8004958:	9b03      	ldr	r3, [sp, #12]
 800495a:	4573      	cmp	r3, lr
 800495c:	d8cb      	bhi.n	80048f6 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800495e:	b007      	add	sp, #28
 8004960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004964:	2a00      	cmp	r2, #0
 8004966:	d0df      	beq.n	8004928 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8004968:	469b      	mov	fp, r3
 800496a:	4429      	add	r1, r5
 800496c:	460b      	mov	r3, r1
 800496e:	465a      	mov	r2, fp
 8004970:	ed93 7a00 	vldr	s14, [r3]
 8004974:	ecf2 7a01 	vldmia	r2!, {s15}
 8004978:	ee77 7a87 	vadd.f32	s15, s15, s14
 800497c:	ece3 7a01 	vstmia	r3!, {s15}
 8004980:	42ab      	cmp	r3, r5
 8004982:	d1f5      	bne.n	8004970 <forward_lite_dense_if32of32wf32_lut8+0x274>
 8004984:	e7f2      	b.n	800496c <forward_lite_dense_if32of32wf32_lut8+0x270>
 8004986:	4649      	mov	r1, r9
 8004988:	4693      	mov	fp, r2
 800498a:	4675      	mov	r5, lr
 800498c:	e7c9      	b.n	8004922 <forward_lite_dense_if32of32wf32_lut8+0x226>
 800498e:	bf00      	nop
 8004990:	00000000 	.word	0x00000000

08004994 <forward_lite_nl_softmax_if32of32>:
 8004994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004998:	b083      	sub	sp, #12
 800499a:	461f      	mov	r7, r3
 800499c:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80049a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a4:	4543      	cmp	r3, r8
 80049a6:	fbb3 f2f8 	udiv	r2, r3, r8
 80049aa:	d322      	bcc.n	80049f2 <forward_lite_nl_softmax_if32of32+0x5e>
 80049ac:	fb08 f307 	mul.w	r3, r8, r7
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	b1f7      	cbz	r7, 80049f2 <forward_lite_nl_softmax_if32of32+0x5e>
 80049b4:	9201      	str	r2, [sp, #4]
 80049b6:	4681      	mov	r9, r0
 80049b8:	f04f 0b00 	mov.w	fp, #0
 80049bc:	460a      	mov	r2, r1
 80049be:	469a      	mov	sl, r3
 80049c0:	4616      	mov	r6, r2
 80049c2:	464d      	mov	r5, r9
 80049c4:	2400      	movs	r4, #0
 80049c6:	9200      	str	r2, [sp, #0]
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	463b      	mov	r3, r7
 80049ce:	3401      	adds	r4, #1
 80049d0:	4642      	mov	r2, r8
 80049d2:	f7ff fb09 	bl	8003fe8 <forward_lite_nl_softmax_if32of32_kernel>
 80049d6:	42a7      	cmp	r7, r4
 80049d8:	f106 0604 	add.w	r6, r6, #4
 80049dc:	f105 0504 	add.w	r5, r5, #4
 80049e0:	d1f2      	bne.n	80049c8 <forward_lite_nl_softmax_if32of32+0x34>
 80049e2:	9b01      	ldr	r3, [sp, #4]
 80049e4:	9a00      	ldr	r2, [sp, #0]
 80049e6:	f10b 0b01 	add.w	fp, fp, #1
 80049ea:	455b      	cmp	r3, fp
 80049ec:	4452      	add	r2, sl
 80049ee:	44d1      	add	r9, sl
 80049f0:	d8e6      	bhi.n	80049c0 <forward_lite_nl_softmax_if32of32+0x2c>
 80049f2:	b003      	add	sp, #12
 80049f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080049f8 <st_int8_copy>:
 80049f8:	4288      	cmp	r0, r1
 80049fa:	d021      	beq.n	8004a40 <st_int8_copy+0x48>
 80049fc:	b302      	cbz	r2, 8004a40 <st_int8_copy+0x48>
 80049fe:	4288      	cmp	r0, r1
 8004a00:	d313      	bcc.n	8004a2a <st_int8_copy+0x32>
 8004a02:	2a03      	cmp	r2, #3
 8004a04:	d81d      	bhi.n	8004a42 <st_int8_copy+0x4a>
 8004a06:	3a01      	subs	r2, #1
 8004a08:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a0c:	f801 3b01 	strb.w	r3, [r1], #1
 8004a10:	b1b2      	cbz	r2, 8004a40 <st_int8_copy+0x48>
 8004a12:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a16:	f801 3b01 	strb.w	r3, [r1], #1
 8004a1a:	2a01      	cmp	r2, #1
 8004a1c:	f000 8088 	beq.w	8004b30 <st_int8_copy+0x138>
 8004a20:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a24:	f801 3b01 	strb.w	r3, [r1], #1
 8004a28:	4770      	bx	lr
 8004a2a:	1883      	adds	r3, r0, r2
 8004a2c:	428b      	cmp	r3, r1
 8004a2e:	d9e8      	bls.n	8004a02 <st_int8_copy+0xa>
 8004a30:	440a      	add	r2, r1
 8004a32:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8004a36:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004a3a:	4298      	cmp	r0, r3
 8004a3c:	d1f9      	bne.n	8004a32 <st_int8_copy+0x3a>
 8004a3e:	4770      	bx	lr
 8004a40:	4770      	bx	lr
 8004a42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a46:	f001 0e03 	and.w	lr, r1, #3
 8004a4a:	f1ce 0304 	rsb	r3, lr, #4
 8004a4e:	eba2 0c03 	sub.w	ip, r2, r3
 8004a52:	f000 0803 	and.w	r8, r0, #3
 8004a56:	f1ce 0203 	rsb	r2, lr, #3
 8004a5a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a5e:	f801 3b01 	strb.w	r3, [r1], #1
 8004a62:	b182      	cbz	r2, 8004a86 <st_int8_copy+0x8e>
 8004a64:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a68:	f801 3b01 	strb.w	r3, [r1], #1
 8004a6c:	2a01      	cmp	r2, #1
 8004a6e:	d00a      	beq.n	8004a86 <st_int8_copy+0x8e>
 8004a70:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a74:	f801 3b01 	strb.w	r3, [r1], #1
 8004a78:	f1be 0f01 	cmp.w	lr, #1
 8004a7c:	d003      	beq.n	8004a86 <st_int8_copy+0x8e>
 8004a7e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004a82:	f801 3b01 	strb.w	r3, [r1], #1
 8004a86:	45c6      	cmp	lr, r8
 8004a88:	d02a      	beq.n	8004ae0 <st_int8_copy+0xe8>
 8004a8a:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8004a8e:	d00a      	beq.n	8004aa6 <st_int8_copy+0xae>
 8004a90:	f850 3b04 	ldr.w	r3, [r0], #4
 8004a94:	f850 4b04 	ldr.w	r4, [r0], #4
 8004a98:	f850 5b04 	ldr.w	r5, [r0], #4
 8004a9c:	f850 6b04 	ldr.w	r6, [r0], #4
 8004aa0:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8004aa2:	3a01      	subs	r2, #1
 8004aa4:	d1f4      	bne.n	8004a90 <st_int8_copy+0x98>
 8004aa6:	f01c 0f08 	tst.w	ip, #8
 8004aaa:	d004      	beq.n	8004ab6 <st_int8_copy+0xbe>
 8004aac:	f850 3b04 	ldr.w	r3, [r0], #4
 8004ab0:	f850 4b04 	ldr.w	r4, [r0], #4
 8004ab4:	c118      	stmia	r1!, {r3, r4}
 8004ab6:	f01c 0f04 	tst.w	ip, #4
 8004aba:	d003      	beq.n	8004ac4 <st_int8_copy+0xcc>
 8004abc:	f850 3b04 	ldr.w	r3, [r0], #4
 8004ac0:	f841 3b04 	str.w	r3, [r1], #4
 8004ac4:	f01c 0f02 	tst.w	ip, #2
 8004ac8:	d003      	beq.n	8004ad2 <st_int8_copy+0xda>
 8004aca:	f830 3b02 	ldrh.w	r3, [r0], #2
 8004ace:	f821 3b02 	strh.w	r3, [r1], #2
 8004ad2:	f01c 0f01 	tst.w	ip, #1
 8004ad6:	d001      	beq.n	8004adc <st_int8_copy+0xe4>
 8004ad8:	7803      	ldrb	r3, [r0, #0]
 8004ada:	700b      	strb	r3, [r1, #0]
 8004adc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ae0:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8004ae4:	d00e      	beq.n	8004b04 <st_int8_copy+0x10c>
 8004ae6:	4688      	mov	r8, r1
 8004ae8:	4686      	mov	lr, r0
 8004aea:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004aee:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004af2:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004af6:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004afa:	f1b9 0901 	subs.w	r9, r9, #1
 8004afe:	4641      	mov	r1, r8
 8004b00:	4670      	mov	r0, lr
 8004b02:	d1f0      	bne.n	8004ae6 <st_int8_copy+0xee>
 8004b04:	f01c 0f20 	tst.w	ip, #32
 8004b08:	d007      	beq.n	8004b1a <st_int8_copy+0x122>
 8004b0a:	4688      	mov	r8, r1
 8004b0c:	4686      	mov	lr, r0
 8004b0e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004b12:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004b16:	4641      	mov	r1, r8
 8004b18:	4670      	mov	r0, lr
 8004b1a:	f01c 0f10 	tst.w	ip, #16
 8004b1e:	d001      	beq.n	8004b24 <st_int8_copy+0x12c>
 8004b20:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8004b22:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8004b24:	f01c 0f08 	tst.w	ip, #8
 8004b28:	d0c5      	beq.n	8004ab6 <st_int8_copy+0xbe>
 8004b2a:	c818      	ldmia	r0!, {r3, r4}
 8004b2c:	c118      	stmia	r1!, {r3, r4}
 8004b2e:	e7c2      	b.n	8004ab6 <st_int8_copy+0xbe>
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop

08004b34 <ai_array_to_buffer_fmt>:
 8004b34:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d055      	beq.n	8004be8 <ai_array_to_buffer_fmt+0xb4>
 8004b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf4 <ai_array_to_buffer_fmt+0xc0>)
 8004b3e:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d010      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b46:	dc21      	bgt.n	8004b8c <ai_array_to_buffer_fmt+0x58>
 8004b48:	4a2b      	ldr	r2, [pc, #172]	@ (8004bf8 <ai_array_to_buffer_fmt+0xc4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d00c      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b4e:	dd0f      	ble.n	8004b70 <ai_array_to_buffer_fmt+0x3c>
 8004b50:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <ai_array_to_buffer_fmt+0xc8>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d008      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b56:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d004      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b5e:	4a28      	ldr	r2, [pc, #160]	@ (8004c00 <ai_array_to_buffer_fmt+0xcc>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	bf0c      	ite	eq
 8004b64:	4613      	moveq	r3, r2
 8004b66:	2340      	movne	r3, #64	@ 0x40
 8004b68:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004b6c:	4318      	orrs	r0, r3
 8004b6e:	4770      	bx	lr
 8004b70:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d0f7      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b78:	dd2c      	ble.n	8004bd4 <ai_array_to_buffer_fmt+0xa0>
 8004b7a:	4a22      	ldr	r2, [pc, #136]	@ (8004c04 <ai_array_to_buffer_fmt+0xd0>)
 8004b7c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004b80:	4293      	cmp	r3, r2
 8004b82:	bf0c      	ite	eq
 8004b84:	4613      	moveq	r3, r2
 8004b86:	2340      	movne	r3, #64	@ 0x40
 8004b88:	4318      	orrs	r0, r3
 8004b8a:	4770      	bx	lr
 8004b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004c08 <ai_array_to_buffer_fmt+0xd4>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d0ea      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b92:	dd10      	ble.n	8004bb6 <ai_array_to_buffer_fmt+0x82>
 8004b94:	4a1d      	ldr	r2, [pc, #116]	@ (8004c0c <ai_array_to_buffer_fmt+0xd8>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d0e6      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004b9a:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d0e2      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004ba2:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	bf0c      	ite	eq
 8004baa:	4613      	moveq	r3, r2
 8004bac:	2340      	movne	r3, #64	@ 0x40
 8004bae:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004bb2:	4318      	orrs	r0, r3
 8004bb4:	4770      	bx	lr
 8004bb6:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d0d4      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004bbe:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d0d0      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004bc6:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	bf0c      	ite	eq
 8004bce:	4613      	moveq	r3, r2
 8004bd0:	2340      	movne	r3, #64	@ 0x40
 8004bd2:	e7c9      	b.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004bd4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d0c5      	beq.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004bdc:	3280      	adds	r2, #128	@ 0x80
 8004bde:	4293      	cmp	r3, r2
 8004be0:	bf0c      	ite	eq
 8004be2:	4613      	moveq	r3, r2
 8004be4:	2340      	movne	r3, #64	@ 0x40
 8004be6:	e7bf      	b.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004be8:	4b09      	ldr	r3, [pc, #36]	@ (8004c10 <ai_array_to_buffer_fmt+0xdc>)
 8004bea:	4003      	ands	r3, r0
 8004bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bf0:	e7ba      	b.n	8004b68 <ai_array_to_buffer_fmt+0x34>
 8004bf2:	bf00      	nop
 8004bf4:	00821040 	.word	0x00821040
 8004bf8:	00040840 	.word	0x00040840
 8004bfc:	00041040 	.word	0x00041040
 8004c00:	0004084f 	.word	0x0004084f
 8004c04:	00040447 	.word	0x00040447
 8004c08:	00840447 	.word	0x00840447
 8004c0c:	0084084f 	.word	0x0084084f
 8004c10:	00803fff 	.word	0x00803fff

08004c14 <ai_array_get_data_byte_size>:
 8004c14:	b169      	cbz	r1, 8004c32 <ai_array_get_data_byte_size+0x1e>
 8004c16:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004c1a:	fb01 f303 	mul.w	r3, r1, r3
 8004c1e:	3307      	adds	r3, #7
 8004c20:	f023 0307 	bic.w	r3, r3, #7
 8004c24:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8004c28:	fa23 f000 	lsr.w	r0, r3, r0
 8004c2c:	3007      	adds	r0, #7
 8004c2e:	08c0      	lsrs	r0, r0, #3
 8004c30:	4770      	bx	lr
 8004c32:	4608      	mov	r0, r1
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop

08004c38 <ai_version_get>:
 8004c38:	0212      	lsls	r2, r2, #8
 8004c3a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004c3e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8004c42:	4770      	bx	lr

08004c44 <get_tensor_byte_size>:
 8004c44:	b410      	push	{r4}
 8004c46:	6983      	ldr	r3, [r0, #24]
 8004c48:	68c4      	ldr	r4, [r0, #12]
 8004c4a:	6941      	ldr	r1, [r0, #20]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68e0      	ldr	r0, [r4, #12]
 8004c50:	4a07      	ldr	r2, [pc, #28]	@ (8004c70 <get_tensor_byte_size+0x2c>)
 8004c52:	68c9      	ldr	r1, [r1, #12]
 8004c54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c58:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004c5c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c60:	fb01 f000 	mul.w	r0, r1, r0
 8004c64:	4293      	cmp	r3, r2
 8004c66:	bf04      	itt	eq
 8004c68:	3007      	addeq	r0, #7
 8004c6a:	08c0      	lsreq	r0, r0, #3
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	000400c0 	.word	0x000400c0

08004c74 <malloc>:
 8004c74:	4b02      	ldr	r3, [pc, #8]	@ (8004c80 <malloc+0xc>)
 8004c76:	4601      	mov	r1, r0
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	f000 b825 	b.w	8004cc8 <_malloc_r>
 8004c7e:	bf00      	nop
 8004c80:	20000570 	.word	0x20000570

08004c84 <sbrk_aligned>:
 8004c84:	b570      	push	{r4, r5, r6, lr}
 8004c86:	4e0f      	ldr	r6, [pc, #60]	@ (8004cc4 <sbrk_aligned+0x40>)
 8004c88:	460c      	mov	r4, r1
 8004c8a:	6831      	ldr	r1, [r6, #0]
 8004c8c:	4605      	mov	r5, r0
 8004c8e:	b911      	cbnz	r1, 8004c96 <sbrk_aligned+0x12>
 8004c90:	f000 fa94 	bl	80051bc <_sbrk_r>
 8004c94:	6030      	str	r0, [r6, #0]
 8004c96:	4621      	mov	r1, r4
 8004c98:	4628      	mov	r0, r5
 8004c9a:	f000 fa8f 	bl	80051bc <_sbrk_r>
 8004c9e:	1c43      	adds	r3, r0, #1
 8004ca0:	d103      	bne.n	8004caa <sbrk_aligned+0x26>
 8004ca2:	f04f 34ff 	mov.w	r4, #4294967295
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
 8004caa:	1cc4      	adds	r4, r0, #3
 8004cac:	f024 0403 	bic.w	r4, r4, #3
 8004cb0:	42a0      	cmp	r0, r4
 8004cb2:	d0f8      	beq.n	8004ca6 <sbrk_aligned+0x22>
 8004cb4:	1a21      	subs	r1, r4, r0
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f000 fa80 	bl	80051bc <_sbrk_r>
 8004cbc:	3001      	adds	r0, #1
 8004cbe:	d1f2      	bne.n	8004ca6 <sbrk_aligned+0x22>
 8004cc0:	e7ef      	b.n	8004ca2 <sbrk_aligned+0x1e>
 8004cc2:	bf00      	nop
 8004cc4:	200006fc 	.word	0x200006fc

08004cc8 <_malloc_r>:
 8004cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ccc:	1ccd      	adds	r5, r1, #3
 8004cce:	f025 0503 	bic.w	r5, r5, #3
 8004cd2:	3508      	adds	r5, #8
 8004cd4:	2d0c      	cmp	r5, #12
 8004cd6:	bf38      	it	cc
 8004cd8:	250c      	movcc	r5, #12
 8004cda:	2d00      	cmp	r5, #0
 8004cdc:	4606      	mov	r6, r0
 8004cde:	db01      	blt.n	8004ce4 <_malloc_r+0x1c>
 8004ce0:	42a9      	cmp	r1, r5
 8004ce2:	d904      	bls.n	8004cee <_malloc_r+0x26>
 8004ce4:	230c      	movs	r3, #12
 8004ce6:	6033      	str	r3, [r6, #0]
 8004ce8:	2000      	movs	r0, #0
 8004cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004dc4 <_malloc_r+0xfc>
 8004cf2:	f000 f869 	bl	8004dc8 <__malloc_lock>
 8004cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8004cfa:	461c      	mov	r4, r3
 8004cfc:	bb44      	cbnz	r4, 8004d50 <_malloc_r+0x88>
 8004cfe:	4629      	mov	r1, r5
 8004d00:	4630      	mov	r0, r6
 8004d02:	f7ff ffbf 	bl	8004c84 <sbrk_aligned>
 8004d06:	1c43      	adds	r3, r0, #1
 8004d08:	4604      	mov	r4, r0
 8004d0a:	d158      	bne.n	8004dbe <_malloc_r+0xf6>
 8004d0c:	f8d8 4000 	ldr.w	r4, [r8]
 8004d10:	4627      	mov	r7, r4
 8004d12:	2f00      	cmp	r7, #0
 8004d14:	d143      	bne.n	8004d9e <_malloc_r+0xd6>
 8004d16:	2c00      	cmp	r4, #0
 8004d18:	d04b      	beq.n	8004db2 <_malloc_r+0xea>
 8004d1a:	6823      	ldr	r3, [r4, #0]
 8004d1c:	4639      	mov	r1, r7
 8004d1e:	4630      	mov	r0, r6
 8004d20:	eb04 0903 	add.w	r9, r4, r3
 8004d24:	f000 fa4a 	bl	80051bc <_sbrk_r>
 8004d28:	4581      	cmp	r9, r0
 8004d2a:	d142      	bne.n	8004db2 <_malloc_r+0xea>
 8004d2c:	6821      	ldr	r1, [r4, #0]
 8004d2e:	1a6d      	subs	r5, r5, r1
 8004d30:	4629      	mov	r1, r5
 8004d32:	4630      	mov	r0, r6
 8004d34:	f7ff ffa6 	bl	8004c84 <sbrk_aligned>
 8004d38:	3001      	adds	r0, #1
 8004d3a:	d03a      	beq.n	8004db2 <_malloc_r+0xea>
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	442b      	add	r3, r5
 8004d40:	6023      	str	r3, [r4, #0]
 8004d42:	f8d8 3000 	ldr.w	r3, [r8]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	bb62      	cbnz	r2, 8004da4 <_malloc_r+0xdc>
 8004d4a:	f8c8 7000 	str.w	r7, [r8]
 8004d4e:	e00f      	b.n	8004d70 <_malloc_r+0xa8>
 8004d50:	6822      	ldr	r2, [r4, #0]
 8004d52:	1b52      	subs	r2, r2, r5
 8004d54:	d420      	bmi.n	8004d98 <_malloc_r+0xd0>
 8004d56:	2a0b      	cmp	r2, #11
 8004d58:	d917      	bls.n	8004d8a <_malloc_r+0xc2>
 8004d5a:	1961      	adds	r1, r4, r5
 8004d5c:	42a3      	cmp	r3, r4
 8004d5e:	6025      	str	r5, [r4, #0]
 8004d60:	bf18      	it	ne
 8004d62:	6059      	strne	r1, [r3, #4]
 8004d64:	6863      	ldr	r3, [r4, #4]
 8004d66:	bf08      	it	eq
 8004d68:	f8c8 1000 	streq.w	r1, [r8]
 8004d6c:	5162      	str	r2, [r4, r5]
 8004d6e:	604b      	str	r3, [r1, #4]
 8004d70:	4630      	mov	r0, r6
 8004d72:	f000 f82f 	bl	8004dd4 <__malloc_unlock>
 8004d76:	f104 000b 	add.w	r0, r4, #11
 8004d7a:	1d23      	adds	r3, r4, #4
 8004d7c:	f020 0007 	bic.w	r0, r0, #7
 8004d80:	1ac2      	subs	r2, r0, r3
 8004d82:	bf1c      	itt	ne
 8004d84:	1a1b      	subne	r3, r3, r0
 8004d86:	50a3      	strne	r3, [r4, r2]
 8004d88:	e7af      	b.n	8004cea <_malloc_r+0x22>
 8004d8a:	6862      	ldr	r2, [r4, #4]
 8004d8c:	42a3      	cmp	r3, r4
 8004d8e:	bf0c      	ite	eq
 8004d90:	f8c8 2000 	streq.w	r2, [r8]
 8004d94:	605a      	strne	r2, [r3, #4]
 8004d96:	e7eb      	b.n	8004d70 <_malloc_r+0xa8>
 8004d98:	4623      	mov	r3, r4
 8004d9a:	6864      	ldr	r4, [r4, #4]
 8004d9c:	e7ae      	b.n	8004cfc <_malloc_r+0x34>
 8004d9e:	463c      	mov	r4, r7
 8004da0:	687f      	ldr	r7, [r7, #4]
 8004da2:	e7b6      	b.n	8004d12 <_malloc_r+0x4a>
 8004da4:	461a      	mov	r2, r3
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	d1fb      	bne.n	8004da4 <_malloc_r+0xdc>
 8004dac:	2300      	movs	r3, #0
 8004dae:	6053      	str	r3, [r2, #4]
 8004db0:	e7de      	b.n	8004d70 <_malloc_r+0xa8>
 8004db2:	230c      	movs	r3, #12
 8004db4:	6033      	str	r3, [r6, #0]
 8004db6:	4630      	mov	r0, r6
 8004db8:	f000 f80c 	bl	8004dd4 <__malloc_unlock>
 8004dbc:	e794      	b.n	8004ce8 <_malloc_r+0x20>
 8004dbe:	6005      	str	r5, [r0, #0]
 8004dc0:	e7d6      	b.n	8004d70 <_malloc_r+0xa8>
 8004dc2:	bf00      	nop
 8004dc4:	20000700 	.word	0x20000700

08004dc8 <__malloc_lock>:
 8004dc8:	4801      	ldr	r0, [pc, #4]	@ (8004dd0 <__malloc_lock+0x8>)
 8004dca:	f000 ba44 	b.w	8005256 <__retarget_lock_acquire_recursive>
 8004dce:	bf00      	nop
 8004dd0:	20000844 	.word	0x20000844

08004dd4 <__malloc_unlock>:
 8004dd4:	4801      	ldr	r0, [pc, #4]	@ (8004ddc <__malloc_unlock+0x8>)
 8004dd6:	f000 ba3f 	b.w	8005258 <__retarget_lock_release_recursive>
 8004dda:	bf00      	nop
 8004ddc:	20000844 	.word	0x20000844

08004de0 <_realloc_r>:
 8004de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004de4:	4607      	mov	r7, r0
 8004de6:	4614      	mov	r4, r2
 8004de8:	460d      	mov	r5, r1
 8004dea:	b921      	cbnz	r1, 8004df6 <_realloc_r+0x16>
 8004dec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004df0:	4611      	mov	r1, r2
 8004df2:	f7ff bf69 	b.w	8004cc8 <_malloc_r>
 8004df6:	b92a      	cbnz	r2, 8004e04 <_realloc_r+0x24>
 8004df8:	f000 fa5c 	bl	80052b4 <_free_r>
 8004dfc:	4625      	mov	r5, r4
 8004dfe:	4628      	mov	r0, r5
 8004e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e04:	f000 faa0 	bl	8005348 <_malloc_usable_size_r>
 8004e08:	4284      	cmp	r4, r0
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	d802      	bhi.n	8004e14 <_realloc_r+0x34>
 8004e0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e12:	d8f4      	bhi.n	8004dfe <_realloc_r+0x1e>
 8004e14:	4621      	mov	r1, r4
 8004e16:	4638      	mov	r0, r7
 8004e18:	f7ff ff56 	bl	8004cc8 <_malloc_r>
 8004e1c:	4680      	mov	r8, r0
 8004e1e:	b908      	cbnz	r0, 8004e24 <_realloc_r+0x44>
 8004e20:	4645      	mov	r5, r8
 8004e22:	e7ec      	b.n	8004dfe <_realloc_r+0x1e>
 8004e24:	42b4      	cmp	r4, r6
 8004e26:	4622      	mov	r2, r4
 8004e28:	4629      	mov	r1, r5
 8004e2a:	bf28      	it	cs
 8004e2c:	4632      	movcs	r2, r6
 8004e2e:	f000 fa14 	bl	800525a <memcpy>
 8004e32:	4629      	mov	r1, r5
 8004e34:	4638      	mov	r0, r7
 8004e36:	f000 fa3d 	bl	80052b4 <_free_r>
 8004e3a:	e7f1      	b.n	8004e20 <_realloc_r+0x40>

08004e3c <std>:
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	b510      	push	{r4, lr}
 8004e40:	4604      	mov	r4, r0
 8004e42:	e9c0 3300 	strd	r3, r3, [r0]
 8004e46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e4a:	6083      	str	r3, [r0, #8]
 8004e4c:	8181      	strh	r1, [r0, #12]
 8004e4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e50:	81c2      	strh	r2, [r0, #14]
 8004e52:	6183      	str	r3, [r0, #24]
 8004e54:	4619      	mov	r1, r3
 8004e56:	2208      	movs	r2, #8
 8004e58:	305c      	adds	r0, #92	@ 0x5c
 8004e5a:	f000 f916 	bl	800508a <memset>
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e94 <std+0x58>)
 8004e60:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e62:	4b0d      	ldr	r3, [pc, #52]	@ (8004e98 <std+0x5c>)
 8004e64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e66:	4b0d      	ldr	r3, [pc, #52]	@ (8004e9c <std+0x60>)
 8004e68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea0 <std+0x64>)
 8004e6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea4 <std+0x68>)
 8004e70:	6224      	str	r4, [r4, #32]
 8004e72:	429c      	cmp	r4, r3
 8004e74:	d006      	beq.n	8004e84 <std+0x48>
 8004e76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e7a:	4294      	cmp	r4, r2
 8004e7c:	d002      	beq.n	8004e84 <std+0x48>
 8004e7e:	33d0      	adds	r3, #208	@ 0xd0
 8004e80:	429c      	cmp	r4, r3
 8004e82:	d105      	bne.n	8004e90 <std+0x54>
 8004e84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e8c:	f000 b9e2 	b.w	8005254 <__retarget_lock_init_recursive>
 8004e90:	bd10      	pop	{r4, pc}
 8004e92:	bf00      	nop
 8004e94:	08005005 	.word	0x08005005
 8004e98:	08005027 	.word	0x08005027
 8004e9c:	0800505f 	.word	0x0800505f
 8004ea0:	08005083 	.word	0x08005083
 8004ea4:	20000704 	.word	0x20000704

08004ea8 <stdio_exit_handler>:
 8004ea8:	4a02      	ldr	r2, [pc, #8]	@ (8004eb4 <stdio_exit_handler+0xc>)
 8004eaa:	4903      	ldr	r1, [pc, #12]	@ (8004eb8 <stdio_exit_handler+0x10>)
 8004eac:	4803      	ldr	r0, [pc, #12]	@ (8004ebc <stdio_exit_handler+0x14>)
 8004eae:	f000 b869 	b.w	8004f84 <_fwalk_sglue>
 8004eb2:	bf00      	nop
 8004eb4:	20000564 	.word	0x20000564
 8004eb8:	08005a29 	.word	0x08005a29
 8004ebc:	20000574 	.word	0x20000574

08004ec0 <cleanup_stdio>:
 8004ec0:	6841      	ldr	r1, [r0, #4]
 8004ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef4 <cleanup_stdio+0x34>)
 8004ec4:	4299      	cmp	r1, r3
 8004ec6:	b510      	push	{r4, lr}
 8004ec8:	4604      	mov	r4, r0
 8004eca:	d001      	beq.n	8004ed0 <cleanup_stdio+0x10>
 8004ecc:	f000 fdac 	bl	8005a28 <_fflush_r>
 8004ed0:	68a1      	ldr	r1, [r4, #8]
 8004ed2:	4b09      	ldr	r3, [pc, #36]	@ (8004ef8 <cleanup_stdio+0x38>)
 8004ed4:	4299      	cmp	r1, r3
 8004ed6:	d002      	beq.n	8004ede <cleanup_stdio+0x1e>
 8004ed8:	4620      	mov	r0, r4
 8004eda:	f000 fda5 	bl	8005a28 <_fflush_r>
 8004ede:	68e1      	ldr	r1, [r4, #12]
 8004ee0:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <cleanup_stdio+0x3c>)
 8004ee2:	4299      	cmp	r1, r3
 8004ee4:	d004      	beq.n	8004ef0 <cleanup_stdio+0x30>
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eec:	f000 bd9c 	b.w	8005a28 <_fflush_r>
 8004ef0:	bd10      	pop	{r4, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000704 	.word	0x20000704
 8004ef8:	2000076c 	.word	0x2000076c
 8004efc:	200007d4 	.word	0x200007d4

08004f00 <global_stdio_init.part.0>:
 8004f00:	b510      	push	{r4, lr}
 8004f02:	4b0b      	ldr	r3, [pc, #44]	@ (8004f30 <global_stdio_init.part.0+0x30>)
 8004f04:	4c0b      	ldr	r4, [pc, #44]	@ (8004f34 <global_stdio_init.part.0+0x34>)
 8004f06:	4a0c      	ldr	r2, [pc, #48]	@ (8004f38 <global_stdio_init.part.0+0x38>)
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	4620      	mov	r0, r4
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2104      	movs	r1, #4
 8004f10:	f7ff ff94 	bl	8004e3c <std>
 8004f14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f18:	2201      	movs	r2, #1
 8004f1a:	2109      	movs	r1, #9
 8004f1c:	f7ff ff8e 	bl	8004e3c <std>
 8004f20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f24:	2202      	movs	r2, #2
 8004f26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f2a:	2112      	movs	r1, #18
 8004f2c:	f7ff bf86 	b.w	8004e3c <std>
 8004f30:	2000083c 	.word	0x2000083c
 8004f34:	20000704 	.word	0x20000704
 8004f38:	08004ea9 	.word	0x08004ea9

08004f3c <__sfp_lock_acquire>:
 8004f3c:	4801      	ldr	r0, [pc, #4]	@ (8004f44 <__sfp_lock_acquire+0x8>)
 8004f3e:	f000 b98a 	b.w	8005256 <__retarget_lock_acquire_recursive>
 8004f42:	bf00      	nop
 8004f44:	20000845 	.word	0x20000845

08004f48 <__sfp_lock_release>:
 8004f48:	4801      	ldr	r0, [pc, #4]	@ (8004f50 <__sfp_lock_release+0x8>)
 8004f4a:	f000 b985 	b.w	8005258 <__retarget_lock_release_recursive>
 8004f4e:	bf00      	nop
 8004f50:	20000845 	.word	0x20000845

08004f54 <__sinit>:
 8004f54:	b510      	push	{r4, lr}
 8004f56:	4604      	mov	r4, r0
 8004f58:	f7ff fff0 	bl	8004f3c <__sfp_lock_acquire>
 8004f5c:	6a23      	ldr	r3, [r4, #32]
 8004f5e:	b11b      	cbz	r3, 8004f68 <__sinit+0x14>
 8004f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f64:	f7ff bff0 	b.w	8004f48 <__sfp_lock_release>
 8004f68:	4b04      	ldr	r3, [pc, #16]	@ (8004f7c <__sinit+0x28>)
 8004f6a:	6223      	str	r3, [r4, #32]
 8004f6c:	4b04      	ldr	r3, [pc, #16]	@ (8004f80 <__sinit+0x2c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1f5      	bne.n	8004f60 <__sinit+0xc>
 8004f74:	f7ff ffc4 	bl	8004f00 <global_stdio_init.part.0>
 8004f78:	e7f2      	b.n	8004f60 <__sinit+0xc>
 8004f7a:	bf00      	nop
 8004f7c:	08004ec1 	.word	0x08004ec1
 8004f80:	2000083c 	.word	0x2000083c

08004f84 <_fwalk_sglue>:
 8004f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f88:	4607      	mov	r7, r0
 8004f8a:	4688      	mov	r8, r1
 8004f8c:	4614      	mov	r4, r2
 8004f8e:	2600      	movs	r6, #0
 8004f90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f94:	f1b9 0901 	subs.w	r9, r9, #1
 8004f98:	d505      	bpl.n	8004fa6 <_fwalk_sglue+0x22>
 8004f9a:	6824      	ldr	r4, [r4, #0]
 8004f9c:	2c00      	cmp	r4, #0
 8004f9e:	d1f7      	bne.n	8004f90 <_fwalk_sglue+0xc>
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fa6:	89ab      	ldrh	r3, [r5, #12]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d907      	bls.n	8004fbc <_fwalk_sglue+0x38>
 8004fac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	d003      	beq.n	8004fbc <_fwalk_sglue+0x38>
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	47c0      	blx	r8
 8004fba:	4306      	orrs	r6, r0
 8004fbc:	3568      	adds	r5, #104	@ 0x68
 8004fbe:	e7e9      	b.n	8004f94 <_fwalk_sglue+0x10>

08004fc0 <siprintf>:
 8004fc0:	b40e      	push	{r1, r2, r3}
 8004fc2:	b510      	push	{r4, lr}
 8004fc4:	b09d      	sub	sp, #116	@ 0x74
 8004fc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004fc8:	9002      	str	r0, [sp, #8]
 8004fca:	9006      	str	r0, [sp, #24]
 8004fcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004fd0:	480a      	ldr	r0, [pc, #40]	@ (8004ffc <siprintf+0x3c>)
 8004fd2:	9107      	str	r1, [sp, #28]
 8004fd4:	9104      	str	r1, [sp, #16]
 8004fd6:	490a      	ldr	r1, [pc, #40]	@ (8005000 <siprintf+0x40>)
 8004fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fdc:	9105      	str	r1, [sp, #20]
 8004fde:	2400      	movs	r4, #0
 8004fe0:	a902      	add	r1, sp, #8
 8004fe2:	6800      	ldr	r0, [r0, #0]
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fe8:	f000 fa12 	bl	8005410 <_svfiprintf_r>
 8004fec:	9b02      	ldr	r3, [sp, #8]
 8004fee:	701c      	strb	r4, [r3, #0]
 8004ff0:	b01d      	add	sp, #116	@ 0x74
 8004ff2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff6:	b003      	add	sp, #12
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	20000570 	.word	0x20000570
 8005000:	ffff0208 	.word	0xffff0208

08005004 <__sread>:
 8005004:	b510      	push	{r4, lr}
 8005006:	460c      	mov	r4, r1
 8005008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500c:	f000 f8c4 	bl	8005198 <_read_r>
 8005010:	2800      	cmp	r0, #0
 8005012:	bfab      	itete	ge
 8005014:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005016:	89a3      	ldrhlt	r3, [r4, #12]
 8005018:	181b      	addge	r3, r3, r0
 800501a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800501e:	bfac      	ite	ge
 8005020:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005022:	81a3      	strhlt	r3, [r4, #12]
 8005024:	bd10      	pop	{r4, pc}

08005026 <__swrite>:
 8005026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800502a:	461f      	mov	r7, r3
 800502c:	898b      	ldrh	r3, [r1, #12]
 800502e:	05db      	lsls	r3, r3, #23
 8005030:	4605      	mov	r5, r0
 8005032:	460c      	mov	r4, r1
 8005034:	4616      	mov	r6, r2
 8005036:	d505      	bpl.n	8005044 <__swrite+0x1e>
 8005038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800503c:	2302      	movs	r3, #2
 800503e:	2200      	movs	r2, #0
 8005040:	f000 f898 	bl	8005174 <_lseek_r>
 8005044:	89a3      	ldrh	r3, [r4, #12]
 8005046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800504a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800504e:	81a3      	strh	r3, [r4, #12]
 8005050:	4632      	mov	r2, r6
 8005052:	463b      	mov	r3, r7
 8005054:	4628      	mov	r0, r5
 8005056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800505a:	f000 b8bf 	b.w	80051dc <_write_r>

0800505e <__sseek>:
 800505e:	b510      	push	{r4, lr}
 8005060:	460c      	mov	r4, r1
 8005062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005066:	f000 f885 	bl	8005174 <_lseek_r>
 800506a:	1c43      	adds	r3, r0, #1
 800506c:	89a3      	ldrh	r3, [r4, #12]
 800506e:	bf15      	itete	ne
 8005070:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005072:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005076:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800507a:	81a3      	strheq	r3, [r4, #12]
 800507c:	bf18      	it	ne
 800507e:	81a3      	strhne	r3, [r4, #12]
 8005080:	bd10      	pop	{r4, pc}

08005082 <__sclose>:
 8005082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005086:	f000 b865 	b.w	8005154 <_close_r>

0800508a <memset>:
 800508a:	4402      	add	r2, r0
 800508c:	4603      	mov	r3, r0
 800508e:	4293      	cmp	r3, r2
 8005090:	d100      	bne.n	8005094 <memset+0xa>
 8005092:	4770      	bx	lr
 8005094:	f803 1b01 	strb.w	r1, [r3], #1
 8005098:	e7f9      	b.n	800508e <memset+0x4>
	...

0800509c <strtok>:
 800509c:	4b16      	ldr	r3, [pc, #88]	@ (80050f8 <strtok+0x5c>)
 800509e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a2:	681f      	ldr	r7, [r3, #0]
 80050a4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80050a6:	4605      	mov	r5, r0
 80050a8:	460e      	mov	r6, r1
 80050aa:	b9ec      	cbnz	r4, 80050e8 <strtok+0x4c>
 80050ac:	2050      	movs	r0, #80	@ 0x50
 80050ae:	f7ff fde1 	bl	8004c74 <malloc>
 80050b2:	4602      	mov	r2, r0
 80050b4:	6478      	str	r0, [r7, #68]	@ 0x44
 80050b6:	b920      	cbnz	r0, 80050c2 <strtok+0x26>
 80050b8:	4b10      	ldr	r3, [pc, #64]	@ (80050fc <strtok+0x60>)
 80050ba:	4811      	ldr	r0, [pc, #68]	@ (8005100 <strtok+0x64>)
 80050bc:	215b      	movs	r1, #91	@ 0x5b
 80050be:	f000 f8db 	bl	8005278 <__assert_func>
 80050c2:	e9c0 4400 	strd	r4, r4, [r0]
 80050c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80050ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80050ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80050d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80050d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80050da:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80050de:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80050e2:	6184      	str	r4, [r0, #24]
 80050e4:	7704      	strb	r4, [r0, #28]
 80050e6:	6244      	str	r4, [r0, #36]	@ 0x24
 80050e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	2301      	movs	r3, #1
 80050f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050f4:	f000 b806 	b.w	8005104 <__strtok_r>
 80050f8:	20000570 	.word	0x20000570
 80050fc:	08007071 	.word	0x08007071
 8005100:	08007088 	.word	0x08007088

08005104 <__strtok_r>:
 8005104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005106:	4604      	mov	r4, r0
 8005108:	b908      	cbnz	r0, 800510e <__strtok_r+0xa>
 800510a:	6814      	ldr	r4, [r2, #0]
 800510c:	b144      	cbz	r4, 8005120 <__strtok_r+0x1c>
 800510e:	4620      	mov	r0, r4
 8005110:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005114:	460f      	mov	r7, r1
 8005116:	f817 6b01 	ldrb.w	r6, [r7], #1
 800511a:	b91e      	cbnz	r6, 8005124 <__strtok_r+0x20>
 800511c:	b965      	cbnz	r5, 8005138 <__strtok_r+0x34>
 800511e:	6015      	str	r5, [r2, #0]
 8005120:	2000      	movs	r0, #0
 8005122:	e005      	b.n	8005130 <__strtok_r+0x2c>
 8005124:	42b5      	cmp	r5, r6
 8005126:	d1f6      	bne.n	8005116 <__strtok_r+0x12>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1f0      	bne.n	800510e <__strtok_r+0xa>
 800512c:	6014      	str	r4, [r2, #0]
 800512e:	7003      	strb	r3, [r0, #0]
 8005130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005132:	461c      	mov	r4, r3
 8005134:	e00c      	b.n	8005150 <__strtok_r+0x4c>
 8005136:	b91d      	cbnz	r5, 8005140 <__strtok_r+0x3c>
 8005138:	4627      	mov	r7, r4
 800513a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800513e:	460e      	mov	r6, r1
 8005140:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005144:	42ab      	cmp	r3, r5
 8005146:	d1f6      	bne.n	8005136 <__strtok_r+0x32>
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0f2      	beq.n	8005132 <__strtok_r+0x2e>
 800514c:	2300      	movs	r3, #0
 800514e:	703b      	strb	r3, [r7, #0]
 8005150:	6014      	str	r4, [r2, #0]
 8005152:	e7ed      	b.n	8005130 <__strtok_r+0x2c>

08005154 <_close_r>:
 8005154:	b538      	push	{r3, r4, r5, lr}
 8005156:	4d06      	ldr	r5, [pc, #24]	@ (8005170 <_close_r+0x1c>)
 8005158:	2300      	movs	r3, #0
 800515a:	4604      	mov	r4, r0
 800515c:	4608      	mov	r0, r1
 800515e:	602b      	str	r3, [r5, #0]
 8005160:	f7fb feed 	bl	8000f3e <_close>
 8005164:	1c43      	adds	r3, r0, #1
 8005166:	d102      	bne.n	800516e <_close_r+0x1a>
 8005168:	682b      	ldr	r3, [r5, #0]
 800516a:	b103      	cbz	r3, 800516e <_close_r+0x1a>
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	bd38      	pop	{r3, r4, r5, pc}
 8005170:	20000840 	.word	0x20000840

08005174 <_lseek_r>:
 8005174:	b538      	push	{r3, r4, r5, lr}
 8005176:	4d07      	ldr	r5, [pc, #28]	@ (8005194 <_lseek_r+0x20>)
 8005178:	4604      	mov	r4, r0
 800517a:	4608      	mov	r0, r1
 800517c:	4611      	mov	r1, r2
 800517e:	2200      	movs	r2, #0
 8005180:	602a      	str	r2, [r5, #0]
 8005182:	461a      	mov	r2, r3
 8005184:	f7fb ff02 	bl	8000f8c <_lseek>
 8005188:	1c43      	adds	r3, r0, #1
 800518a:	d102      	bne.n	8005192 <_lseek_r+0x1e>
 800518c:	682b      	ldr	r3, [r5, #0]
 800518e:	b103      	cbz	r3, 8005192 <_lseek_r+0x1e>
 8005190:	6023      	str	r3, [r4, #0]
 8005192:	bd38      	pop	{r3, r4, r5, pc}
 8005194:	20000840 	.word	0x20000840

08005198 <_read_r>:
 8005198:	b538      	push	{r3, r4, r5, lr}
 800519a:	4d07      	ldr	r5, [pc, #28]	@ (80051b8 <_read_r+0x20>)
 800519c:	4604      	mov	r4, r0
 800519e:	4608      	mov	r0, r1
 80051a0:	4611      	mov	r1, r2
 80051a2:	2200      	movs	r2, #0
 80051a4:	602a      	str	r2, [r5, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	f7fb fe90 	bl	8000ecc <_read>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d102      	bne.n	80051b6 <_read_r+0x1e>
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	b103      	cbz	r3, 80051b6 <_read_r+0x1e>
 80051b4:	6023      	str	r3, [r4, #0]
 80051b6:	bd38      	pop	{r3, r4, r5, pc}
 80051b8:	20000840 	.word	0x20000840

080051bc <_sbrk_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4d06      	ldr	r5, [pc, #24]	@ (80051d8 <_sbrk_r+0x1c>)
 80051c0:	2300      	movs	r3, #0
 80051c2:	4604      	mov	r4, r0
 80051c4:	4608      	mov	r0, r1
 80051c6:	602b      	str	r3, [r5, #0]
 80051c8:	f7fb feee 	bl	8000fa8 <_sbrk>
 80051cc:	1c43      	adds	r3, r0, #1
 80051ce:	d102      	bne.n	80051d6 <_sbrk_r+0x1a>
 80051d0:	682b      	ldr	r3, [r5, #0]
 80051d2:	b103      	cbz	r3, 80051d6 <_sbrk_r+0x1a>
 80051d4:	6023      	str	r3, [r4, #0]
 80051d6:	bd38      	pop	{r3, r4, r5, pc}
 80051d8:	20000840 	.word	0x20000840

080051dc <_write_r>:
 80051dc:	b538      	push	{r3, r4, r5, lr}
 80051de:	4d07      	ldr	r5, [pc, #28]	@ (80051fc <_write_r+0x20>)
 80051e0:	4604      	mov	r4, r0
 80051e2:	4608      	mov	r0, r1
 80051e4:	4611      	mov	r1, r2
 80051e6:	2200      	movs	r2, #0
 80051e8:	602a      	str	r2, [r5, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	f7fb fe8b 	bl	8000f06 <_write>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d102      	bne.n	80051fa <_write_r+0x1e>
 80051f4:	682b      	ldr	r3, [r5, #0]
 80051f6:	b103      	cbz	r3, 80051fa <_write_r+0x1e>
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	bd38      	pop	{r3, r4, r5, pc}
 80051fc:	20000840 	.word	0x20000840

08005200 <__errno>:
 8005200:	4b01      	ldr	r3, [pc, #4]	@ (8005208 <__errno+0x8>)
 8005202:	6818      	ldr	r0, [r3, #0]
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	20000570 	.word	0x20000570

0800520c <__libc_init_array>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	4d0d      	ldr	r5, [pc, #52]	@ (8005244 <__libc_init_array+0x38>)
 8005210:	4c0d      	ldr	r4, [pc, #52]	@ (8005248 <__libc_init_array+0x3c>)
 8005212:	1b64      	subs	r4, r4, r5
 8005214:	10a4      	asrs	r4, r4, #2
 8005216:	2600      	movs	r6, #0
 8005218:	42a6      	cmp	r6, r4
 800521a:	d109      	bne.n	8005230 <__libc_init_array+0x24>
 800521c:	4d0b      	ldr	r5, [pc, #44]	@ (800524c <__libc_init_array+0x40>)
 800521e:	4c0c      	ldr	r4, [pc, #48]	@ (8005250 <__libc_init_array+0x44>)
 8005220:	f001 f82e 	bl	8006280 <_init>
 8005224:	1b64      	subs	r4, r4, r5
 8005226:	10a4      	asrs	r4, r4, #2
 8005228:	2600      	movs	r6, #0
 800522a:	42a6      	cmp	r6, r4
 800522c:	d105      	bne.n	800523a <__libc_init_array+0x2e>
 800522e:	bd70      	pop	{r4, r5, r6, pc}
 8005230:	f855 3b04 	ldr.w	r3, [r5], #4
 8005234:	4798      	blx	r3
 8005236:	3601      	adds	r6, #1
 8005238:	e7ee      	b.n	8005218 <__libc_init_array+0xc>
 800523a:	f855 3b04 	ldr.w	r3, [r5], #4
 800523e:	4798      	blx	r3
 8005240:	3601      	adds	r6, #1
 8005242:	e7f2      	b.n	800522a <__libc_init_array+0x1e>
 8005244:	08007174 	.word	0x08007174
 8005248:	08007174 	.word	0x08007174
 800524c:	08007174 	.word	0x08007174
 8005250:	08007178 	.word	0x08007178

08005254 <__retarget_lock_init_recursive>:
 8005254:	4770      	bx	lr

08005256 <__retarget_lock_acquire_recursive>:
 8005256:	4770      	bx	lr

08005258 <__retarget_lock_release_recursive>:
 8005258:	4770      	bx	lr

0800525a <memcpy>:
 800525a:	440a      	add	r2, r1
 800525c:	4291      	cmp	r1, r2
 800525e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005262:	d100      	bne.n	8005266 <memcpy+0xc>
 8005264:	4770      	bx	lr
 8005266:	b510      	push	{r4, lr}
 8005268:	f811 4b01 	ldrb.w	r4, [r1], #1
 800526c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005270:	4291      	cmp	r1, r2
 8005272:	d1f9      	bne.n	8005268 <memcpy+0xe>
 8005274:	bd10      	pop	{r4, pc}
	...

08005278 <__assert_func>:
 8005278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800527a:	4614      	mov	r4, r2
 800527c:	461a      	mov	r2, r3
 800527e:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <__assert_func+0x2c>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4605      	mov	r5, r0
 8005284:	68d8      	ldr	r0, [r3, #12]
 8005286:	b14c      	cbz	r4, 800529c <__assert_func+0x24>
 8005288:	4b07      	ldr	r3, [pc, #28]	@ (80052a8 <__assert_func+0x30>)
 800528a:	9100      	str	r1, [sp, #0]
 800528c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005290:	4906      	ldr	r1, [pc, #24]	@ (80052ac <__assert_func+0x34>)
 8005292:	462b      	mov	r3, r5
 8005294:	f000 fbf0 	bl	8005a78 <fiprintf>
 8005298:	f000 fc1a 	bl	8005ad0 <abort>
 800529c:	4b04      	ldr	r3, [pc, #16]	@ (80052b0 <__assert_func+0x38>)
 800529e:	461c      	mov	r4, r3
 80052a0:	e7f3      	b.n	800528a <__assert_func+0x12>
 80052a2:	bf00      	nop
 80052a4:	20000570 	.word	0x20000570
 80052a8:	080070e2 	.word	0x080070e2
 80052ac:	080070ef 	.word	0x080070ef
 80052b0:	0800711d 	.word	0x0800711d

080052b4 <_free_r>:
 80052b4:	b538      	push	{r3, r4, r5, lr}
 80052b6:	4605      	mov	r5, r0
 80052b8:	2900      	cmp	r1, #0
 80052ba:	d041      	beq.n	8005340 <_free_r+0x8c>
 80052bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052c0:	1f0c      	subs	r4, r1, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	bfb8      	it	lt
 80052c6:	18e4      	addlt	r4, r4, r3
 80052c8:	f7ff fd7e 	bl	8004dc8 <__malloc_lock>
 80052cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005344 <_free_r+0x90>)
 80052ce:	6813      	ldr	r3, [r2, #0]
 80052d0:	b933      	cbnz	r3, 80052e0 <_free_r+0x2c>
 80052d2:	6063      	str	r3, [r4, #4]
 80052d4:	6014      	str	r4, [r2, #0]
 80052d6:	4628      	mov	r0, r5
 80052d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052dc:	f7ff bd7a 	b.w	8004dd4 <__malloc_unlock>
 80052e0:	42a3      	cmp	r3, r4
 80052e2:	d908      	bls.n	80052f6 <_free_r+0x42>
 80052e4:	6820      	ldr	r0, [r4, #0]
 80052e6:	1821      	adds	r1, r4, r0
 80052e8:	428b      	cmp	r3, r1
 80052ea:	bf01      	itttt	eq
 80052ec:	6819      	ldreq	r1, [r3, #0]
 80052ee:	685b      	ldreq	r3, [r3, #4]
 80052f0:	1809      	addeq	r1, r1, r0
 80052f2:	6021      	streq	r1, [r4, #0]
 80052f4:	e7ed      	b.n	80052d2 <_free_r+0x1e>
 80052f6:	461a      	mov	r2, r3
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	b10b      	cbz	r3, 8005300 <_free_r+0x4c>
 80052fc:	42a3      	cmp	r3, r4
 80052fe:	d9fa      	bls.n	80052f6 <_free_r+0x42>
 8005300:	6811      	ldr	r1, [r2, #0]
 8005302:	1850      	adds	r0, r2, r1
 8005304:	42a0      	cmp	r0, r4
 8005306:	d10b      	bne.n	8005320 <_free_r+0x6c>
 8005308:	6820      	ldr	r0, [r4, #0]
 800530a:	4401      	add	r1, r0
 800530c:	1850      	adds	r0, r2, r1
 800530e:	4283      	cmp	r3, r0
 8005310:	6011      	str	r1, [r2, #0]
 8005312:	d1e0      	bne.n	80052d6 <_free_r+0x22>
 8005314:	6818      	ldr	r0, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	6053      	str	r3, [r2, #4]
 800531a:	4408      	add	r0, r1
 800531c:	6010      	str	r0, [r2, #0]
 800531e:	e7da      	b.n	80052d6 <_free_r+0x22>
 8005320:	d902      	bls.n	8005328 <_free_r+0x74>
 8005322:	230c      	movs	r3, #12
 8005324:	602b      	str	r3, [r5, #0]
 8005326:	e7d6      	b.n	80052d6 <_free_r+0x22>
 8005328:	6820      	ldr	r0, [r4, #0]
 800532a:	1821      	adds	r1, r4, r0
 800532c:	428b      	cmp	r3, r1
 800532e:	bf04      	itt	eq
 8005330:	6819      	ldreq	r1, [r3, #0]
 8005332:	685b      	ldreq	r3, [r3, #4]
 8005334:	6063      	str	r3, [r4, #4]
 8005336:	bf04      	itt	eq
 8005338:	1809      	addeq	r1, r1, r0
 800533a:	6021      	streq	r1, [r4, #0]
 800533c:	6054      	str	r4, [r2, #4]
 800533e:	e7ca      	b.n	80052d6 <_free_r+0x22>
 8005340:	bd38      	pop	{r3, r4, r5, pc}
 8005342:	bf00      	nop
 8005344:	20000700 	.word	0x20000700

08005348 <_malloc_usable_size_r>:
 8005348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800534c:	1f18      	subs	r0, r3, #4
 800534e:	2b00      	cmp	r3, #0
 8005350:	bfbc      	itt	lt
 8005352:	580b      	ldrlt	r3, [r1, r0]
 8005354:	18c0      	addlt	r0, r0, r3
 8005356:	4770      	bx	lr

08005358 <__ssputs_r>:
 8005358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800535c:	688e      	ldr	r6, [r1, #8]
 800535e:	461f      	mov	r7, r3
 8005360:	42be      	cmp	r6, r7
 8005362:	680b      	ldr	r3, [r1, #0]
 8005364:	4682      	mov	sl, r0
 8005366:	460c      	mov	r4, r1
 8005368:	4690      	mov	r8, r2
 800536a:	d82d      	bhi.n	80053c8 <__ssputs_r+0x70>
 800536c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005370:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005374:	d026      	beq.n	80053c4 <__ssputs_r+0x6c>
 8005376:	6965      	ldr	r5, [r4, #20]
 8005378:	6909      	ldr	r1, [r1, #16]
 800537a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800537e:	eba3 0901 	sub.w	r9, r3, r1
 8005382:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005386:	1c7b      	adds	r3, r7, #1
 8005388:	444b      	add	r3, r9
 800538a:	106d      	asrs	r5, r5, #1
 800538c:	429d      	cmp	r5, r3
 800538e:	bf38      	it	cc
 8005390:	461d      	movcc	r5, r3
 8005392:	0553      	lsls	r3, r2, #21
 8005394:	d527      	bpl.n	80053e6 <__ssputs_r+0x8e>
 8005396:	4629      	mov	r1, r5
 8005398:	f7ff fc96 	bl	8004cc8 <_malloc_r>
 800539c:	4606      	mov	r6, r0
 800539e:	b360      	cbz	r0, 80053fa <__ssputs_r+0xa2>
 80053a0:	6921      	ldr	r1, [r4, #16]
 80053a2:	464a      	mov	r2, r9
 80053a4:	f7ff ff59 	bl	800525a <memcpy>
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80053ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053b2:	81a3      	strh	r3, [r4, #12]
 80053b4:	6126      	str	r6, [r4, #16]
 80053b6:	6165      	str	r5, [r4, #20]
 80053b8:	444e      	add	r6, r9
 80053ba:	eba5 0509 	sub.w	r5, r5, r9
 80053be:	6026      	str	r6, [r4, #0]
 80053c0:	60a5      	str	r5, [r4, #8]
 80053c2:	463e      	mov	r6, r7
 80053c4:	42be      	cmp	r6, r7
 80053c6:	d900      	bls.n	80053ca <__ssputs_r+0x72>
 80053c8:	463e      	mov	r6, r7
 80053ca:	6820      	ldr	r0, [r4, #0]
 80053cc:	4632      	mov	r2, r6
 80053ce:	4641      	mov	r1, r8
 80053d0:	f000 fb64 	bl	8005a9c <memmove>
 80053d4:	68a3      	ldr	r3, [r4, #8]
 80053d6:	1b9b      	subs	r3, r3, r6
 80053d8:	60a3      	str	r3, [r4, #8]
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	4433      	add	r3, r6
 80053de:	6023      	str	r3, [r4, #0]
 80053e0:	2000      	movs	r0, #0
 80053e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e6:	462a      	mov	r2, r5
 80053e8:	f7ff fcfa 	bl	8004de0 <_realloc_r>
 80053ec:	4606      	mov	r6, r0
 80053ee:	2800      	cmp	r0, #0
 80053f0:	d1e0      	bne.n	80053b4 <__ssputs_r+0x5c>
 80053f2:	6921      	ldr	r1, [r4, #16]
 80053f4:	4650      	mov	r0, sl
 80053f6:	f7ff ff5d 	bl	80052b4 <_free_r>
 80053fa:	230c      	movs	r3, #12
 80053fc:	f8ca 3000 	str.w	r3, [sl]
 8005400:	89a3      	ldrh	r3, [r4, #12]
 8005402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005406:	81a3      	strh	r3, [r4, #12]
 8005408:	f04f 30ff 	mov.w	r0, #4294967295
 800540c:	e7e9      	b.n	80053e2 <__ssputs_r+0x8a>
	...

08005410 <_svfiprintf_r>:
 8005410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005414:	4698      	mov	r8, r3
 8005416:	898b      	ldrh	r3, [r1, #12]
 8005418:	061b      	lsls	r3, r3, #24
 800541a:	b09d      	sub	sp, #116	@ 0x74
 800541c:	4607      	mov	r7, r0
 800541e:	460d      	mov	r5, r1
 8005420:	4614      	mov	r4, r2
 8005422:	d510      	bpl.n	8005446 <_svfiprintf_r+0x36>
 8005424:	690b      	ldr	r3, [r1, #16]
 8005426:	b973      	cbnz	r3, 8005446 <_svfiprintf_r+0x36>
 8005428:	2140      	movs	r1, #64	@ 0x40
 800542a:	f7ff fc4d 	bl	8004cc8 <_malloc_r>
 800542e:	6028      	str	r0, [r5, #0]
 8005430:	6128      	str	r0, [r5, #16]
 8005432:	b930      	cbnz	r0, 8005442 <_svfiprintf_r+0x32>
 8005434:	230c      	movs	r3, #12
 8005436:	603b      	str	r3, [r7, #0]
 8005438:	f04f 30ff 	mov.w	r0, #4294967295
 800543c:	b01d      	add	sp, #116	@ 0x74
 800543e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005442:	2340      	movs	r3, #64	@ 0x40
 8005444:	616b      	str	r3, [r5, #20]
 8005446:	2300      	movs	r3, #0
 8005448:	9309      	str	r3, [sp, #36]	@ 0x24
 800544a:	2320      	movs	r3, #32
 800544c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005450:	f8cd 800c 	str.w	r8, [sp, #12]
 8005454:	2330      	movs	r3, #48	@ 0x30
 8005456:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80055f4 <_svfiprintf_r+0x1e4>
 800545a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800545e:	f04f 0901 	mov.w	r9, #1
 8005462:	4623      	mov	r3, r4
 8005464:	469a      	mov	sl, r3
 8005466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800546a:	b10a      	cbz	r2, 8005470 <_svfiprintf_r+0x60>
 800546c:	2a25      	cmp	r2, #37	@ 0x25
 800546e:	d1f9      	bne.n	8005464 <_svfiprintf_r+0x54>
 8005470:	ebba 0b04 	subs.w	fp, sl, r4
 8005474:	d00b      	beq.n	800548e <_svfiprintf_r+0x7e>
 8005476:	465b      	mov	r3, fp
 8005478:	4622      	mov	r2, r4
 800547a:	4629      	mov	r1, r5
 800547c:	4638      	mov	r0, r7
 800547e:	f7ff ff6b 	bl	8005358 <__ssputs_r>
 8005482:	3001      	adds	r0, #1
 8005484:	f000 80a7 	beq.w	80055d6 <_svfiprintf_r+0x1c6>
 8005488:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800548a:	445a      	add	r2, fp
 800548c:	9209      	str	r2, [sp, #36]	@ 0x24
 800548e:	f89a 3000 	ldrb.w	r3, [sl]
 8005492:	2b00      	cmp	r3, #0
 8005494:	f000 809f 	beq.w	80055d6 <_svfiprintf_r+0x1c6>
 8005498:	2300      	movs	r3, #0
 800549a:	f04f 32ff 	mov.w	r2, #4294967295
 800549e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054a2:	f10a 0a01 	add.w	sl, sl, #1
 80054a6:	9304      	str	r3, [sp, #16]
 80054a8:	9307      	str	r3, [sp, #28]
 80054aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80054ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80054b0:	4654      	mov	r4, sl
 80054b2:	2205      	movs	r2, #5
 80054b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054b8:	484e      	ldr	r0, [pc, #312]	@ (80055f4 <_svfiprintf_r+0x1e4>)
 80054ba:	f7fa feb9 	bl	8000230 <memchr>
 80054be:	9a04      	ldr	r2, [sp, #16]
 80054c0:	b9d8      	cbnz	r0, 80054fa <_svfiprintf_r+0xea>
 80054c2:	06d0      	lsls	r0, r2, #27
 80054c4:	bf44      	itt	mi
 80054c6:	2320      	movmi	r3, #32
 80054c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054cc:	0711      	lsls	r1, r2, #28
 80054ce:	bf44      	itt	mi
 80054d0:	232b      	movmi	r3, #43	@ 0x2b
 80054d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054d6:	f89a 3000 	ldrb.w	r3, [sl]
 80054da:	2b2a      	cmp	r3, #42	@ 0x2a
 80054dc:	d015      	beq.n	800550a <_svfiprintf_r+0xfa>
 80054de:	9a07      	ldr	r2, [sp, #28]
 80054e0:	4654      	mov	r4, sl
 80054e2:	2000      	movs	r0, #0
 80054e4:	f04f 0c0a 	mov.w	ip, #10
 80054e8:	4621      	mov	r1, r4
 80054ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054ee:	3b30      	subs	r3, #48	@ 0x30
 80054f0:	2b09      	cmp	r3, #9
 80054f2:	d94b      	bls.n	800558c <_svfiprintf_r+0x17c>
 80054f4:	b1b0      	cbz	r0, 8005524 <_svfiprintf_r+0x114>
 80054f6:	9207      	str	r2, [sp, #28]
 80054f8:	e014      	b.n	8005524 <_svfiprintf_r+0x114>
 80054fa:	eba0 0308 	sub.w	r3, r0, r8
 80054fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005502:	4313      	orrs	r3, r2
 8005504:	9304      	str	r3, [sp, #16]
 8005506:	46a2      	mov	sl, r4
 8005508:	e7d2      	b.n	80054b0 <_svfiprintf_r+0xa0>
 800550a:	9b03      	ldr	r3, [sp, #12]
 800550c:	1d19      	adds	r1, r3, #4
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	9103      	str	r1, [sp, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	bfbb      	ittet	lt
 8005516:	425b      	neglt	r3, r3
 8005518:	f042 0202 	orrlt.w	r2, r2, #2
 800551c:	9307      	strge	r3, [sp, #28]
 800551e:	9307      	strlt	r3, [sp, #28]
 8005520:	bfb8      	it	lt
 8005522:	9204      	strlt	r2, [sp, #16]
 8005524:	7823      	ldrb	r3, [r4, #0]
 8005526:	2b2e      	cmp	r3, #46	@ 0x2e
 8005528:	d10a      	bne.n	8005540 <_svfiprintf_r+0x130>
 800552a:	7863      	ldrb	r3, [r4, #1]
 800552c:	2b2a      	cmp	r3, #42	@ 0x2a
 800552e:	d132      	bne.n	8005596 <_svfiprintf_r+0x186>
 8005530:	9b03      	ldr	r3, [sp, #12]
 8005532:	1d1a      	adds	r2, r3, #4
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	9203      	str	r2, [sp, #12]
 8005538:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800553c:	3402      	adds	r4, #2
 800553e:	9305      	str	r3, [sp, #20]
 8005540:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005604 <_svfiprintf_r+0x1f4>
 8005544:	7821      	ldrb	r1, [r4, #0]
 8005546:	2203      	movs	r2, #3
 8005548:	4650      	mov	r0, sl
 800554a:	f7fa fe71 	bl	8000230 <memchr>
 800554e:	b138      	cbz	r0, 8005560 <_svfiprintf_r+0x150>
 8005550:	9b04      	ldr	r3, [sp, #16]
 8005552:	eba0 000a 	sub.w	r0, r0, sl
 8005556:	2240      	movs	r2, #64	@ 0x40
 8005558:	4082      	lsls	r2, r0
 800555a:	4313      	orrs	r3, r2
 800555c:	3401      	adds	r4, #1
 800555e:	9304      	str	r3, [sp, #16]
 8005560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005564:	4824      	ldr	r0, [pc, #144]	@ (80055f8 <_svfiprintf_r+0x1e8>)
 8005566:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800556a:	2206      	movs	r2, #6
 800556c:	f7fa fe60 	bl	8000230 <memchr>
 8005570:	2800      	cmp	r0, #0
 8005572:	d036      	beq.n	80055e2 <_svfiprintf_r+0x1d2>
 8005574:	4b21      	ldr	r3, [pc, #132]	@ (80055fc <_svfiprintf_r+0x1ec>)
 8005576:	bb1b      	cbnz	r3, 80055c0 <_svfiprintf_r+0x1b0>
 8005578:	9b03      	ldr	r3, [sp, #12]
 800557a:	3307      	adds	r3, #7
 800557c:	f023 0307 	bic.w	r3, r3, #7
 8005580:	3308      	adds	r3, #8
 8005582:	9303      	str	r3, [sp, #12]
 8005584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005586:	4433      	add	r3, r6
 8005588:	9309      	str	r3, [sp, #36]	@ 0x24
 800558a:	e76a      	b.n	8005462 <_svfiprintf_r+0x52>
 800558c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005590:	460c      	mov	r4, r1
 8005592:	2001      	movs	r0, #1
 8005594:	e7a8      	b.n	80054e8 <_svfiprintf_r+0xd8>
 8005596:	2300      	movs	r3, #0
 8005598:	3401      	adds	r4, #1
 800559a:	9305      	str	r3, [sp, #20]
 800559c:	4619      	mov	r1, r3
 800559e:	f04f 0c0a 	mov.w	ip, #10
 80055a2:	4620      	mov	r0, r4
 80055a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055a8:	3a30      	subs	r2, #48	@ 0x30
 80055aa:	2a09      	cmp	r2, #9
 80055ac:	d903      	bls.n	80055b6 <_svfiprintf_r+0x1a6>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0c6      	beq.n	8005540 <_svfiprintf_r+0x130>
 80055b2:	9105      	str	r1, [sp, #20]
 80055b4:	e7c4      	b.n	8005540 <_svfiprintf_r+0x130>
 80055b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80055ba:	4604      	mov	r4, r0
 80055bc:	2301      	movs	r3, #1
 80055be:	e7f0      	b.n	80055a2 <_svfiprintf_r+0x192>
 80055c0:	ab03      	add	r3, sp, #12
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	462a      	mov	r2, r5
 80055c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005600 <_svfiprintf_r+0x1f0>)
 80055c8:	a904      	add	r1, sp, #16
 80055ca:	4638      	mov	r0, r7
 80055cc:	f3af 8000 	nop.w
 80055d0:	1c42      	adds	r2, r0, #1
 80055d2:	4606      	mov	r6, r0
 80055d4:	d1d6      	bne.n	8005584 <_svfiprintf_r+0x174>
 80055d6:	89ab      	ldrh	r3, [r5, #12]
 80055d8:	065b      	lsls	r3, r3, #25
 80055da:	f53f af2d 	bmi.w	8005438 <_svfiprintf_r+0x28>
 80055de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055e0:	e72c      	b.n	800543c <_svfiprintf_r+0x2c>
 80055e2:	ab03      	add	r3, sp, #12
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	462a      	mov	r2, r5
 80055e8:	4b05      	ldr	r3, [pc, #20]	@ (8005600 <_svfiprintf_r+0x1f0>)
 80055ea:	a904      	add	r1, sp, #16
 80055ec:	4638      	mov	r0, r7
 80055ee:	f000 f879 	bl	80056e4 <_printf_i>
 80055f2:	e7ed      	b.n	80055d0 <_svfiprintf_r+0x1c0>
 80055f4:	0800711e 	.word	0x0800711e
 80055f8:	08007128 	.word	0x08007128
 80055fc:	00000000 	.word	0x00000000
 8005600:	08005359 	.word	0x08005359
 8005604:	08007124 	.word	0x08007124

08005608 <_printf_common>:
 8005608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800560c:	4616      	mov	r6, r2
 800560e:	4698      	mov	r8, r3
 8005610:	688a      	ldr	r2, [r1, #8]
 8005612:	690b      	ldr	r3, [r1, #16]
 8005614:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005618:	4293      	cmp	r3, r2
 800561a:	bfb8      	it	lt
 800561c:	4613      	movlt	r3, r2
 800561e:	6033      	str	r3, [r6, #0]
 8005620:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005624:	4607      	mov	r7, r0
 8005626:	460c      	mov	r4, r1
 8005628:	b10a      	cbz	r2, 800562e <_printf_common+0x26>
 800562a:	3301      	adds	r3, #1
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	0699      	lsls	r1, r3, #26
 8005632:	bf42      	ittt	mi
 8005634:	6833      	ldrmi	r3, [r6, #0]
 8005636:	3302      	addmi	r3, #2
 8005638:	6033      	strmi	r3, [r6, #0]
 800563a:	6825      	ldr	r5, [r4, #0]
 800563c:	f015 0506 	ands.w	r5, r5, #6
 8005640:	d106      	bne.n	8005650 <_printf_common+0x48>
 8005642:	f104 0a19 	add.w	sl, r4, #25
 8005646:	68e3      	ldr	r3, [r4, #12]
 8005648:	6832      	ldr	r2, [r6, #0]
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	42ab      	cmp	r3, r5
 800564e:	dc26      	bgt.n	800569e <_printf_common+0x96>
 8005650:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	3b00      	subs	r3, #0
 8005658:	bf18      	it	ne
 800565a:	2301      	movne	r3, #1
 800565c:	0692      	lsls	r2, r2, #26
 800565e:	d42b      	bmi.n	80056b8 <_printf_common+0xb0>
 8005660:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005664:	4641      	mov	r1, r8
 8005666:	4638      	mov	r0, r7
 8005668:	47c8      	blx	r9
 800566a:	3001      	adds	r0, #1
 800566c:	d01e      	beq.n	80056ac <_printf_common+0xa4>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	6922      	ldr	r2, [r4, #16]
 8005672:	f003 0306 	and.w	r3, r3, #6
 8005676:	2b04      	cmp	r3, #4
 8005678:	bf02      	ittt	eq
 800567a:	68e5      	ldreq	r5, [r4, #12]
 800567c:	6833      	ldreq	r3, [r6, #0]
 800567e:	1aed      	subeq	r5, r5, r3
 8005680:	68a3      	ldr	r3, [r4, #8]
 8005682:	bf0c      	ite	eq
 8005684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005688:	2500      	movne	r5, #0
 800568a:	4293      	cmp	r3, r2
 800568c:	bfc4      	itt	gt
 800568e:	1a9b      	subgt	r3, r3, r2
 8005690:	18ed      	addgt	r5, r5, r3
 8005692:	2600      	movs	r6, #0
 8005694:	341a      	adds	r4, #26
 8005696:	42b5      	cmp	r5, r6
 8005698:	d11a      	bne.n	80056d0 <_printf_common+0xc8>
 800569a:	2000      	movs	r0, #0
 800569c:	e008      	b.n	80056b0 <_printf_common+0xa8>
 800569e:	2301      	movs	r3, #1
 80056a0:	4652      	mov	r2, sl
 80056a2:	4641      	mov	r1, r8
 80056a4:	4638      	mov	r0, r7
 80056a6:	47c8      	blx	r9
 80056a8:	3001      	adds	r0, #1
 80056aa:	d103      	bne.n	80056b4 <_printf_common+0xac>
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b4:	3501      	adds	r5, #1
 80056b6:	e7c6      	b.n	8005646 <_printf_common+0x3e>
 80056b8:	18e1      	adds	r1, r4, r3
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	2030      	movs	r0, #48	@ 0x30
 80056be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056c2:	4422      	add	r2, r4
 80056c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056cc:	3302      	adds	r3, #2
 80056ce:	e7c7      	b.n	8005660 <_printf_common+0x58>
 80056d0:	2301      	movs	r3, #1
 80056d2:	4622      	mov	r2, r4
 80056d4:	4641      	mov	r1, r8
 80056d6:	4638      	mov	r0, r7
 80056d8:	47c8      	blx	r9
 80056da:	3001      	adds	r0, #1
 80056dc:	d0e6      	beq.n	80056ac <_printf_common+0xa4>
 80056de:	3601      	adds	r6, #1
 80056e0:	e7d9      	b.n	8005696 <_printf_common+0x8e>
	...

080056e4 <_printf_i>:
 80056e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056e8:	7e0f      	ldrb	r7, [r1, #24]
 80056ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056ec:	2f78      	cmp	r7, #120	@ 0x78
 80056ee:	4691      	mov	r9, r2
 80056f0:	4680      	mov	r8, r0
 80056f2:	460c      	mov	r4, r1
 80056f4:	469a      	mov	sl, r3
 80056f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056fa:	d807      	bhi.n	800570c <_printf_i+0x28>
 80056fc:	2f62      	cmp	r7, #98	@ 0x62
 80056fe:	d80a      	bhi.n	8005716 <_printf_i+0x32>
 8005700:	2f00      	cmp	r7, #0
 8005702:	f000 80d1 	beq.w	80058a8 <_printf_i+0x1c4>
 8005706:	2f58      	cmp	r7, #88	@ 0x58
 8005708:	f000 80b8 	beq.w	800587c <_printf_i+0x198>
 800570c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005710:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005714:	e03a      	b.n	800578c <_printf_i+0xa8>
 8005716:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800571a:	2b15      	cmp	r3, #21
 800571c:	d8f6      	bhi.n	800570c <_printf_i+0x28>
 800571e:	a101      	add	r1, pc, #4	@ (adr r1, 8005724 <_printf_i+0x40>)
 8005720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005724:	0800577d 	.word	0x0800577d
 8005728:	08005791 	.word	0x08005791
 800572c:	0800570d 	.word	0x0800570d
 8005730:	0800570d 	.word	0x0800570d
 8005734:	0800570d 	.word	0x0800570d
 8005738:	0800570d 	.word	0x0800570d
 800573c:	08005791 	.word	0x08005791
 8005740:	0800570d 	.word	0x0800570d
 8005744:	0800570d 	.word	0x0800570d
 8005748:	0800570d 	.word	0x0800570d
 800574c:	0800570d 	.word	0x0800570d
 8005750:	0800588f 	.word	0x0800588f
 8005754:	080057bb 	.word	0x080057bb
 8005758:	08005849 	.word	0x08005849
 800575c:	0800570d 	.word	0x0800570d
 8005760:	0800570d 	.word	0x0800570d
 8005764:	080058b1 	.word	0x080058b1
 8005768:	0800570d 	.word	0x0800570d
 800576c:	080057bb 	.word	0x080057bb
 8005770:	0800570d 	.word	0x0800570d
 8005774:	0800570d 	.word	0x0800570d
 8005778:	08005851 	.word	0x08005851
 800577c:	6833      	ldr	r3, [r6, #0]
 800577e:	1d1a      	adds	r2, r3, #4
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6032      	str	r2, [r6, #0]
 8005784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005788:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800578c:	2301      	movs	r3, #1
 800578e:	e09c      	b.n	80058ca <_printf_i+0x1e6>
 8005790:	6833      	ldr	r3, [r6, #0]
 8005792:	6820      	ldr	r0, [r4, #0]
 8005794:	1d19      	adds	r1, r3, #4
 8005796:	6031      	str	r1, [r6, #0]
 8005798:	0606      	lsls	r6, r0, #24
 800579a:	d501      	bpl.n	80057a0 <_printf_i+0xbc>
 800579c:	681d      	ldr	r5, [r3, #0]
 800579e:	e003      	b.n	80057a8 <_printf_i+0xc4>
 80057a0:	0645      	lsls	r5, r0, #25
 80057a2:	d5fb      	bpl.n	800579c <_printf_i+0xb8>
 80057a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057a8:	2d00      	cmp	r5, #0
 80057aa:	da03      	bge.n	80057b4 <_printf_i+0xd0>
 80057ac:	232d      	movs	r3, #45	@ 0x2d
 80057ae:	426d      	negs	r5, r5
 80057b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057b4:	4858      	ldr	r0, [pc, #352]	@ (8005918 <_printf_i+0x234>)
 80057b6:	230a      	movs	r3, #10
 80057b8:	e011      	b.n	80057de <_printf_i+0xfa>
 80057ba:	6821      	ldr	r1, [r4, #0]
 80057bc:	6833      	ldr	r3, [r6, #0]
 80057be:	0608      	lsls	r0, r1, #24
 80057c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80057c4:	d402      	bmi.n	80057cc <_printf_i+0xe8>
 80057c6:	0649      	lsls	r1, r1, #25
 80057c8:	bf48      	it	mi
 80057ca:	b2ad      	uxthmi	r5, r5
 80057cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80057ce:	4852      	ldr	r0, [pc, #328]	@ (8005918 <_printf_i+0x234>)
 80057d0:	6033      	str	r3, [r6, #0]
 80057d2:	bf14      	ite	ne
 80057d4:	230a      	movne	r3, #10
 80057d6:	2308      	moveq	r3, #8
 80057d8:	2100      	movs	r1, #0
 80057da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057de:	6866      	ldr	r6, [r4, #4]
 80057e0:	60a6      	str	r6, [r4, #8]
 80057e2:	2e00      	cmp	r6, #0
 80057e4:	db05      	blt.n	80057f2 <_printf_i+0x10e>
 80057e6:	6821      	ldr	r1, [r4, #0]
 80057e8:	432e      	orrs	r6, r5
 80057ea:	f021 0104 	bic.w	r1, r1, #4
 80057ee:	6021      	str	r1, [r4, #0]
 80057f0:	d04b      	beq.n	800588a <_printf_i+0x1a6>
 80057f2:	4616      	mov	r6, r2
 80057f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80057f8:	fb03 5711 	mls	r7, r3, r1, r5
 80057fc:	5dc7      	ldrb	r7, [r0, r7]
 80057fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005802:	462f      	mov	r7, r5
 8005804:	42bb      	cmp	r3, r7
 8005806:	460d      	mov	r5, r1
 8005808:	d9f4      	bls.n	80057f4 <_printf_i+0x110>
 800580a:	2b08      	cmp	r3, #8
 800580c:	d10b      	bne.n	8005826 <_printf_i+0x142>
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	07df      	lsls	r7, r3, #31
 8005812:	d508      	bpl.n	8005826 <_printf_i+0x142>
 8005814:	6923      	ldr	r3, [r4, #16]
 8005816:	6861      	ldr	r1, [r4, #4]
 8005818:	4299      	cmp	r1, r3
 800581a:	bfde      	ittt	le
 800581c:	2330      	movle	r3, #48	@ 0x30
 800581e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005822:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005826:	1b92      	subs	r2, r2, r6
 8005828:	6122      	str	r2, [r4, #16]
 800582a:	f8cd a000 	str.w	sl, [sp]
 800582e:	464b      	mov	r3, r9
 8005830:	aa03      	add	r2, sp, #12
 8005832:	4621      	mov	r1, r4
 8005834:	4640      	mov	r0, r8
 8005836:	f7ff fee7 	bl	8005608 <_printf_common>
 800583a:	3001      	adds	r0, #1
 800583c:	d14a      	bne.n	80058d4 <_printf_i+0x1f0>
 800583e:	f04f 30ff 	mov.w	r0, #4294967295
 8005842:	b004      	add	sp, #16
 8005844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	f043 0320 	orr.w	r3, r3, #32
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	4832      	ldr	r0, [pc, #200]	@ (800591c <_printf_i+0x238>)
 8005852:	2778      	movs	r7, #120	@ 0x78
 8005854:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	6831      	ldr	r1, [r6, #0]
 800585c:	061f      	lsls	r7, r3, #24
 800585e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005862:	d402      	bmi.n	800586a <_printf_i+0x186>
 8005864:	065f      	lsls	r7, r3, #25
 8005866:	bf48      	it	mi
 8005868:	b2ad      	uxthmi	r5, r5
 800586a:	6031      	str	r1, [r6, #0]
 800586c:	07d9      	lsls	r1, r3, #31
 800586e:	bf44      	itt	mi
 8005870:	f043 0320 	orrmi.w	r3, r3, #32
 8005874:	6023      	strmi	r3, [r4, #0]
 8005876:	b11d      	cbz	r5, 8005880 <_printf_i+0x19c>
 8005878:	2310      	movs	r3, #16
 800587a:	e7ad      	b.n	80057d8 <_printf_i+0xf4>
 800587c:	4826      	ldr	r0, [pc, #152]	@ (8005918 <_printf_i+0x234>)
 800587e:	e7e9      	b.n	8005854 <_printf_i+0x170>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	f023 0320 	bic.w	r3, r3, #32
 8005886:	6023      	str	r3, [r4, #0]
 8005888:	e7f6      	b.n	8005878 <_printf_i+0x194>
 800588a:	4616      	mov	r6, r2
 800588c:	e7bd      	b.n	800580a <_printf_i+0x126>
 800588e:	6833      	ldr	r3, [r6, #0]
 8005890:	6825      	ldr	r5, [r4, #0]
 8005892:	6961      	ldr	r1, [r4, #20]
 8005894:	1d18      	adds	r0, r3, #4
 8005896:	6030      	str	r0, [r6, #0]
 8005898:	062e      	lsls	r6, r5, #24
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	d501      	bpl.n	80058a2 <_printf_i+0x1be>
 800589e:	6019      	str	r1, [r3, #0]
 80058a0:	e002      	b.n	80058a8 <_printf_i+0x1c4>
 80058a2:	0668      	lsls	r0, r5, #25
 80058a4:	d5fb      	bpl.n	800589e <_printf_i+0x1ba>
 80058a6:	8019      	strh	r1, [r3, #0]
 80058a8:	2300      	movs	r3, #0
 80058aa:	6123      	str	r3, [r4, #16]
 80058ac:	4616      	mov	r6, r2
 80058ae:	e7bc      	b.n	800582a <_printf_i+0x146>
 80058b0:	6833      	ldr	r3, [r6, #0]
 80058b2:	1d1a      	adds	r2, r3, #4
 80058b4:	6032      	str	r2, [r6, #0]
 80058b6:	681e      	ldr	r6, [r3, #0]
 80058b8:	6862      	ldr	r2, [r4, #4]
 80058ba:	2100      	movs	r1, #0
 80058bc:	4630      	mov	r0, r6
 80058be:	f7fa fcb7 	bl	8000230 <memchr>
 80058c2:	b108      	cbz	r0, 80058c8 <_printf_i+0x1e4>
 80058c4:	1b80      	subs	r0, r0, r6
 80058c6:	6060      	str	r0, [r4, #4]
 80058c8:	6863      	ldr	r3, [r4, #4]
 80058ca:	6123      	str	r3, [r4, #16]
 80058cc:	2300      	movs	r3, #0
 80058ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058d2:	e7aa      	b.n	800582a <_printf_i+0x146>
 80058d4:	6923      	ldr	r3, [r4, #16]
 80058d6:	4632      	mov	r2, r6
 80058d8:	4649      	mov	r1, r9
 80058da:	4640      	mov	r0, r8
 80058dc:	47d0      	blx	sl
 80058de:	3001      	adds	r0, #1
 80058e0:	d0ad      	beq.n	800583e <_printf_i+0x15a>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	079b      	lsls	r3, r3, #30
 80058e6:	d413      	bmi.n	8005910 <_printf_i+0x22c>
 80058e8:	68e0      	ldr	r0, [r4, #12]
 80058ea:	9b03      	ldr	r3, [sp, #12]
 80058ec:	4298      	cmp	r0, r3
 80058ee:	bfb8      	it	lt
 80058f0:	4618      	movlt	r0, r3
 80058f2:	e7a6      	b.n	8005842 <_printf_i+0x15e>
 80058f4:	2301      	movs	r3, #1
 80058f6:	4632      	mov	r2, r6
 80058f8:	4649      	mov	r1, r9
 80058fa:	4640      	mov	r0, r8
 80058fc:	47d0      	blx	sl
 80058fe:	3001      	adds	r0, #1
 8005900:	d09d      	beq.n	800583e <_printf_i+0x15a>
 8005902:	3501      	adds	r5, #1
 8005904:	68e3      	ldr	r3, [r4, #12]
 8005906:	9903      	ldr	r1, [sp, #12]
 8005908:	1a5b      	subs	r3, r3, r1
 800590a:	42ab      	cmp	r3, r5
 800590c:	dcf2      	bgt.n	80058f4 <_printf_i+0x210>
 800590e:	e7eb      	b.n	80058e8 <_printf_i+0x204>
 8005910:	2500      	movs	r5, #0
 8005912:	f104 0619 	add.w	r6, r4, #25
 8005916:	e7f5      	b.n	8005904 <_printf_i+0x220>
 8005918:	0800712f 	.word	0x0800712f
 800591c:	08007140 	.word	0x08007140

08005920 <__sflush_r>:
 8005920:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005928:	0716      	lsls	r6, r2, #28
 800592a:	4605      	mov	r5, r0
 800592c:	460c      	mov	r4, r1
 800592e:	d454      	bmi.n	80059da <__sflush_r+0xba>
 8005930:	684b      	ldr	r3, [r1, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	dc02      	bgt.n	800593c <__sflush_r+0x1c>
 8005936:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	dd48      	ble.n	80059ce <__sflush_r+0xae>
 800593c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800593e:	2e00      	cmp	r6, #0
 8005940:	d045      	beq.n	80059ce <__sflush_r+0xae>
 8005942:	2300      	movs	r3, #0
 8005944:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005948:	682f      	ldr	r7, [r5, #0]
 800594a:	6a21      	ldr	r1, [r4, #32]
 800594c:	602b      	str	r3, [r5, #0]
 800594e:	d030      	beq.n	80059b2 <__sflush_r+0x92>
 8005950:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005952:	89a3      	ldrh	r3, [r4, #12]
 8005954:	0759      	lsls	r1, r3, #29
 8005956:	d505      	bpl.n	8005964 <__sflush_r+0x44>
 8005958:	6863      	ldr	r3, [r4, #4]
 800595a:	1ad2      	subs	r2, r2, r3
 800595c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800595e:	b10b      	cbz	r3, 8005964 <__sflush_r+0x44>
 8005960:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005962:	1ad2      	subs	r2, r2, r3
 8005964:	2300      	movs	r3, #0
 8005966:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005968:	6a21      	ldr	r1, [r4, #32]
 800596a:	4628      	mov	r0, r5
 800596c:	47b0      	blx	r6
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	d106      	bne.n	8005982 <__sflush_r+0x62>
 8005974:	6829      	ldr	r1, [r5, #0]
 8005976:	291d      	cmp	r1, #29
 8005978:	d82b      	bhi.n	80059d2 <__sflush_r+0xb2>
 800597a:	4a2a      	ldr	r2, [pc, #168]	@ (8005a24 <__sflush_r+0x104>)
 800597c:	40ca      	lsrs	r2, r1
 800597e:	07d6      	lsls	r6, r2, #31
 8005980:	d527      	bpl.n	80059d2 <__sflush_r+0xb2>
 8005982:	2200      	movs	r2, #0
 8005984:	6062      	str	r2, [r4, #4]
 8005986:	04d9      	lsls	r1, r3, #19
 8005988:	6922      	ldr	r2, [r4, #16]
 800598a:	6022      	str	r2, [r4, #0]
 800598c:	d504      	bpl.n	8005998 <__sflush_r+0x78>
 800598e:	1c42      	adds	r2, r0, #1
 8005990:	d101      	bne.n	8005996 <__sflush_r+0x76>
 8005992:	682b      	ldr	r3, [r5, #0]
 8005994:	b903      	cbnz	r3, 8005998 <__sflush_r+0x78>
 8005996:	6560      	str	r0, [r4, #84]	@ 0x54
 8005998:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800599a:	602f      	str	r7, [r5, #0]
 800599c:	b1b9      	cbz	r1, 80059ce <__sflush_r+0xae>
 800599e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059a2:	4299      	cmp	r1, r3
 80059a4:	d002      	beq.n	80059ac <__sflush_r+0x8c>
 80059a6:	4628      	mov	r0, r5
 80059a8:	f7ff fc84 	bl	80052b4 <_free_r>
 80059ac:	2300      	movs	r3, #0
 80059ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80059b0:	e00d      	b.n	80059ce <__sflush_r+0xae>
 80059b2:	2301      	movs	r3, #1
 80059b4:	4628      	mov	r0, r5
 80059b6:	47b0      	blx	r6
 80059b8:	4602      	mov	r2, r0
 80059ba:	1c50      	adds	r0, r2, #1
 80059bc:	d1c9      	bne.n	8005952 <__sflush_r+0x32>
 80059be:	682b      	ldr	r3, [r5, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0c6      	beq.n	8005952 <__sflush_r+0x32>
 80059c4:	2b1d      	cmp	r3, #29
 80059c6:	d001      	beq.n	80059cc <__sflush_r+0xac>
 80059c8:	2b16      	cmp	r3, #22
 80059ca:	d11e      	bne.n	8005a0a <__sflush_r+0xea>
 80059cc:	602f      	str	r7, [r5, #0]
 80059ce:	2000      	movs	r0, #0
 80059d0:	e022      	b.n	8005a18 <__sflush_r+0xf8>
 80059d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059d6:	b21b      	sxth	r3, r3
 80059d8:	e01b      	b.n	8005a12 <__sflush_r+0xf2>
 80059da:	690f      	ldr	r7, [r1, #16]
 80059dc:	2f00      	cmp	r7, #0
 80059de:	d0f6      	beq.n	80059ce <__sflush_r+0xae>
 80059e0:	0793      	lsls	r3, r2, #30
 80059e2:	680e      	ldr	r6, [r1, #0]
 80059e4:	bf08      	it	eq
 80059e6:	694b      	ldreq	r3, [r1, #20]
 80059e8:	600f      	str	r7, [r1, #0]
 80059ea:	bf18      	it	ne
 80059ec:	2300      	movne	r3, #0
 80059ee:	eba6 0807 	sub.w	r8, r6, r7
 80059f2:	608b      	str	r3, [r1, #8]
 80059f4:	f1b8 0f00 	cmp.w	r8, #0
 80059f8:	dde9      	ble.n	80059ce <__sflush_r+0xae>
 80059fa:	6a21      	ldr	r1, [r4, #32]
 80059fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80059fe:	4643      	mov	r3, r8
 8005a00:	463a      	mov	r2, r7
 8005a02:	4628      	mov	r0, r5
 8005a04:	47b0      	blx	r6
 8005a06:	2800      	cmp	r0, #0
 8005a08:	dc08      	bgt.n	8005a1c <__sflush_r+0xfc>
 8005a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a12:	81a3      	strh	r3, [r4, #12]
 8005a14:	f04f 30ff 	mov.w	r0, #4294967295
 8005a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a1c:	4407      	add	r7, r0
 8005a1e:	eba8 0800 	sub.w	r8, r8, r0
 8005a22:	e7e7      	b.n	80059f4 <__sflush_r+0xd4>
 8005a24:	20400001 	.word	0x20400001

08005a28 <_fflush_r>:
 8005a28:	b538      	push	{r3, r4, r5, lr}
 8005a2a:	690b      	ldr	r3, [r1, #16]
 8005a2c:	4605      	mov	r5, r0
 8005a2e:	460c      	mov	r4, r1
 8005a30:	b913      	cbnz	r3, 8005a38 <_fflush_r+0x10>
 8005a32:	2500      	movs	r5, #0
 8005a34:	4628      	mov	r0, r5
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	b118      	cbz	r0, 8005a42 <_fflush_r+0x1a>
 8005a3a:	6a03      	ldr	r3, [r0, #32]
 8005a3c:	b90b      	cbnz	r3, 8005a42 <_fflush_r+0x1a>
 8005a3e:	f7ff fa89 	bl	8004f54 <__sinit>
 8005a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f3      	beq.n	8005a32 <_fflush_r+0xa>
 8005a4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005a4c:	07d0      	lsls	r0, r2, #31
 8005a4e:	d404      	bmi.n	8005a5a <_fflush_r+0x32>
 8005a50:	0599      	lsls	r1, r3, #22
 8005a52:	d402      	bmi.n	8005a5a <_fflush_r+0x32>
 8005a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a56:	f7ff fbfe 	bl	8005256 <__retarget_lock_acquire_recursive>
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	f7ff ff5f 	bl	8005920 <__sflush_r>
 8005a62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a64:	07da      	lsls	r2, r3, #31
 8005a66:	4605      	mov	r5, r0
 8005a68:	d4e4      	bmi.n	8005a34 <_fflush_r+0xc>
 8005a6a:	89a3      	ldrh	r3, [r4, #12]
 8005a6c:	059b      	lsls	r3, r3, #22
 8005a6e:	d4e1      	bmi.n	8005a34 <_fflush_r+0xc>
 8005a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a72:	f7ff fbf1 	bl	8005258 <__retarget_lock_release_recursive>
 8005a76:	e7dd      	b.n	8005a34 <_fflush_r+0xc>

08005a78 <fiprintf>:
 8005a78:	b40e      	push	{r1, r2, r3}
 8005a7a:	b503      	push	{r0, r1, lr}
 8005a7c:	4601      	mov	r1, r0
 8005a7e:	ab03      	add	r3, sp, #12
 8005a80:	4805      	ldr	r0, [pc, #20]	@ (8005a98 <fiprintf+0x20>)
 8005a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a86:	6800      	ldr	r0, [r0, #0]
 8005a88:	9301      	str	r3, [sp, #4]
 8005a8a:	f000 f851 	bl	8005b30 <_vfiprintf_r>
 8005a8e:	b002      	add	sp, #8
 8005a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a94:	b003      	add	sp, #12
 8005a96:	4770      	bx	lr
 8005a98:	20000570 	.word	0x20000570

08005a9c <memmove>:
 8005a9c:	4288      	cmp	r0, r1
 8005a9e:	b510      	push	{r4, lr}
 8005aa0:	eb01 0402 	add.w	r4, r1, r2
 8005aa4:	d902      	bls.n	8005aac <memmove+0x10>
 8005aa6:	4284      	cmp	r4, r0
 8005aa8:	4623      	mov	r3, r4
 8005aaa:	d807      	bhi.n	8005abc <memmove+0x20>
 8005aac:	1e43      	subs	r3, r0, #1
 8005aae:	42a1      	cmp	r1, r4
 8005ab0:	d008      	beq.n	8005ac4 <memmove+0x28>
 8005ab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ab6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005aba:	e7f8      	b.n	8005aae <memmove+0x12>
 8005abc:	4402      	add	r2, r0
 8005abe:	4601      	mov	r1, r0
 8005ac0:	428a      	cmp	r2, r1
 8005ac2:	d100      	bne.n	8005ac6 <memmove+0x2a>
 8005ac4:	bd10      	pop	{r4, pc}
 8005ac6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005aca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ace:	e7f7      	b.n	8005ac0 <memmove+0x24>

08005ad0 <abort>:
 8005ad0:	b508      	push	{r3, lr}
 8005ad2:	2006      	movs	r0, #6
 8005ad4:	f000 fa00 	bl	8005ed8 <raise>
 8005ad8:	2001      	movs	r0, #1
 8005ada:	f7fb f9ec 	bl	8000eb6 <_exit>

08005ade <__sfputc_r>:
 8005ade:	6893      	ldr	r3, [r2, #8]
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	b410      	push	{r4}
 8005ae6:	6093      	str	r3, [r2, #8]
 8005ae8:	da08      	bge.n	8005afc <__sfputc_r+0x1e>
 8005aea:	6994      	ldr	r4, [r2, #24]
 8005aec:	42a3      	cmp	r3, r4
 8005aee:	db01      	blt.n	8005af4 <__sfputc_r+0x16>
 8005af0:	290a      	cmp	r1, #10
 8005af2:	d103      	bne.n	8005afc <__sfputc_r+0x1e>
 8005af4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af8:	f000 b932 	b.w	8005d60 <__swbuf_r>
 8005afc:	6813      	ldr	r3, [r2, #0]
 8005afe:	1c58      	adds	r0, r3, #1
 8005b00:	6010      	str	r0, [r2, #0]
 8005b02:	7019      	strb	r1, [r3, #0]
 8005b04:	4608      	mov	r0, r1
 8005b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <__sfputs_r>:
 8005b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0e:	4606      	mov	r6, r0
 8005b10:	460f      	mov	r7, r1
 8005b12:	4614      	mov	r4, r2
 8005b14:	18d5      	adds	r5, r2, r3
 8005b16:	42ac      	cmp	r4, r5
 8005b18:	d101      	bne.n	8005b1e <__sfputs_r+0x12>
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	e007      	b.n	8005b2e <__sfputs_r+0x22>
 8005b1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b22:	463a      	mov	r2, r7
 8005b24:	4630      	mov	r0, r6
 8005b26:	f7ff ffda 	bl	8005ade <__sfputc_r>
 8005b2a:	1c43      	adds	r3, r0, #1
 8005b2c:	d1f3      	bne.n	8005b16 <__sfputs_r+0xa>
 8005b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b30 <_vfiprintf_r>:
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	460d      	mov	r5, r1
 8005b36:	b09d      	sub	sp, #116	@ 0x74
 8005b38:	4614      	mov	r4, r2
 8005b3a:	4698      	mov	r8, r3
 8005b3c:	4606      	mov	r6, r0
 8005b3e:	b118      	cbz	r0, 8005b48 <_vfiprintf_r+0x18>
 8005b40:	6a03      	ldr	r3, [r0, #32]
 8005b42:	b90b      	cbnz	r3, 8005b48 <_vfiprintf_r+0x18>
 8005b44:	f7ff fa06 	bl	8004f54 <__sinit>
 8005b48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b4a:	07d9      	lsls	r1, r3, #31
 8005b4c:	d405      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b4e:	89ab      	ldrh	r3, [r5, #12]
 8005b50:	059a      	lsls	r2, r3, #22
 8005b52:	d402      	bmi.n	8005b5a <_vfiprintf_r+0x2a>
 8005b54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b56:	f7ff fb7e 	bl	8005256 <__retarget_lock_acquire_recursive>
 8005b5a:	89ab      	ldrh	r3, [r5, #12]
 8005b5c:	071b      	lsls	r3, r3, #28
 8005b5e:	d501      	bpl.n	8005b64 <_vfiprintf_r+0x34>
 8005b60:	692b      	ldr	r3, [r5, #16]
 8005b62:	b99b      	cbnz	r3, 8005b8c <_vfiprintf_r+0x5c>
 8005b64:	4629      	mov	r1, r5
 8005b66:	4630      	mov	r0, r6
 8005b68:	f000 f938 	bl	8005ddc <__swsetup_r>
 8005b6c:	b170      	cbz	r0, 8005b8c <_vfiprintf_r+0x5c>
 8005b6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b70:	07dc      	lsls	r4, r3, #31
 8005b72:	d504      	bpl.n	8005b7e <_vfiprintf_r+0x4e>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	b01d      	add	sp, #116	@ 0x74
 8005b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7e:	89ab      	ldrh	r3, [r5, #12]
 8005b80:	0598      	lsls	r0, r3, #22
 8005b82:	d4f7      	bmi.n	8005b74 <_vfiprintf_r+0x44>
 8005b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b86:	f7ff fb67 	bl	8005258 <__retarget_lock_release_recursive>
 8005b8a:	e7f3      	b.n	8005b74 <_vfiprintf_r+0x44>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b90:	2320      	movs	r3, #32
 8005b92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b9a:	2330      	movs	r3, #48	@ 0x30
 8005b9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d4c <_vfiprintf_r+0x21c>
 8005ba0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ba4:	f04f 0901 	mov.w	r9, #1
 8005ba8:	4623      	mov	r3, r4
 8005baa:	469a      	mov	sl, r3
 8005bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb0:	b10a      	cbz	r2, 8005bb6 <_vfiprintf_r+0x86>
 8005bb2:	2a25      	cmp	r2, #37	@ 0x25
 8005bb4:	d1f9      	bne.n	8005baa <_vfiprintf_r+0x7a>
 8005bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bba:	d00b      	beq.n	8005bd4 <_vfiprintf_r+0xa4>
 8005bbc:	465b      	mov	r3, fp
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	f7ff ffa2 	bl	8005b0c <__sfputs_r>
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f000 80a7 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bd0:	445a      	add	r2, fp
 8005bd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 809f 	beq.w	8005d1c <_vfiprintf_r+0x1ec>
 8005bde:	2300      	movs	r3, #0
 8005be0:	f04f 32ff 	mov.w	r2, #4294967295
 8005be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005be8:	f10a 0a01 	add.w	sl, sl, #1
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bf6:	4654      	mov	r4, sl
 8005bf8:	2205      	movs	r2, #5
 8005bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bfe:	4853      	ldr	r0, [pc, #332]	@ (8005d4c <_vfiprintf_r+0x21c>)
 8005c00:	f7fa fb16 	bl	8000230 <memchr>
 8005c04:	9a04      	ldr	r2, [sp, #16]
 8005c06:	b9d8      	cbnz	r0, 8005c40 <_vfiprintf_r+0x110>
 8005c08:	06d1      	lsls	r1, r2, #27
 8005c0a:	bf44      	itt	mi
 8005c0c:	2320      	movmi	r3, #32
 8005c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c12:	0713      	lsls	r3, r2, #28
 8005c14:	bf44      	itt	mi
 8005c16:	232b      	movmi	r3, #43	@ 0x2b
 8005c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c20:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c22:	d015      	beq.n	8005c50 <_vfiprintf_r+0x120>
 8005c24:	9a07      	ldr	r2, [sp, #28]
 8005c26:	4654      	mov	r4, sl
 8005c28:	2000      	movs	r0, #0
 8005c2a:	f04f 0c0a 	mov.w	ip, #10
 8005c2e:	4621      	mov	r1, r4
 8005c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c34:	3b30      	subs	r3, #48	@ 0x30
 8005c36:	2b09      	cmp	r3, #9
 8005c38:	d94b      	bls.n	8005cd2 <_vfiprintf_r+0x1a2>
 8005c3a:	b1b0      	cbz	r0, 8005c6a <_vfiprintf_r+0x13a>
 8005c3c:	9207      	str	r2, [sp, #28]
 8005c3e:	e014      	b.n	8005c6a <_vfiprintf_r+0x13a>
 8005c40:	eba0 0308 	sub.w	r3, r0, r8
 8005c44:	fa09 f303 	lsl.w	r3, r9, r3
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	46a2      	mov	sl, r4
 8005c4e:	e7d2      	b.n	8005bf6 <_vfiprintf_r+0xc6>
 8005c50:	9b03      	ldr	r3, [sp, #12]
 8005c52:	1d19      	adds	r1, r3, #4
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	9103      	str	r1, [sp, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bfbb      	ittet	lt
 8005c5c:	425b      	neglt	r3, r3
 8005c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c62:	9307      	strge	r3, [sp, #28]
 8005c64:	9307      	strlt	r3, [sp, #28]
 8005c66:	bfb8      	it	lt
 8005c68:	9204      	strlt	r2, [sp, #16]
 8005c6a:	7823      	ldrb	r3, [r4, #0]
 8005c6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c6e:	d10a      	bne.n	8005c86 <_vfiprintf_r+0x156>
 8005c70:	7863      	ldrb	r3, [r4, #1]
 8005c72:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c74:	d132      	bne.n	8005cdc <_vfiprintf_r+0x1ac>
 8005c76:	9b03      	ldr	r3, [sp, #12]
 8005c78:	1d1a      	adds	r2, r3, #4
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	9203      	str	r2, [sp, #12]
 8005c7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c82:	3402      	adds	r4, #2
 8005c84:	9305      	str	r3, [sp, #20]
 8005c86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d5c <_vfiprintf_r+0x22c>
 8005c8a:	7821      	ldrb	r1, [r4, #0]
 8005c8c:	2203      	movs	r2, #3
 8005c8e:	4650      	mov	r0, sl
 8005c90:	f7fa face 	bl	8000230 <memchr>
 8005c94:	b138      	cbz	r0, 8005ca6 <_vfiprintf_r+0x176>
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	eba0 000a 	sub.w	r0, r0, sl
 8005c9c:	2240      	movs	r2, #64	@ 0x40
 8005c9e:	4082      	lsls	r2, r0
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	3401      	adds	r4, #1
 8005ca4:	9304      	str	r3, [sp, #16]
 8005ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005caa:	4829      	ldr	r0, [pc, #164]	@ (8005d50 <_vfiprintf_r+0x220>)
 8005cac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cb0:	2206      	movs	r2, #6
 8005cb2:	f7fa fabd 	bl	8000230 <memchr>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d03f      	beq.n	8005d3a <_vfiprintf_r+0x20a>
 8005cba:	4b26      	ldr	r3, [pc, #152]	@ (8005d54 <_vfiprintf_r+0x224>)
 8005cbc:	bb1b      	cbnz	r3, 8005d06 <_vfiprintf_r+0x1d6>
 8005cbe:	9b03      	ldr	r3, [sp, #12]
 8005cc0:	3307      	adds	r3, #7
 8005cc2:	f023 0307 	bic.w	r3, r3, #7
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	9303      	str	r3, [sp, #12]
 8005cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ccc:	443b      	add	r3, r7
 8005cce:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cd0:	e76a      	b.n	8005ba8 <_vfiprintf_r+0x78>
 8005cd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	2001      	movs	r0, #1
 8005cda:	e7a8      	b.n	8005c2e <_vfiprintf_r+0xfe>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	3401      	adds	r4, #1
 8005ce0:	9305      	str	r3, [sp, #20]
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	f04f 0c0a 	mov.w	ip, #10
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cee:	3a30      	subs	r2, #48	@ 0x30
 8005cf0:	2a09      	cmp	r2, #9
 8005cf2:	d903      	bls.n	8005cfc <_vfiprintf_r+0x1cc>
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0c6      	beq.n	8005c86 <_vfiprintf_r+0x156>
 8005cf8:	9105      	str	r1, [sp, #20]
 8005cfa:	e7c4      	b.n	8005c86 <_vfiprintf_r+0x156>
 8005cfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d00:	4604      	mov	r4, r0
 8005d02:	2301      	movs	r3, #1
 8005d04:	e7f0      	b.n	8005ce8 <_vfiprintf_r+0x1b8>
 8005d06:	ab03      	add	r3, sp, #12
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	462a      	mov	r2, r5
 8005d0c:	4b12      	ldr	r3, [pc, #72]	@ (8005d58 <_vfiprintf_r+0x228>)
 8005d0e:	a904      	add	r1, sp, #16
 8005d10:	4630      	mov	r0, r6
 8005d12:	f3af 8000 	nop.w
 8005d16:	4607      	mov	r7, r0
 8005d18:	1c78      	adds	r0, r7, #1
 8005d1a:	d1d6      	bne.n	8005cca <_vfiprintf_r+0x19a>
 8005d1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d1e:	07d9      	lsls	r1, r3, #31
 8005d20:	d405      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d22:	89ab      	ldrh	r3, [r5, #12]
 8005d24:	059a      	lsls	r2, r3, #22
 8005d26:	d402      	bmi.n	8005d2e <_vfiprintf_r+0x1fe>
 8005d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d2a:	f7ff fa95 	bl	8005258 <__retarget_lock_release_recursive>
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	065b      	lsls	r3, r3, #25
 8005d32:	f53f af1f 	bmi.w	8005b74 <_vfiprintf_r+0x44>
 8005d36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d38:	e71e      	b.n	8005b78 <_vfiprintf_r+0x48>
 8005d3a:	ab03      	add	r3, sp, #12
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	462a      	mov	r2, r5
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <_vfiprintf_r+0x228>)
 8005d42:	a904      	add	r1, sp, #16
 8005d44:	4630      	mov	r0, r6
 8005d46:	f7ff fccd 	bl	80056e4 <_printf_i>
 8005d4a:	e7e4      	b.n	8005d16 <_vfiprintf_r+0x1e6>
 8005d4c:	0800711e 	.word	0x0800711e
 8005d50:	08007128 	.word	0x08007128
 8005d54:	00000000 	.word	0x00000000
 8005d58:	08005b0d 	.word	0x08005b0d
 8005d5c:	08007124 	.word	0x08007124

08005d60 <__swbuf_r>:
 8005d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d62:	460e      	mov	r6, r1
 8005d64:	4614      	mov	r4, r2
 8005d66:	4605      	mov	r5, r0
 8005d68:	b118      	cbz	r0, 8005d72 <__swbuf_r+0x12>
 8005d6a:	6a03      	ldr	r3, [r0, #32]
 8005d6c:	b90b      	cbnz	r3, 8005d72 <__swbuf_r+0x12>
 8005d6e:	f7ff f8f1 	bl	8004f54 <__sinit>
 8005d72:	69a3      	ldr	r3, [r4, #24]
 8005d74:	60a3      	str	r3, [r4, #8]
 8005d76:	89a3      	ldrh	r3, [r4, #12]
 8005d78:	071a      	lsls	r2, r3, #28
 8005d7a:	d501      	bpl.n	8005d80 <__swbuf_r+0x20>
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	b943      	cbnz	r3, 8005d92 <__swbuf_r+0x32>
 8005d80:	4621      	mov	r1, r4
 8005d82:	4628      	mov	r0, r5
 8005d84:	f000 f82a 	bl	8005ddc <__swsetup_r>
 8005d88:	b118      	cbz	r0, 8005d92 <__swbuf_r+0x32>
 8005d8a:	f04f 37ff 	mov.w	r7, #4294967295
 8005d8e:	4638      	mov	r0, r7
 8005d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	6922      	ldr	r2, [r4, #16]
 8005d96:	1a98      	subs	r0, r3, r2
 8005d98:	6963      	ldr	r3, [r4, #20]
 8005d9a:	b2f6      	uxtb	r6, r6
 8005d9c:	4283      	cmp	r3, r0
 8005d9e:	4637      	mov	r7, r6
 8005da0:	dc05      	bgt.n	8005dae <__swbuf_r+0x4e>
 8005da2:	4621      	mov	r1, r4
 8005da4:	4628      	mov	r0, r5
 8005da6:	f7ff fe3f 	bl	8005a28 <_fflush_r>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	d1ed      	bne.n	8005d8a <__swbuf_r+0x2a>
 8005dae:	68a3      	ldr	r3, [r4, #8]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	60a3      	str	r3, [r4, #8]
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	6022      	str	r2, [r4, #0]
 8005dba:	701e      	strb	r6, [r3, #0]
 8005dbc:	6962      	ldr	r2, [r4, #20]
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d004      	beq.n	8005dce <__swbuf_r+0x6e>
 8005dc4:	89a3      	ldrh	r3, [r4, #12]
 8005dc6:	07db      	lsls	r3, r3, #31
 8005dc8:	d5e1      	bpl.n	8005d8e <__swbuf_r+0x2e>
 8005dca:	2e0a      	cmp	r6, #10
 8005dcc:	d1df      	bne.n	8005d8e <__swbuf_r+0x2e>
 8005dce:	4621      	mov	r1, r4
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	f7ff fe29 	bl	8005a28 <_fflush_r>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	d0d9      	beq.n	8005d8e <__swbuf_r+0x2e>
 8005dda:	e7d6      	b.n	8005d8a <__swbuf_r+0x2a>

08005ddc <__swsetup_r>:
 8005ddc:	b538      	push	{r3, r4, r5, lr}
 8005dde:	4b29      	ldr	r3, [pc, #164]	@ (8005e84 <__swsetup_r+0xa8>)
 8005de0:	4605      	mov	r5, r0
 8005de2:	6818      	ldr	r0, [r3, #0]
 8005de4:	460c      	mov	r4, r1
 8005de6:	b118      	cbz	r0, 8005df0 <__swsetup_r+0x14>
 8005de8:	6a03      	ldr	r3, [r0, #32]
 8005dea:	b90b      	cbnz	r3, 8005df0 <__swsetup_r+0x14>
 8005dec:	f7ff f8b2 	bl	8004f54 <__sinit>
 8005df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005df4:	0719      	lsls	r1, r3, #28
 8005df6:	d422      	bmi.n	8005e3e <__swsetup_r+0x62>
 8005df8:	06da      	lsls	r2, r3, #27
 8005dfa:	d407      	bmi.n	8005e0c <__swsetup_r+0x30>
 8005dfc:	2209      	movs	r2, #9
 8005dfe:	602a      	str	r2, [r5, #0]
 8005e00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e04:	81a3      	strh	r3, [r4, #12]
 8005e06:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0a:	e033      	b.n	8005e74 <__swsetup_r+0x98>
 8005e0c:	0758      	lsls	r0, r3, #29
 8005e0e:	d512      	bpl.n	8005e36 <__swsetup_r+0x5a>
 8005e10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e12:	b141      	cbz	r1, 8005e26 <__swsetup_r+0x4a>
 8005e14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e18:	4299      	cmp	r1, r3
 8005e1a:	d002      	beq.n	8005e22 <__swsetup_r+0x46>
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	f7ff fa49 	bl	80052b4 <_free_r>
 8005e22:	2300      	movs	r3, #0
 8005e24:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e26:	89a3      	ldrh	r3, [r4, #12]
 8005e28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005e2c:	81a3      	strh	r3, [r4, #12]
 8005e2e:	2300      	movs	r3, #0
 8005e30:	6063      	str	r3, [r4, #4]
 8005e32:	6923      	ldr	r3, [r4, #16]
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	89a3      	ldrh	r3, [r4, #12]
 8005e38:	f043 0308 	orr.w	r3, r3, #8
 8005e3c:	81a3      	strh	r3, [r4, #12]
 8005e3e:	6923      	ldr	r3, [r4, #16]
 8005e40:	b94b      	cbnz	r3, 8005e56 <__swsetup_r+0x7a>
 8005e42:	89a3      	ldrh	r3, [r4, #12]
 8005e44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005e48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e4c:	d003      	beq.n	8005e56 <__swsetup_r+0x7a>
 8005e4e:	4621      	mov	r1, r4
 8005e50:	4628      	mov	r0, r5
 8005e52:	f000 f883 	bl	8005f5c <__smakebuf_r>
 8005e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e5a:	f013 0201 	ands.w	r2, r3, #1
 8005e5e:	d00a      	beq.n	8005e76 <__swsetup_r+0x9a>
 8005e60:	2200      	movs	r2, #0
 8005e62:	60a2      	str	r2, [r4, #8]
 8005e64:	6962      	ldr	r2, [r4, #20]
 8005e66:	4252      	negs	r2, r2
 8005e68:	61a2      	str	r2, [r4, #24]
 8005e6a:	6922      	ldr	r2, [r4, #16]
 8005e6c:	b942      	cbnz	r2, 8005e80 <__swsetup_r+0xa4>
 8005e6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e72:	d1c5      	bne.n	8005e00 <__swsetup_r+0x24>
 8005e74:	bd38      	pop	{r3, r4, r5, pc}
 8005e76:	0799      	lsls	r1, r3, #30
 8005e78:	bf58      	it	pl
 8005e7a:	6962      	ldrpl	r2, [r4, #20]
 8005e7c:	60a2      	str	r2, [r4, #8]
 8005e7e:	e7f4      	b.n	8005e6a <__swsetup_r+0x8e>
 8005e80:	2000      	movs	r0, #0
 8005e82:	e7f7      	b.n	8005e74 <__swsetup_r+0x98>
 8005e84:	20000570 	.word	0x20000570

08005e88 <_raise_r>:
 8005e88:	291f      	cmp	r1, #31
 8005e8a:	b538      	push	{r3, r4, r5, lr}
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	460c      	mov	r4, r1
 8005e90:	d904      	bls.n	8005e9c <_raise_r+0x14>
 8005e92:	2316      	movs	r3, #22
 8005e94:	6003      	str	r3, [r0, #0]
 8005e96:	f04f 30ff 	mov.w	r0, #4294967295
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005e9e:	b112      	cbz	r2, 8005ea6 <_raise_r+0x1e>
 8005ea0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ea4:	b94b      	cbnz	r3, 8005eba <_raise_r+0x32>
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	f000 f830 	bl	8005f0c <_getpid_r>
 8005eac:	4622      	mov	r2, r4
 8005eae:	4601      	mov	r1, r0
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005eb6:	f000 b817 	b.w	8005ee8 <_kill_r>
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d00a      	beq.n	8005ed4 <_raise_r+0x4c>
 8005ebe:	1c59      	adds	r1, r3, #1
 8005ec0:	d103      	bne.n	8005eca <_raise_r+0x42>
 8005ec2:	2316      	movs	r3, #22
 8005ec4:	6003      	str	r3, [r0, #0]
 8005ec6:	2001      	movs	r0, #1
 8005ec8:	e7e7      	b.n	8005e9a <_raise_r+0x12>
 8005eca:	2100      	movs	r1, #0
 8005ecc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	4798      	blx	r3
 8005ed4:	2000      	movs	r0, #0
 8005ed6:	e7e0      	b.n	8005e9a <_raise_r+0x12>

08005ed8 <raise>:
 8005ed8:	4b02      	ldr	r3, [pc, #8]	@ (8005ee4 <raise+0xc>)
 8005eda:	4601      	mov	r1, r0
 8005edc:	6818      	ldr	r0, [r3, #0]
 8005ede:	f7ff bfd3 	b.w	8005e88 <_raise_r>
 8005ee2:	bf00      	nop
 8005ee4:	20000570 	.word	0x20000570

08005ee8 <_kill_r>:
 8005ee8:	b538      	push	{r3, r4, r5, lr}
 8005eea:	4d07      	ldr	r5, [pc, #28]	@ (8005f08 <_kill_r+0x20>)
 8005eec:	2300      	movs	r3, #0
 8005eee:	4604      	mov	r4, r0
 8005ef0:	4608      	mov	r0, r1
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	602b      	str	r3, [r5, #0]
 8005ef6:	f7fa ffce 	bl	8000e96 <_kill>
 8005efa:	1c43      	adds	r3, r0, #1
 8005efc:	d102      	bne.n	8005f04 <_kill_r+0x1c>
 8005efe:	682b      	ldr	r3, [r5, #0]
 8005f00:	b103      	cbz	r3, 8005f04 <_kill_r+0x1c>
 8005f02:	6023      	str	r3, [r4, #0]
 8005f04:	bd38      	pop	{r3, r4, r5, pc}
 8005f06:	bf00      	nop
 8005f08:	20000840 	.word	0x20000840

08005f0c <_getpid_r>:
 8005f0c:	f7fa bfbb 	b.w	8000e86 <_getpid>

08005f10 <__swhatbuf_r>:
 8005f10:	b570      	push	{r4, r5, r6, lr}
 8005f12:	460c      	mov	r4, r1
 8005f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f18:	2900      	cmp	r1, #0
 8005f1a:	b096      	sub	sp, #88	@ 0x58
 8005f1c:	4615      	mov	r5, r2
 8005f1e:	461e      	mov	r6, r3
 8005f20:	da0d      	bge.n	8005f3e <__swhatbuf_r+0x2e>
 8005f22:	89a3      	ldrh	r3, [r4, #12]
 8005f24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f28:	f04f 0100 	mov.w	r1, #0
 8005f2c:	bf14      	ite	ne
 8005f2e:	2340      	movne	r3, #64	@ 0x40
 8005f30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f34:	2000      	movs	r0, #0
 8005f36:	6031      	str	r1, [r6, #0]
 8005f38:	602b      	str	r3, [r5, #0]
 8005f3a:	b016      	add	sp, #88	@ 0x58
 8005f3c:	bd70      	pop	{r4, r5, r6, pc}
 8005f3e:	466a      	mov	r2, sp
 8005f40:	f000 f848 	bl	8005fd4 <_fstat_r>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	dbec      	blt.n	8005f22 <__swhatbuf_r+0x12>
 8005f48:	9901      	ldr	r1, [sp, #4]
 8005f4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005f52:	4259      	negs	r1, r3
 8005f54:	4159      	adcs	r1, r3
 8005f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f5a:	e7eb      	b.n	8005f34 <__swhatbuf_r+0x24>

08005f5c <__smakebuf_r>:
 8005f5c:	898b      	ldrh	r3, [r1, #12]
 8005f5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f60:	079d      	lsls	r5, r3, #30
 8005f62:	4606      	mov	r6, r0
 8005f64:	460c      	mov	r4, r1
 8005f66:	d507      	bpl.n	8005f78 <__smakebuf_r+0x1c>
 8005f68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	6123      	str	r3, [r4, #16]
 8005f70:	2301      	movs	r3, #1
 8005f72:	6163      	str	r3, [r4, #20]
 8005f74:	b003      	add	sp, #12
 8005f76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f78:	ab01      	add	r3, sp, #4
 8005f7a:	466a      	mov	r2, sp
 8005f7c:	f7ff ffc8 	bl	8005f10 <__swhatbuf_r>
 8005f80:	9f00      	ldr	r7, [sp, #0]
 8005f82:	4605      	mov	r5, r0
 8005f84:	4639      	mov	r1, r7
 8005f86:	4630      	mov	r0, r6
 8005f88:	f7fe fe9e 	bl	8004cc8 <_malloc_r>
 8005f8c:	b948      	cbnz	r0, 8005fa2 <__smakebuf_r+0x46>
 8005f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f92:	059a      	lsls	r2, r3, #22
 8005f94:	d4ee      	bmi.n	8005f74 <__smakebuf_r+0x18>
 8005f96:	f023 0303 	bic.w	r3, r3, #3
 8005f9a:	f043 0302 	orr.w	r3, r3, #2
 8005f9e:	81a3      	strh	r3, [r4, #12]
 8005fa0:	e7e2      	b.n	8005f68 <__smakebuf_r+0xc>
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	6020      	str	r0, [r4, #0]
 8005fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005faa:	81a3      	strh	r3, [r4, #12]
 8005fac:	9b01      	ldr	r3, [sp, #4]
 8005fae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005fb2:	b15b      	cbz	r3, 8005fcc <__smakebuf_r+0x70>
 8005fb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fb8:	4630      	mov	r0, r6
 8005fba:	f000 f81d 	bl	8005ff8 <_isatty_r>
 8005fbe:	b128      	cbz	r0, 8005fcc <__smakebuf_r+0x70>
 8005fc0:	89a3      	ldrh	r3, [r4, #12]
 8005fc2:	f023 0303 	bic.w	r3, r3, #3
 8005fc6:	f043 0301 	orr.w	r3, r3, #1
 8005fca:	81a3      	strh	r3, [r4, #12]
 8005fcc:	89a3      	ldrh	r3, [r4, #12]
 8005fce:	431d      	orrs	r5, r3
 8005fd0:	81a5      	strh	r5, [r4, #12]
 8005fd2:	e7cf      	b.n	8005f74 <__smakebuf_r+0x18>

08005fd4 <_fstat_r>:
 8005fd4:	b538      	push	{r3, r4, r5, lr}
 8005fd6:	4d07      	ldr	r5, [pc, #28]	@ (8005ff4 <_fstat_r+0x20>)
 8005fd8:	2300      	movs	r3, #0
 8005fda:	4604      	mov	r4, r0
 8005fdc:	4608      	mov	r0, r1
 8005fde:	4611      	mov	r1, r2
 8005fe0:	602b      	str	r3, [r5, #0]
 8005fe2:	f7fa ffb8 	bl	8000f56 <_fstat>
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	d102      	bne.n	8005ff0 <_fstat_r+0x1c>
 8005fea:	682b      	ldr	r3, [r5, #0]
 8005fec:	b103      	cbz	r3, 8005ff0 <_fstat_r+0x1c>
 8005fee:	6023      	str	r3, [r4, #0]
 8005ff0:	bd38      	pop	{r3, r4, r5, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20000840 	.word	0x20000840

08005ff8 <_isatty_r>:
 8005ff8:	b538      	push	{r3, r4, r5, lr}
 8005ffa:	4d06      	ldr	r5, [pc, #24]	@ (8006014 <_isatty_r+0x1c>)
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	4604      	mov	r4, r0
 8006000:	4608      	mov	r0, r1
 8006002:	602b      	str	r3, [r5, #0]
 8006004:	f7fa ffb7 	bl	8000f76 <_isatty>
 8006008:	1c43      	adds	r3, r0, #1
 800600a:	d102      	bne.n	8006012 <_isatty_r+0x1a>
 800600c:	682b      	ldr	r3, [r5, #0]
 800600e:	b103      	cbz	r3, 8006012 <_isatty_r+0x1a>
 8006010:	6023      	str	r3, [r4, #0]
 8006012:	bd38      	pop	{r3, r4, r5, pc}
 8006014:	20000840 	.word	0x20000840

08006018 <expf>:
 8006018:	b508      	push	{r3, lr}
 800601a:	ed2d 8b02 	vpush	{d8}
 800601e:	eef0 8a40 	vmov.f32	s17, s0
 8006022:	f000 f85f 	bl	80060e4 <__ieee754_expf>
 8006026:	eeb0 8a40 	vmov.f32	s16, s0
 800602a:	eeb0 0a68 	vmov.f32	s0, s17
 800602e:	f000 f829 	bl	8006084 <finitef>
 8006032:	b160      	cbz	r0, 800604e <expf+0x36>
 8006034:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8006074 <expf+0x5c>
 8006038:	eef4 8ae7 	vcmpe.f32	s17, s15
 800603c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006040:	dd0a      	ble.n	8006058 <expf+0x40>
 8006042:	f7ff f8dd 	bl	8005200 <__errno>
 8006046:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8006078 <expf+0x60>
 800604a:	2322      	movs	r3, #34	@ 0x22
 800604c:	6003      	str	r3, [r0, #0]
 800604e:	eeb0 0a48 	vmov.f32	s0, s16
 8006052:	ecbd 8b02 	vpop	{d8}
 8006056:	bd08      	pop	{r3, pc}
 8006058:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800607c <expf+0x64>
 800605c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8006060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006064:	d5f3      	bpl.n	800604e <expf+0x36>
 8006066:	f7ff f8cb 	bl	8005200 <__errno>
 800606a:	2322      	movs	r3, #34	@ 0x22
 800606c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8006080 <expf+0x68>
 8006070:	6003      	str	r3, [r0, #0]
 8006072:	e7ec      	b.n	800604e <expf+0x36>
 8006074:	42b17217 	.word	0x42b17217
 8006078:	7f800000 	.word	0x7f800000
 800607c:	c2cff1b5 	.word	0xc2cff1b5
 8006080:	00000000 	.word	0x00000000

08006084 <finitef>:
 8006084:	ee10 3a10 	vmov	r3, s0
 8006088:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800608c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006090:	bfac      	ite	ge
 8006092:	2000      	movge	r0, #0
 8006094:	2001      	movlt	r0, #1
 8006096:	4770      	bx	lr

08006098 <with_errnof>:
 8006098:	b510      	push	{r4, lr}
 800609a:	ed2d 8b02 	vpush	{d8}
 800609e:	eeb0 8a40 	vmov.f32	s16, s0
 80060a2:	4604      	mov	r4, r0
 80060a4:	f7ff f8ac 	bl	8005200 <__errno>
 80060a8:	eeb0 0a48 	vmov.f32	s0, s16
 80060ac:	ecbd 8b02 	vpop	{d8}
 80060b0:	6004      	str	r4, [r0, #0]
 80060b2:	bd10      	pop	{r4, pc}

080060b4 <xflowf>:
 80060b4:	b130      	cbz	r0, 80060c4 <xflowf+0x10>
 80060b6:	eef1 7a40 	vneg.f32	s15, s0
 80060ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 80060be:	2022      	movs	r0, #34	@ 0x22
 80060c0:	f7ff bfea 	b.w	8006098 <with_errnof>
 80060c4:	eef0 7a40 	vmov.f32	s15, s0
 80060c8:	e7f7      	b.n	80060ba <xflowf+0x6>
	...

080060cc <__math_uflowf>:
 80060cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80060d4 <__math_uflowf+0x8>
 80060d0:	f7ff bff0 	b.w	80060b4 <xflowf>
 80060d4:	10000000 	.word	0x10000000

080060d8 <__math_oflowf>:
 80060d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80060e0 <__math_oflowf+0x8>
 80060dc:	f7ff bfea 	b.w	80060b4 <xflowf>
 80060e0:	70000000 	.word	0x70000000

080060e4 <__ieee754_expf>:
 80060e4:	ee10 2a10 	vmov	r2, s0
 80060e8:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80060ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80060f0:	d902      	bls.n	80060f8 <__ieee754_expf+0x14>
 80060f2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80060f6:	4770      	bx	lr
 80060f8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80060fc:	d106      	bne.n	800610c <__ieee754_expf+0x28>
 80060fe:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8006238 <__ieee754_expf+0x154>
 8006102:	2900      	cmp	r1, #0
 8006104:	bf18      	it	ne
 8006106:	eeb0 0a67 	vmovne.f32	s0, s15
 800610a:	4770      	bx	lr
 800610c:	484b      	ldr	r0, [pc, #300]	@ (800623c <__ieee754_expf+0x158>)
 800610e:	4282      	cmp	r2, r0
 8006110:	dd02      	ble.n	8006118 <__ieee754_expf+0x34>
 8006112:	2000      	movs	r0, #0
 8006114:	f7ff bfe0 	b.w	80060d8 <__math_oflowf>
 8006118:	2a00      	cmp	r2, #0
 800611a:	da05      	bge.n	8006128 <__ieee754_expf+0x44>
 800611c:	4a48      	ldr	r2, [pc, #288]	@ (8006240 <__ieee754_expf+0x15c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d902      	bls.n	8006128 <__ieee754_expf+0x44>
 8006122:	2000      	movs	r0, #0
 8006124:	f7ff bfd2 	b.w	80060cc <__math_uflowf>
 8006128:	4a46      	ldr	r2, [pc, #280]	@ (8006244 <__ieee754_expf+0x160>)
 800612a:	4293      	cmp	r3, r2
 800612c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006130:	d952      	bls.n	80061d8 <__ieee754_expf+0xf4>
 8006132:	4a45      	ldr	r2, [pc, #276]	@ (8006248 <__ieee754_expf+0x164>)
 8006134:	4293      	cmp	r3, r2
 8006136:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800613a:	d834      	bhi.n	80061a6 <__ieee754_expf+0xc2>
 800613c:	4b43      	ldr	r3, [pc, #268]	@ (800624c <__ieee754_expf+0x168>)
 800613e:	4413      	add	r3, r2
 8006140:	ed93 7a00 	vldr	s14, [r3]
 8006144:	4b42      	ldr	r3, [pc, #264]	@ (8006250 <__ieee754_expf+0x16c>)
 8006146:	4413      	add	r3, r2
 8006148:	ee30 7a47 	vsub.f32	s14, s0, s14
 800614c:	f081 0201 	eor.w	r2, r1, #1
 8006150:	edd3 7a00 	vldr	s15, [r3]
 8006154:	1a52      	subs	r2, r2, r1
 8006156:	ee37 0a67 	vsub.f32	s0, s14, s15
 800615a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800615e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8006254 <__ieee754_expf+0x170>
 8006162:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006258 <__ieee754_expf+0x174>
 8006166:	eee6 6a05 	vfma.f32	s13, s12, s10
 800616a:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800625c <__ieee754_expf+0x178>
 800616e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8006172:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006260 <__ieee754_expf+0x17c>
 8006176:	eee5 6a06 	vfma.f32	s13, s10, s12
 800617a:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8006264 <__ieee754_expf+0x180>
 800617e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8006182:	eef0 6a40 	vmov.f32	s13, s0
 8006186:	eee5 6a46 	vfms.f32	s13, s10, s12
 800618a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800618e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8006192:	bb92      	cbnz	r2, 80061fa <__ieee754_expf+0x116>
 8006194:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8006198:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800619c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80061a0:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80061a4:	4770      	bx	lr
 80061a6:	4b30      	ldr	r3, [pc, #192]	@ (8006268 <__ieee754_expf+0x184>)
 80061a8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800626c <__ieee754_expf+0x188>
 80061ac:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8006270 <__ieee754_expf+0x18c>
 80061b0:	4413      	add	r3, r2
 80061b2:	edd3 7a00 	vldr	s15, [r3]
 80061b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80061ba:	eeb0 7a40 	vmov.f32	s14, s0
 80061be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061c2:	ee17 2a90 	vmov	r2, s15
 80061c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ca:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80061ce:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8006274 <__ieee754_expf+0x190>
 80061d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80061d6:	e7be      	b.n	8006156 <__ieee754_expf+0x72>
 80061d8:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 80061dc:	d20b      	bcs.n	80061f6 <__ieee754_expf+0x112>
 80061de:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006278 <__ieee754_expf+0x194>
 80061e2:	ee70 6a26 	vadd.f32	s13, s0, s13
 80061e6:	eef4 6ae5 	vcmpe.f32	s13, s11
 80061ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ee:	dd02      	ble.n	80061f6 <__ieee754_expf+0x112>
 80061f0:	ee30 0a25 	vadd.f32	s0, s0, s11
 80061f4:	4770      	bx	lr
 80061f6:	2200      	movs	r2, #0
 80061f8:	e7af      	b.n	800615a <__ieee754_expf+0x76>
 80061fa:	ee36 6a66 	vsub.f32	s12, s12, s13
 80061fe:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8006202:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8006206:	bfb8      	it	lt
 8006208:	3264      	addlt	r2, #100	@ 0x64
 800620a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800620e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006212:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006216:	ee17 3a90 	vmov	r3, s15
 800621a:	bfab      	itete	ge
 800621c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8006220:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8006224:	ee00 3a10 	vmovge	s0, r3
 8006228:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800627c <__ieee754_expf+0x198>
 800622c:	bfbc      	itt	lt
 800622e:	ee00 3a10 	vmovlt	s0, r3
 8006232:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8006236:	4770      	bx	lr
 8006238:	00000000 	.word	0x00000000
 800623c:	42b17217 	.word	0x42b17217
 8006240:	42cff1b5 	.word	0x42cff1b5
 8006244:	3eb17218 	.word	0x3eb17218
 8006248:	3f851591 	.word	0x3f851591
 800624c:	0800715c 	.word	0x0800715c
 8006250:	08007154 	.word	0x08007154
 8006254:	3331bb4c 	.word	0x3331bb4c
 8006258:	b5ddea0e 	.word	0xb5ddea0e
 800625c:	388ab355 	.word	0x388ab355
 8006260:	bb360b61 	.word	0xbb360b61
 8006264:	3e2aaaab 	.word	0x3e2aaaab
 8006268:	08007164 	.word	0x08007164
 800626c:	3fb8aa3b 	.word	0x3fb8aa3b
 8006270:	3f317180 	.word	0x3f317180
 8006274:	3717f7d1 	.word	0x3717f7d1
 8006278:	7149f2ca 	.word	0x7149f2ca
 800627c:	0d800000 	.word	0x0d800000

08006280 <_init>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	bf00      	nop
 8006284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006286:	bc08      	pop	{r3}
 8006288:	469e      	mov	lr, r3
 800628a:	4770      	bx	lr

0800628c <_fini>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr
