// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.312500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

 /* verilator lint_off WIDTH */
module FindIfUnitVRTL (
        clk,
        reset,
        ac_req_V,
        ac_req_V_ap_vld,
        ac_req_V_ap_ack,
        ac_resp_V,
        ac_resp_V_ap_vld,
        ac_resp_V_ap_ack,
        mem_req_V,
        mem_req_V_ap_vld,
        mem_req_V_ap_ack,
        mem_resp_V,
        mem_resp_V_ap_vld,
        mem_resp_V_ap_ack,
        g_dtu_iface_req_V,
        g_dtu_iface_req_V_ap_vld,
        g_dtu_iface_req_V_ap_ack,
        g_dtu_iface_resp_V,
        g_dtu_iface_resp_V_ap_vld,
        g_dtu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv34_0 = 34'b0000000000000000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv41_100000000 = 41'b100000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [56:0] ac_req_V;
input   ac_req_V_ap_vld;
output   ac_req_V_ap_ack;
output  [51:0] ac_resp_V;
output   ac_resp_V_ap_vld;
input   ac_resp_V_ap_ack;
output  [76:0] mem_req_V;
output   mem_req_V_ap_vld;
input   mem_req_V_ap_ack;
input  [44:0] mem_resp_V;
input   mem_resp_V_ap_vld;
output   mem_resp_V_ap_ack;
output  [105:0] g_dtu_iface_req_V;
output   g_dtu_iface_req_V_ap_vld;
input   g_dtu_iface_req_V_ap_ack;
input  [51:0] g_dtu_iface_resp_V;
input   g_dtu_iface_resp_V_ap_vld;
output   g_dtu_iface_resp_V_ap_ack;

reg ac_req_V_ap_ack;
reg ac_resp_V_ap_vld;
reg mem_req_V_ap_vld;
reg mem_resp_V_ap_ack;
reg[105:0] g_dtu_iface_req_V;
reg g_dtu_iface_req_V_ap_vld;
reg g_dtu_iface_resp_V_ap_ack;
reg   [31:0] s_dt_desc_ptr_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_ds_id_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_index_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_index_V = 32'b00000000000000000000000000000000;
reg   [2:0] s_pred_V = 3'b000;
reg   [31:0] s_result_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_ds_id_V = 32'b00000000000000000000000000000000;
reg   [56:0] req_V_4_reg_504;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [0:0] tmp_fu_190_p3;
wire   [0:0] grp_fu_175_p2;
reg    ap_sig_ioackin_mem_req_V_ap_ack;
reg   [31:0] data_V_2_reg_513;
reg   [31:0] data_V_4_reg_518;
reg   [2:0] s_pred_V_load_reg_524;
wire   [31:0] newSel_fu_277_p3;
reg   [31:0] newSel_reg_531;
wire   [0:0] or_cond_fu_285_p2;
reg   [0:0] or_cond_reg_536;
wire   [31:0] newSel1_fu_291_p3;
reg   [31:0] newSel1_reg_542;
wire   [0:0] or_cond1_fu_299_p2;
reg   [0:0] or_cond1_reg_547;
wire   [31:0] newSel2_fu_305_p3;
reg   [31:0] newSel2_reg_552;
wire   [0:0] or_cond2_fu_313_p2;
reg   [0:0] or_cond2_reg_557;
wire   [31:0] newSel3_fu_319_p3;
reg   [31:0] newSel3_reg_562;
reg   [0:0] tmp_1_reg_567;
wire   [10:0] tmp_3_fu_384_p1;
reg   [10:0] tmp_3_reg_571;
wire   [51:0] r_V_6_fu_413_p4;
wire   [31:0] begin_m_index_assign_i_fu_428_p2;
wire   [0:0] tmp_i_i_fu_423_p2;
reg    ap_sig_ioackin_g_dtu_iface_req_V_ap_ack;
wire   [51:0] r_V_5_fu_496_p3;
reg   [31:0] p_iterator_Polytype_m_index_read_assign_i_reg_155;
reg   [51:0] p_8_reg_164;
wire   [4:0] p_Result_1_fu_218_p4;
reg    ap_reg_ioackin_mem_req_V_ap_ack = 1'b0;
wire   [105:0] r_V_4_cast_i_fu_447_p1;
wire   [105:0] r_V_3_cast_i_fu_465_p1;
wire   [105:0] r_V_cast_i_fu_483_p1;
reg    ap_reg_ioackin_g_dtu_iface_req_V_ap_ack = 1'b0;
reg    ap_sig_bdd_219;
reg    ap_sig_ioackin_ac_resp_V_ap_ack;
reg    ap_reg_ioackin_ac_resp_V_ap_ack = 1'b0;
wire   [0:0] sel_tmp1_fu_271_p2;
wire   [0:0] sel_tmp8_fu_265_p2;
wire   [0:0] sel_tmp6_fu_259_p2;
wire   [0:0] sel_tmp4_fu_253_p2;
wire   [31:0] data_V_5_fu_237_p1;
wire   [0:0] sel_tmp2_fu_247_p2;
wire   [0:0] sel_tmp_fu_241_p2;
wire   [0:0] or_cond3_fu_393_p2;
wire   [31:0] newSel4_fu_388_p3;
wire   [31:0] newSel5_fu_397_p3;
wire   [31:0] data_V_7_fu_402_p3;
wire   [10:0] tmp_2_fu_410_p1;
wire   [21:0] tmp_8_fu_434_p1;
wire   [96:0] r_V_4_fu_438_p4;
wire   [21:0] tmp_7_fu_452_p1;
wire   [96:0] r_V_3_fu_456_p4;
wire   [21:0] tmp_6_fu_470_p1;
wire   [96:0] r_V_2_fu_474_p4;
wire   [10:0] tmp_5_fu_493_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_434;
reg    ap_sig_bdd_433;
reg    ap_sig_bdd_439;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_ac_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) begin
                ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ac_resp_V_ap_ack)) begin
                ap_reg_ioackin_ac_resp_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_dtu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_1) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524)))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_lv3_0 == s_pred_V_load_reg_524) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524)))))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_1) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_lv3_0 == s_pred_V_load_reg_524) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack)))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_mem_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_mem_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_433) begin
            if (~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)))) begin
                ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_0;
            end else if (ap_sig_bdd_434) begin
                ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        p_8_reg_164[0] <= r_V_6_fu_413_p4[0];
        p_8_reg_164[1] <= r_V_6_fu_413_p4[1];
        p_8_reg_164[2] <= r_V_6_fu_413_p4[2];
        p_8_reg_164[3] <= r_V_6_fu_413_p4[3];
        p_8_reg_164[4] <= r_V_6_fu_413_p4[4];
        p_8_reg_164[5] <= r_V_6_fu_413_p4[5];
        p_8_reg_164[6] <= r_V_6_fu_413_p4[6];
        p_8_reg_164[7] <= r_V_6_fu_413_p4[7];
        p_8_reg_164[8] <= r_V_6_fu_413_p4[8];
        p_8_reg_164[9] <= r_V_6_fu_413_p4[9];
        p_8_reg_164[10] <= r_V_6_fu_413_p4[10];
        p_8_reg_164[11] <= r_V_6_fu_413_p4[11];
        p_8_reg_164[12] <= r_V_6_fu_413_p4[12];
        p_8_reg_164[13] <= r_V_6_fu_413_p4[13];
        p_8_reg_164[14] <= r_V_6_fu_413_p4[14];
        p_8_reg_164[15] <= r_V_6_fu_413_p4[15];
        p_8_reg_164[16] <= r_V_6_fu_413_p4[16];
        p_8_reg_164[17] <= r_V_6_fu_413_p4[17];
        p_8_reg_164[18] <= r_V_6_fu_413_p4[18];
        p_8_reg_164[19] <= r_V_6_fu_413_p4[19];
        p_8_reg_164[20] <= r_V_6_fu_413_p4[20];
        p_8_reg_164[21] <= r_V_6_fu_413_p4[21];
        p_8_reg_164[22] <= r_V_6_fu_413_p4[22];
        p_8_reg_164[23] <= r_V_6_fu_413_p4[23];
        p_8_reg_164[24] <= r_V_6_fu_413_p4[24];
        p_8_reg_164[25] <= r_V_6_fu_413_p4[25];
        p_8_reg_164[26] <= r_V_6_fu_413_p4[26];
        p_8_reg_164[27] <= r_V_6_fu_413_p4[27];
        p_8_reg_164[28] <= r_V_6_fu_413_p4[28];
        p_8_reg_164[29] <= r_V_6_fu_413_p4[29];
        p_8_reg_164[30] <= r_V_6_fu_413_p4[30];
        p_8_reg_164[31] <= r_V_6_fu_413_p4[31];
        p_8_reg_164[32] <= r_V_6_fu_413_p4[32];
        p_8_reg_164[33] <= r_V_6_fu_413_p4[33];
        p_8_reg_164[34] <= r_V_6_fu_413_p4[34];
        p_8_reg_164[35] <= r_V_6_fu_413_p4[35];
        p_8_reg_164[36] <= r_V_6_fu_413_p4[36];
        p_8_reg_164[37] <= r_V_6_fu_413_p4[37];
        p_8_reg_164[38] <= r_V_6_fu_413_p4[38];
        p_8_reg_164[39] <= r_V_6_fu_413_p4[39];
        p_8_reg_164[40] <= r_V_6_fu_413_p4[40];
        p_8_reg_164[41] <= r_V_6_fu_413_p4[41];
        p_8_reg_164[42] <= r_V_6_fu_413_p4[42];
        p_8_reg_164[43] <= r_V_6_fu_413_p4[43];
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ((ap_const_lv1_0 == tmp_1_reg_567) | ~(ap_const_lv1_0 == tmp_i_i_fu_423_p2)))) begin
        p_8_reg_164[0] <= r_V_5_fu_496_p3[0];
        p_8_reg_164[1] <= r_V_5_fu_496_p3[1];
        p_8_reg_164[2] <= r_V_5_fu_496_p3[2];
        p_8_reg_164[3] <= r_V_5_fu_496_p3[3];
        p_8_reg_164[4] <= r_V_5_fu_496_p3[4];
        p_8_reg_164[5] <= r_V_5_fu_496_p3[5];
        p_8_reg_164[6] <= r_V_5_fu_496_p3[6];
        p_8_reg_164[7] <= r_V_5_fu_496_p3[7];
        p_8_reg_164[8] <= r_V_5_fu_496_p3[8];
        p_8_reg_164[9] <= r_V_5_fu_496_p3[9];
        p_8_reg_164[10] <= r_V_5_fu_496_p3[10];
        p_8_reg_164[11] <= r_V_5_fu_496_p3[11];
        p_8_reg_164[12] <= r_V_5_fu_496_p3[12];
        p_8_reg_164[13] <= r_V_5_fu_496_p3[13];
        p_8_reg_164[14] <= r_V_5_fu_496_p3[14];
        p_8_reg_164[15] <= r_V_5_fu_496_p3[15];
        p_8_reg_164[16] <= r_V_5_fu_496_p3[16];
        p_8_reg_164[17] <= r_V_5_fu_496_p3[17];
        p_8_reg_164[18] <= r_V_5_fu_496_p3[18];
        p_8_reg_164[19] <= r_V_5_fu_496_p3[19];
        p_8_reg_164[20] <= r_V_5_fu_496_p3[20];
        p_8_reg_164[21] <= r_V_5_fu_496_p3[21];
        p_8_reg_164[22] <= r_V_5_fu_496_p3[22];
        p_8_reg_164[23] <= r_V_5_fu_496_p3[23];
        p_8_reg_164[24] <= r_V_5_fu_496_p3[24];
        p_8_reg_164[25] <= r_V_5_fu_496_p3[25];
        p_8_reg_164[26] <= r_V_5_fu_496_p3[26];
        p_8_reg_164[27] <= r_V_5_fu_496_p3[27];
        p_8_reg_164[28] <= r_V_5_fu_496_p3[28];
        p_8_reg_164[29] <= r_V_5_fu_496_p3[29];
        p_8_reg_164[30] <= r_V_5_fu_496_p3[30];
        p_8_reg_164[31] <= r_V_5_fu_496_p3[31];
        p_8_reg_164[32] <= r_V_5_fu_496_p3[32];
        p_8_reg_164[33] <= r_V_5_fu_496_p3[33];
        p_8_reg_164[34] <= r_V_5_fu_496_p3[34];
        p_8_reg_164[35] <= r_V_5_fu_496_p3[35];
        p_8_reg_164[36] <= r_V_5_fu_496_p3[36];
        p_8_reg_164[37] <= r_V_5_fu_496_p3[37];
        p_8_reg_164[38] <= r_V_5_fu_496_p3[38];
        p_8_reg_164[39] <= r_V_5_fu_496_p3[39];
        p_8_reg_164[40] <= r_V_5_fu_496_p3[40];
        p_8_reg_164[41] <= r_V_5_fu_496_p3[41];
        p_8_reg_164[42] <= r_V_5_fu_496_p3[42];
        p_8_reg_164[43] <= r_V_5_fu_496_p3[43];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(mem_resp_V_ap_vld == ap_const_logic_0))) begin
        p_iterator_Polytype_m_index_read_assign_i_reg_155 <= data_V_2_reg_513;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ~(s_pred_V_load_reg_524 == ap_const_lv3_2) & ~(s_pred_V_load_reg_524 == ap_const_lv3_1) & ~(ap_const_lv3_0 == s_pred_V_load_reg_524))) begin
        p_iterator_Polytype_m_index_read_assign_i_reg_155 <= begin_m_index_assign_i_fu_428_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
        data_V_2_reg_513 <= s_first_index_V;
        data_V_4_reg_518 <= s_last_index_V;
        req_V_4_reg_504 <= ac_req_V;
        s_pred_V_load_reg_524 <= s_pred_V;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & (tmp_fu_190_p3 == ap_const_lv1_0) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
        newSel1_reg_542 <= newSel1_fu_291_p3;
        newSel2_reg_552 <= newSel2_fu_305_p3;
        newSel3_reg_562 <= newSel3_fu_319_p3;
        newSel_reg_531 <= newSel_fu_277_p3;
        or_cond1_reg_547 <= or_cond1_fu_299_p2;
        or_cond2_reg_557 <= or_cond2_fu_313_p2;
        or_cond_reg_536 <= or_cond_fu_285_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_6))) begin
        s_dt_desc_ptr_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_1))) begin
        s_first_ds_id_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_2))) begin
        s_first_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_3))) begin
        s_last_ds_id_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_4))) begin
        s_last_index_V <= {{ac_req_V[ap_const_lv32_2A : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))) & (p_Result_1_fu_218_p4 == ap_const_lv5_5))) begin
        s_pred_V <= {{ac_req_V[ap_const_lv32_D : ap_const_lv32_B]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ~(ap_const_lv1_0 == tmp_i_i_fu_423_p2))) begin
        s_result_V <= data_V_4_reg_518;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
        tmp_1_reg_567 <= grp_fu_175_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
        tmp_3_reg_571 <= tmp_3_fu_384_p1;
    end
end

/// ac_req_V_ap_ack assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm or tmp_fu_190_p3 or grp_fu_175_p2 or ap_sig_ioackin_mem_req_V_ap_ack)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
        ac_req_V_ap_ack = ap_const_logic_1;
    end else begin
        ac_req_V_ap_ack = ap_const_logic_0;
    end
end

/// ac_resp_V_ap_vld assign process. ///
always @ (ap_CS_fsm or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if (((ap_ST_st6_fsm_5 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack))) begin
        ac_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        ac_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_ac_resp_V_ap_ack assign process. ///
always @ (ac_resp_V_ap_ack or ap_reg_ioackin_ac_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_ac_resp_V_ap_ack)) begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ac_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_ac_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (g_dtu_iface_req_V_ap_ack or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = g_dtu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_mem_req_V_ap_ack assign process. ///
always @ (mem_req_V_ap_ack or ap_reg_ioackin_mem_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_mem_req_V_ap_ack)) begin
        ap_sig_ioackin_mem_req_V_ap_ack = mem_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_mem_req_V_ap_ack = ap_const_logic_1;
    end
end

/// g_dtu_iface_req_V assign process. ///
always @ (s_pred_V_load_reg_524 or r_V_4_cast_i_fu_447_p1 or r_V_3_cast_i_fu_465_p1 or r_V_cast_i_fu_483_p1 or ap_sig_bdd_439)
begin
    if (ap_sig_bdd_439) begin
        if ((ap_const_lv3_0 == s_pred_V_load_reg_524)) begin
            g_dtu_iface_req_V = r_V_cast_i_fu_483_p1;
        end else if ((s_pred_V_load_reg_524 == ap_const_lv3_1)) begin
            g_dtu_iface_req_V = r_V_3_cast_i_fu_465_p1;
        end else if ((s_pred_V_load_reg_524 == ap_const_lv3_2)) begin
            g_dtu_iface_req_V = r_V_4_cast_i_fu_447_p1;
        end else begin
            g_dtu_iface_req_V = 'bx;
        end
    end else begin
        g_dtu_iface_req_V = 'bx;
    end
end

/// g_dtu_iface_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or s_pred_V_load_reg_524 or tmp_1_reg_567 or tmp_i_i_fu_423_p2 or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_1) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_lv3_0 == s_pred_V_load_reg_524) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)))) begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_dtu_iface_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or s_pred_V_load_reg_524 or ap_sig_bdd_219)
begin
    if ((((s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_ST_st5_fsm_4 == ap_CS_fsm) & ~ap_sig_bdd_219) | ((s_pred_V_load_reg_524 == ap_const_lv3_1) & (ap_ST_st5_fsm_4 == ap_CS_fsm) & ~ap_sig_bdd_219) | ((ap_const_lv3_0 == s_pred_V_load_reg_524) & (ap_ST_st5_fsm_4 == ap_CS_fsm) & ~ap_sig_bdd_219))) begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// mem_req_V_ap_vld assign process. ///
always @ (ac_req_V_ap_vld or ap_CS_fsm or tmp_fu_190_p3 or grp_fu_175_p2 or ap_reg_ioackin_mem_req_V_ap_ack)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & ~(ac_req_V_ap_vld == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_mem_req_V_ap_ack))) begin
        mem_req_V_ap_vld = ap_const_logic_1;
    end else begin
        mem_req_V_ap_vld = ap_const_logic_0;
    end
end

/// mem_resp_V_ap_ack assign process. ///
always @ (mem_resp_V_ap_vld or ap_CS_fsm)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(mem_resp_V_ap_vld == ap_const_logic_0))) begin
        mem_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        mem_resp_V_ap_ack = ap_const_logic_0;
    end
end
always @ (ac_req_V_ap_vld or mem_resp_V_ap_vld or ap_CS_fsm or tmp_fu_190_p3 or grp_fu_175_p2 or ap_sig_ioackin_mem_req_V_ap_ack or s_pred_V_load_reg_524 or tmp_1_reg_567 or tmp_i_i_fu_423_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or ap_sig_ioackin_ac_resp_V_ap_ack)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(tmp_fu_190_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((tmp_fu_190_p3 == ap_const_lv1_0) & ~((ac_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st3_fsm_2 : 
            if (~(mem_resp_V_ap_vld == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if ((~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ((ap_const_lv1_0 == tmp_1_reg_567) | ~(ap_const_lv1_0 == tmp_i_i_fu_423_p2)))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ~(s_pred_V_load_reg_524 == ap_const_lv3_2) & ~(s_pred_V_load_reg_524 == ap_const_lv3_1) & ~(ap_const_lv3_0 == s_pred_V_load_reg_524))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))) & ((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_lv3_0 == s_pred_V_load_reg_524))))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st6_fsm_5 : 
            if (~(ap_const_logic_0 == ap_sig_ioackin_ac_resp_V_ap_ack)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ac_resp_V = p_8_reg_164;

/// ap_sig_bdd_219 assign process. ///
always @ (g_dtu_iface_resp_V_ap_vld or s_pred_V_load_reg_524)
begin
    ap_sig_bdd_219 = (((s_pred_V_load_reg_524 == ap_const_lv3_2) & (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) | ((s_pred_V_load_reg_524 == ap_const_lv3_1) & (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)) | ((ap_const_lv3_0 == s_pred_V_load_reg_524) & (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)));
end

/// ap_sig_bdd_433 assign process. ///
always @ (ap_CS_fsm or tmp_fu_190_p3 or grp_fu_175_p2)
begin
    ap_sig_bdd_433 = ((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_190_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_175_p2));
end

/// ap_sig_bdd_434 assign process. ///
always @ (ac_req_V_ap_vld or mem_req_V_ap_ack)
begin
    ap_sig_bdd_434 = ((ap_const_logic_1 == mem_req_V_ap_ack) & ~(ac_req_V_ap_vld == ap_const_logic_0));
end

/// ap_sig_bdd_439 assign process. ///
always @ (ap_CS_fsm or s_pred_V_load_reg_524 or tmp_1_reg_567 or tmp_i_i_fu_423_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    ap_sig_bdd_439 = ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & ~((~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (s_pred_V_load_reg_524 == ap_const_lv3_2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (s_pred_V_load_reg_524 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == tmp_1_reg_567) & (ap_const_lv1_0 == tmp_i_i_fu_423_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) & (ap_const_lv3_0 == s_pred_V_load_reg_524))));
end
assign begin_m_index_assign_i_fu_428_p2 = (p_iterator_Polytype_m_index_read_assign_i_reg_155 + ap_const_lv32_1);
assign data_V_5_fu_237_p1 = $unsigned(s_pred_V);
assign data_V_7_fu_402_p3 = ((or_cond3_fu_393_p2)? newSel4_fu_388_p3: newSel5_fu_397_p3);
assign grp_fu_175_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign mem_req_V = {{{ap_const_lv11_0}, {s_dt_desc_ptr_V}}, {ap_const_lv34_0}};
assign newSel1_fu_291_p3 = ((sel_tmp8_fu_265_p2)? s_first_index_V: s_last_ds_id_V);
assign newSel2_fu_305_p3 = ((sel_tmp4_fu_253_p2)? s_last_index_V: data_V_5_fu_237_p1);
assign newSel3_fu_319_p3 = ((sel_tmp_fu_241_p2)? s_dt_desc_ptr_V: ap_const_lv32_0);
assign newSel4_fu_388_p3 = ((or_cond_reg_536)? newSel_reg_531: newSel1_reg_542);
assign newSel5_fu_397_p3 = ((or_cond2_reg_557)? newSel2_reg_552: newSel3_reg_562);
assign newSel_fu_277_p3 = ((grp_fu_175_p2)? s_result_V: s_first_ds_id_V);
assign or_cond1_fu_299_p2 = (sel_tmp8_fu_265_p2 | sel_tmp6_fu_259_p2);
assign or_cond2_fu_313_p2 = (sel_tmp4_fu_253_p2 | sel_tmp2_fu_247_p2);
assign or_cond3_fu_393_p2 = (or_cond_reg_536 | or_cond1_reg_547);
assign or_cond_fu_285_p2 = (grp_fu_175_p2 | sel_tmp1_fu_271_p2);
assign p_Result_1_fu_218_p4 = {{ac_req_V[ap_const_lv32_2F : ap_const_lv32_2B]}};
assign r_V_2_fu_474_p4 = {{{tmp_3_reg_571}, {tmp_6_fu_470_p1}}, {ap_const_lv64_0}};
assign r_V_3_cast_i_fu_465_p1 = $unsigned(r_V_3_fu_456_p4);
assign r_V_3_fu_456_p4 = {{{tmp_3_reg_571}, {tmp_7_fu_452_p1}}, {ap_const_lv64_0}};
assign r_V_4_cast_i_fu_447_p1 = $unsigned(r_V_4_fu_438_p4);
assign r_V_4_fu_438_p4 = {{{tmp_3_reg_571}, {tmp_8_fu_434_p1}}, {ap_const_lv64_0}};
assign r_V_5_fu_496_p3 = {{ap_const_lv41_100000000}, {tmp_5_fu_493_p1}};
assign r_V_6_fu_413_p4 = {{{ap_const_lv9_0}, {data_V_7_fu_402_p3}}, {tmp_2_fu_410_p1}};
assign r_V_cast_i_fu_483_p1 = $unsigned(r_V_2_fu_474_p4);
assign sel_tmp1_fu_271_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_1? 1'b1: 1'b0);
assign sel_tmp2_fu_247_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_5? 1'b1: 1'b0);
assign sel_tmp4_fu_253_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_4? 1'b1: 1'b0);
assign sel_tmp6_fu_259_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_3? 1'b1: 1'b0);
assign sel_tmp8_fu_265_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_2? 1'b1: 1'b0);
assign sel_tmp_fu_241_p2 = (p_Result_1_fu_218_p4 == ap_const_lv5_6? 1'b1: 1'b0);
assign tmp_2_fu_410_p1 = req_V_4_reg_504[10:0];
assign tmp_3_fu_384_p1 = s_first_ds_id_V[10:0];
assign tmp_5_fu_493_p1 = req_V_4_reg_504[10:0];
assign tmp_6_fu_470_p1 = p_iterator_Polytype_m_index_read_assign_i_reg_155[21:0];
assign tmp_7_fu_452_p1 = p_iterator_Polytype_m_index_read_assign_i_reg_155[21:0];
assign tmp_8_fu_434_p1 = p_iterator_Polytype_m_index_read_assign_i_reg_155[21:0];
assign tmp_fu_190_p3 = ac_req_V[ap_const_lv32_30];
assign tmp_i_i_fu_423_p2 = (p_iterator_Polytype_m_index_read_assign_i_reg_155 == data_V_4_reg_518? 1'b1: 1'b0);
always @ (posedge clk)
begin
    p_8_reg_164[51:44] <= 8'b00000000;
end



endmodule //top

/* lint_on */
