#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 19:22:46 2022
# Process ID: 15468
# Current directory: C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.runs/design_1_top_0_0_synth_1
# Command line: vivado.exe -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.runs/design_1_top_0_0_synth_1\vivado.jou
# Running On: DESKTOP-QO1RQK3, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 16974 MB
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7684
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/seg7.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/seg7.v:46]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/seg7.v:23]
WARNING: [Synth 8-7071] port 'clk' of module 'seg7' is unconnected for instance 'seg7_' [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:82]
WARNING: [Synth 8-7071] port 'rst' of module 'seg7' is unconnected for instance 'seg7_' [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:82]
WARNING: [Synth 8-7023] instance 'seg7_' of module 'seg7' has 4 connections declared, but only 2 given [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:82]
WARNING: [Synth 8-3848] Net led4_b in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:28]
WARNING: [Synth 8-3848] Net led4_g in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:29]
WARNING: [Synth 8-3848] Net led4_r in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:30]
WARNING: [Synth 8-3848] Net led5_b in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:31]
WARNING: [Synth 8-3848] Net led5_g in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:32]
WARNING: [Synth 8-3848] Net led5_r in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (3#1) [c:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-7129] Port clk in module seg7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module seg7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_b in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_g in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_r in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_b in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_g in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_r in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ar[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sysclk in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led4_b in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_g in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_r in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_b in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_g in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_r in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ar[7] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sysclk in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT4 |     7|
|3     |FDCE |     8|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    23|
|2     |  inst    |top    |    23|
|3     |    seg7_ |seg7   |     7|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2bc074c5
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1261.254 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.801 ; gain = 230.547
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 83e4fd1493d86bf2
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KevinWu/Desktop/pynq_project/pynq_base1/project_1/project_1.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 19:23:21 2022...
