`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:50:02 CST (May  4 2021 16:50:02 UTC)

module DC_Filter_Eqi2u2_1(in1, out1);
  input [1:0] in1;
  output out1;
  wire [1:0] in1;
  wire out1;
  wire n_0;
  NOR2X4 g14(.A (in1[0]), .B (n_0), .Y (out1));
  CLKINVX12 g15(.A (in1[1]), .Y (n_0));
endmodule

