==39170== Cachegrind, a cache and branch-prediction profiler
==39170== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39170== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39170== Command: ./sift .
==39170== 
--39170-- warning: L3 cache found, using its data for the LL simulation.
--39170-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39170-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39170== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39170== (see section Limitations in user manual)
==39170== NOTE: further instances of this message will not be shown
==39170== 
==39170== I   refs:      3,167,698,658
==39170== I1  misses:            1,871
==39170== LLi misses:            1,824
==39170== I1  miss rate:          0.00%
==39170== LLi miss rate:          0.00%
==39170== 
==39170== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39170== D1  misses:       20,575,626  ( 11,312,554 rd   +   9,263,072 wr)
==39170== LLd misses:        4,201,950  (  2,210,071 rd   +   1,991,879 wr)
==39170== D1  miss rate:           2.1% (        1.7%     +         3.1%  )
==39170== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39170== 
==39170== LL refs:          20,577,497  ( 11,314,425 rd   +   9,263,072 wr)
==39170== LL misses:         4,203,774  (  2,211,895 rd   +   1,991,879 wr)
==39170== LL miss rate:            0.1% (        0.1%     +         0.7%  )
