{
  "module_name": "mt6779-gce.h",
  "hash_id": "93e62ef3997e7c8014c6c95df9fd6ac739065c4a0d3953695eccd5dc748c8992",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/gce/mt6779-gce.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_GCE_MT6779_H\n#define _DT_BINDINGS_GCE_MT6779_H\n\n#define CMDQ_NO_TIMEOUT\t\t0xffffffff\n\n \n#define CMDQ_THR_PRIO_LOWEST\t0\n#define CMDQ_THR_PRIO_1\t\t1\n#define CMDQ_THR_PRIO_2\t\t2\n#define CMDQ_THR_PRIO_3\t\t3\n#define CMDQ_THR_PRIO_4\t\t4\n#define CMDQ_THR_PRIO_5\t\t5\n#define CMDQ_THR_PRIO_6\t\t6\n#define CMDQ_THR_PRIO_HIGHEST\t7\n\n \n#define SUBSYS_1300XXXX\t\t0\n#define SUBSYS_1400XXXX\t\t1\n#define SUBSYS_1401XXXX\t\t2\n#define SUBSYS_1402XXXX\t\t3\n#define SUBSYS_1502XXXX\t\t4\n#define SUBSYS_1880XXXX\t\t5\n#define SUBSYS_1881XXXX\t\t6\n#define SUBSYS_1882XXXX\t\t7\n#define SUBSYS_1883XXXX\t\t8\n#define SUBSYS_1884XXXX\t\t9\n#define SUBSYS_1000XXXX\t\t10\n#define SUBSYS_1001XXXX\t\t11\n#define SUBSYS_1002XXXX\t\t12\n#define SUBSYS_1003XXXX\t\t13\n#define SUBSYS_1004XXXX\t\t14\n#define SUBSYS_1005XXXX\t\t15\n#define SUBSYS_1020XXXX\t\t16\n#define SUBSYS_1028XXXX\t\t17\n#define SUBSYS_1700XXXX\t\t18\n#define SUBSYS_1701XXXX\t\t19\n#define SUBSYS_1702XXXX\t\t20\n#define SUBSYS_1703XXXX\t\t21\n#define SUBSYS_1800XXXX\t\t22\n#define SUBSYS_1801XXXX\t\t23\n#define SUBSYS_1802XXXX\t\t24\n#define SUBSYS_1804XXXX\t\t25\n#define SUBSYS_1805XXXX\t\t26\n#define SUBSYS_1808XXXX\t\t27\n#define SUBSYS_180aXXXX\t\t28\n#define SUBSYS_180bXXXX\t\t29\n#define CMDQ_SUBSYS_OFF\t\t32\n\n \n#define CMDQ_EVENT_DISP_RDMA0_SOF\t\t0\n#define CMDQ_EVENT_DISP_RDMA1_SOF\t\t1\n#define CMDQ_EVENT_MDP_RDMA0_SOF\t\t2\n#define CMDQ_EVENT_MDP_RDMA1_SOF\t\t3\n#define CMDQ_EVENT_MDP_RSZ0_SOF\t\t\t4\n#define CMDQ_EVENT_MDP_RSZ1_SOF\t\t\t5\n#define CMDQ_EVENT_MDP_TDSHP_SOF\t\t6\n#define CMDQ_EVENT_MDP_WROT0_SOF\t\t7\n#define CMDQ_EVENT_MDP_WROT1_SOF\t\t8\n#define CMDQ_EVENT_DISP_OVL0_SOF\t\t9\n#define CMDQ_EVENT_DISP_2L_OVL0_SOF\t\t10\n#define CMDQ_EVENT_DISP_2L_OVL1_SOF\t\t11\n#define CMDQ_EVENT_DISP_WDMA0_SOF\t\t12\n#define CMDQ_EVENT_DISP_COLOR0_SOF\t\t13\n#define CMDQ_EVENT_DISP_CCORR0_SOF\t\t14\n#define CMDQ_EVENT_DISP_AAL0_SOF\t\t15\n#define CMDQ_EVENT_DISP_GAMMA0_SOF\t\t16\n#define CMDQ_EVENT_DISP_DITHER0_SOF\t\t17\n#define CMDQ_EVENT_DISP_PWM0_SOF\t\t18\n#define CMDQ_EVENT_DISP_DSI0_SOF\t\t19\n#define CMDQ_EVENT_DISP_DPI0_SOF\t\t20\n#define CMDQ_EVENT_DISP_POSTMASK0_SOF\t\t21\n#define CMDQ_EVENT_DISP_RSZ0_SOF\t\t22\n#define CMDQ_EVENT_MDP_AAL_SOF\t\t\t23\n#define CMDQ_EVENT_MDP_CCORR_SOF\t\t24\n#define CMDQ_EVENT_DISP_DBI0_SOF\t\t25\n#define CMDQ_EVENT_ISP_RELAY_SOF\t\t26\n#define CMDQ_EVENT_IPU_RELAY_SOF\t\t27\n#define CMDQ_EVENT_DISP_RDMA0_EOF\t\t28\n#define CMDQ_EVENT_DISP_RDMA1_EOF\t\t29\n#define CMDQ_EVENT_MDP_RDMA0_EOF\t\t30\n#define CMDQ_EVENT_MDP_RDMA1_EOF\t\t31\n#define CMDQ_EVENT_MDP_RSZ0_EOF\t\t\t32\n#define CMDQ_EVENT_MDP_RSZ1_EOF\t\t\t33\n#define CMDQ_EVENT_MDP_TDSHP_EOF\t\t34\n#define CMDQ_EVENT_MDP_WROT0_W_EOF\t\t35\n#define CMDQ_EVENT_MDP_WROT1_W_EOF\t\t36\n#define CMDQ_EVENT_DISP_OVL0_EOF\t\t37\n#define CMDQ_EVENT_DISP_2L_OVL0_EOF\t\t38\n#define CMDQ_EVENT_DISP_2L_OVL1_EOF\t\t39\n#define CMDQ_EVENT_DISP_WDMA0_EOF\t\t40\n#define CMDQ_EVENT_DISP_COLOR0_EOF\t\t41\n#define CMDQ_EVENT_DISP_CCORR0_EOF\t\t42\n#define CMDQ_EVENT_DISP_AAL0_EOF\t\t43\n#define CMDQ_EVENT_DISP_GAMMA0_EOF\t\t44\n#define CMDQ_EVENT_DISP_DITHER0_EOF\t\t45\n#define CMDQ_EVENT_DISP_DSI0_EOF\t\t46\n#define CMDQ_EVENT_DISP_DPI0_EOF\t\t47\n#define CMDQ_EVENT_DISP_RSZ0_EOF\t\t49\n#define CMDQ_EVENT_MDP_AAL_FRAME_DONE\t\t50\n#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE\t\t51\n#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE\t52\n#define CMDQ_EVENT_MUTEX0_STREAM_EOF\t\t130\n#define CMDQ_EVENT_MUTEX1_STREAM_EOF\t\t131\n#define CMDQ_EVENT_MUTEX2_STREAM_EOF\t\t132\n#define CMDQ_EVENT_MUTEX3_STREAM_EOF\t\t133\n#define CMDQ_EVENT_MUTEX4_STREAM_EOF\t\t134\n#define CMDQ_EVENT_MUTEX5_STREAM_EOF\t\t135\n#define CMDQ_EVENT_MUTEX6_STREAM_EOF\t\t136\n#define CMDQ_EVENT_MUTEX7_STREAM_EOF\t\t137\n#define CMDQ_EVENT_MUTEX8_STREAM_EOF\t\t138\n#define CMDQ_EVENT_MUTEX9_STREAM_EOF\t\t139\n#define CMDQ_EVENT_MUTEX10_STREAM_EOF\t\t140\n#define CMDQ_EVENT_MUTEX11_STREAM_EOF\t\t141\n#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN\t\t142\n#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN\t\t143\n#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN\t\t144\n#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN\t\t145\n#define CMDQ_EVENT_DSI0_TE\t\t\t146\n#define CMDQ_EVENT_DSI0_IRQ_EVENT\t\t147\n#define CMDQ_EVENT_DSI0_DONE_EVENT\t\t148\n#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE\t150\n#define CMDQ_EVENT_DISP_WDMA0_RST_DONE\t\t151\n#define CMDQ_EVENT_MDP_WROT0_RST_DONE\t\t153\n#define CMDQ_EVENT_MDP_RDMA0_RST_DONE\t\t154\n#define CMDQ_EVENT_DISP_OVL0_RST_DONE\t\t155\n#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE\t156\n#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE\t157\n#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF\t\t257\n#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF\t\t258\n#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF\t\t259\n#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF\t\t260\n#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF\t\t261\n#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF\t\t262\n#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF\t\t263\n#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF\t\t264\n#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF\t\t265\n#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF\t\t266\n#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF\t\t267\n#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF\t\t268\n#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF\t\t269\n#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF\t\t270\n#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF\t\t271\n#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF\t\t272\n#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF\t\t273\n#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF\t\t274\n#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF\t\t275\n#define CMDQ_EVENT_DIP_DMA_ERR_EVENT\t\t276\n#define CMDQ_EVENT_AMD_FRAME_DONE\t\t277\n#define CMDQ_EVENT_MFB_DONE\t\t\t278\n#define CMDQ_EVENT_WPE_A_EOF\t\t\t279\n#define CMDQ_EVENT_VENC_EOF\t\t\t289\n#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE\t\t290\n#define CMDQ_EVENT_JPEG_ENC_EOF\t\t\t291\n#define CMDQ_EVENT_VENC_MB_DONE\t\t\t292\n#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE\t293\n#define CMDQ_EVENT_ISP_FRAME_DONE_A\t\t321\n#define CMDQ_EVENT_ISP_FRAME_DONE_B\t\t322\n#define CMDQ_EVENT_ISP_FRAME_DONE_C\t\t323\n#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE\t324\n#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE\t325\n#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE\t326\n#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE\t327\n#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE\t328\n#define CMDQ_EVENT_ISP_TSF_DONE\t\t\t329\n#define CMDQ_EVENT_SENINF_0_FIFO_FULL\t\t330\n#define CMDQ_EVENT_SENINF_1_FIFO_FULL\t\t331\n#define CMDQ_EVENT_SENINF_2_FIFO_FULL\t\t332\n#define CMDQ_EVENT_SENINF_3_FIFO_FULL\t\t333\n#define CMDQ_EVENT_SENINF_4_FIFO_FULL\t\t334\n#define CMDQ_EVENT_SENINF_5_FIFO_FULL\t\t335\n#define CMDQ_EVENT_SENINF_6_FIFO_FULL\t\t336\n#define CMDQ_EVENT_SENINF_7_FIFO_FULL\t\t337\n#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY\t\t338\n#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY\t\t339\n#define CMDQ_EVENT_TG_OVRUN_C_INT\t\t340\n#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY\t\t341\n#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY\t\t342\n#define CMDQ_EVENT_TG_GRABERR_C_INT\t\t343\n#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY\t\t344\n#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY\t\t345\n#define CMDQ_EVENT_CQ_VR_SNAP_C_INT\t\t346\n#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY\t347\n#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY\t348\n#define CMDQ_EVENT_DMA_R1_ERROR_C_INT\t\t349\n#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0\t353\n#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1\t354\n#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2\t355\n#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3\t356\n#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0\t385\n#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1\t386\n#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2\t387\n#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3\t388\n#define CMDQ_EVENT_VDEC_EVENT_0\t\t\t416\n#define CMDQ_EVENT_VDEC_EVENT_1\t\t\t417\n#define CMDQ_EVENT_VDEC_EVENT_2\t\t\t418\n#define CMDQ_EVENT_VDEC_EVENT_3\t\t\t419\n#define CMDQ_EVENT_VDEC_EVENT_4\t\t\t420\n#define CMDQ_EVENT_VDEC_EVENT_5\t\t\t421\n#define CMDQ_EVENT_VDEC_EVENT_6\t\t\t422\n#define CMDQ_EVENT_VDEC_EVENT_7\t\t\t423\n#define CMDQ_EVENT_VDEC_EVENT_8\t\t\t424\n#define CMDQ_EVENT_VDEC_EVENT_9\t\t\t425\n#define CMDQ_EVENT_VDEC_EVENT_10\t\t426\n#define CMDQ_EVENT_VDEC_EVENT_11\t\t427\n#define CMDQ_EVENT_VDEC_EVENT_12\t\t428\n#define CMDQ_EVENT_VDEC_EVENT_13\t\t429\n#define CMDQ_EVENT_VDEC_EVENT_14\t\t430\n#define CMDQ_EVENT_VDEC_EVENT_15\t\t431\n#define CMDQ_EVENT_FDVT_DONE\t\t\t449\n#define CMDQ_EVENT_FE_DONE\t\t\t450\n#define CMDQ_EVENT_RSC_EOF\t\t\t451\n#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT\t\t452\n#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT\t\t453\n#define CMDQ_EVENT_DSI0_TE_INFRA\t\t898\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}