<?xml version="1.0" encoding="UTF-8"?>

<!-- ============================================================================ -->
<!--                  Atmel Microcontroller Software Support                      -->
<!--                       SAM Software Package License                           -->
<!-- ============================================================================ -->
<!-- Copyright (c) 2015, Atmel Corporation                                        -->
<!--                                                                              -->
<!-- All rights reserved.                                                         -->
<!--                                                                              -->
<!-- Redistribution and use in source and binary forms, with or without           -->
<!-- modification, are permitted provided that the following condition is met:    -->
<!--                                                                              -->
<!-- - Redistributions of source code must retain the above copyright notice,     -->
<!-- this list of conditions and the disclaimer below.                            -->
<!--                                                                              -->
<!-- Atmel's name may not be used to endorse or promote products derived from     -->
<!-- this software without specific prior written permission.                     -->
<!--                                                                              -->
<!-- DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR   -->
<!-- IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF -->
<!-- MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   -->
<!-- DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      -->
<!-- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT -->
<!-- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  -->
<!-- OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    -->
<!-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         -->
<!-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, -->
<!-- EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           -->
<!-- ============================================================================ -->

<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.6" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant ordercode="ATSAMA5D21-CU" package="BGA196" speedmax="+0" tempmax="+0" tempmin="+0" vccmax="+0" vccmin="+0"/>
  </variants>
  <devices>
    <device architecture="CORTEX-A5" family="SAMA5" name="ATSAMA5D21" series="SAMA5D2">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="EBI_CS0" start="0x10000000" size="0x10000000" type="other"/>
          <memory-segment name="DDR_CS" start="0x20000000" size="0x20000000" type="other"/>
          <memory-segment name="DDR_AES_CS" start="0x40000000" size="0x20000000" type="other"/>
          <memory-segment name="EBI_CS1" start="0x60000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_CS2" start="0x70000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_CS3" start="0x80000000" size="0x08000000" type="other"/>
          <memory-segment name="QSPI_AES0" start="0x90000000" size="0x08000000" type="other"/>
          <memory-segment name="QSPI_AES1" start="0x98000000" size="0x08000000" type="other"/>
          <memory-segment name="SDMMC0" start="0xA0000000" size="0x00001000" type="other"/>
          <memory-segment name="SDMMC1" start="0xB0000000" size="0x00001000" type="other"/>
          <memory-segment name="NFC" start="0xC0000000" size="0x10000000" type="other"/>
          <memory-segment name="QSPIMEM0" start="0xD0000000" size="0x08000000" type="other"/>
          <memory-segment name="QSPIMEM1" start="0xD8000000" size="0x08000000" type="other"/>
          <memory-segment name="IROM" start="0x00000000" size="0x00010000" type="rom"/>
          <memory-segment name="ECC_ROM" start="0x00040000" size="0x00018000" type="other"/>
          <memory-segment name="NFC_RAM" start="0x00100000" size="0x00002400" type="other"/>
          <memory-segment name="UDPHS_RAM" start="0x00300000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_OHCI" start="0x00400000" size="0x00100000" type="other"/>
          <memory-segment name="UHPHS_EHCI" start="0x00500000" size="0x00100000" type="other"/>
          <memory-segment name="AXIMX" start="0x00600000" size="0x00100000" type="other"/>
          <memory-segment name="DAP" start="0x00700000" size="0x00100000" type="other"/>
          <memory-segment name="PTCMEM" start="0x00800000" size="0x00100000" type="other"/>
        </address-space>
      </address-spaces>
      <peripherals>
        <module name="ACC" version="6490H">
          <instance name="ACC">
            <register-group address-space="base" name="ACC" name-in-module="ACC" offset="0xF804A000"/>
          </instance>
        </module>
        <module name="ADC" version="6489ZB">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0xFC030000"/>
            <signals>
              <signal pad="PD31" function="A" group="ADTRG"/>
              <signal pad="PD19" function="X1" group="AD" index="0"/>
              <signal pad="PD20" function="X1" group="AD" index="1"/>
              <signal pad="PD21" function="X1" group="AD" index="2"/>
              <signal pad="PD22" function="X1" group="AD" index="3"/>
              <signal pad="PD23" function="X1" group="AD" index="4"/>
              <signal pad="PD24" function="X1" group="AD" index="5"/>
              <signal pad="PD25" function="X1" group="AD" index="6"/>
              <signal pad="PD26" function="X1" group="AD" index="7"/>
              <signal pad="PD27" function="X1" group="AD" index="8"/>
              <signal pad="PD28" function="X1" group="AD" index="9"/>
              <signal pad="PD29" function="X1" group="AD" index="10"/>
              <signal pad="PD30" function="X1" group="AD" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="AES" version="6149T">
          <instance name="AES">
            <register-group address-space="base" name="AES" name-in-module="AES" offset="0xF002C000"/>
          </instance>
        </module>
        <module name="AESB" version="11145B">
          <instance name="AESB">
            <register-group address-space="base" name="AESB" name-in-module="AESB" offset="0xF001C000"/>
          </instance>
        </module>
        <module name="AIC" version="11051H">
          <instance name="AIC">
            <register-group address-space="base" name="AIC" name-in-module="AIC" offset="0xFC020000"/>
            <signals>
              <signal pad="PB4" function="C" group="FIQ"/>
              <signal pad="PC8" function="C" group="FIQ"/>
              <signal pad="PC9" function="A" group="FIQ"/>
              <signal pad="PD3" function="B" group="FIQ"/>
              <signal pad="PA12" function="B" group="IRQ"/>
              <signal pad="PA21" function="A" group="IRQ"/>
              <signal pad="PB3" function="C" group="IRQ"/>
              <signal pad="PD31" function="C" group="IRQ"/>
            </signals>
          </instance>
          <instance name="SAIC">
            <register-group address-space="base" name="SAIC" name-in-module="AIC" offset="0xF803C000"/>
          </instance>
        </module>
        <module name="AXIMX" version="11103D">
          <instance name="AXIMX">
            <register-group address-space="base" name="AXIMX" name-in-module="AXIMX" offset="0x00600000"/>
          </instance>
        </module>
        <module name="CHIPID" version="6417ZC">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0xFC069000"/>
          </instance>
        </module>
        <module name="CLASSD" version="11283B">
          <instance name="CLASSD">
            <register-group address-space="base" name="CLASSD" name-in-module="CLASSD" offset="0xFC048000"/>
            <signals>
              <signal pad="PA28" function="F" group="CLASSD_L" index="0"/>
              <signal pad="PA29" function="F" group="CLASSD_L" index="1"/>
              <signal pad="PA30" function="F" group="CLASSD_L" index="2"/>
              <signal pad="PA31" function="F" group="CLASSD_L" index="3"/>
              <signal pad="PB1" function="F" group="CLASSD_R" index="0"/>
              <signal pad="PB2" function="F" group="CLASSD_R" index="1"/>
              <signal pad="PB3" function="F" group="CLASSD_R" index="2"/>
              <signal pad="PB4" function="F" group="CLASSD_R" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXCOM" version="11268D">
          <instance name="FLEXCOM0">
            <register-group address-space="base" name="FLEXCOM0" name-in-module="FLEXCOM" offset="0xF8034000"/>
            <signals>
              <signal pad="PB28" function="C" group="FLEXCOM0_IO" index="0"/>
              <signal pad="PB29" function="C" group="FLEXCOM0_IO" index="1"/>
              <signal pad="PB30" function="C" group="FLEXCOM0_IO" index="2"/>
              <signal pad="PB31" function="C" group="FLEXCOM0_IO" index="3"/>
              <signal pad="PC0" function="C" group="FLEXCOM0_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM1">
            <register-group address-space="base" name="FLEXCOM1" name-in-module="FLEXCOM" offset="0xF8038000"/>
            <signals>
              <signal pad="PA24" function="A" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PA23" function="A" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PA22" function="A" group="FLEXCOM1_IO" index="2"/>
              <signal pad="PA25" function="A" group="FLEXCOM1_IO" index="3"/>
              <signal pad="PA26" function="A" group="FLEXCOM1_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM3">
            <register-group address-space="base" name="FLEXCOM3" name-in-module="FLEXCOM" offset="0xFC014000"/>
            <signals>
              <signal pad="PA15" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PB23" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PC20" function="E" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PA13" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PB22" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PC19" function="E" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PA14" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PB21" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PC18" function="E" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PA16" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PB24" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PC21" function="E" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PA17" function="E" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PB25" function="E" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PC22" function="E" group="FLEXCOM3_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM4">
            <register-group address-space="base" name="FLEXCOM4" name-in-module="FLEXCOM" offset="0xFC018000"/>
            <signals>
              <signal pad="PC28" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PD12" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PD21" function="C" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PC29" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PD13" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PD22" function="C" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PC30" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PD14" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PD23" function="C" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PC31" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD15" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD24" function="C" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PD0" function="B" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PD16" function="B" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PD25" function="C" group="FLEXCOM4_IO" index="4"/>
            </signals>
          </instance>
        </module>
        <module name="GMAC" version="11046N">
          <instance name="GMAC">
            <register-group address-space="base" name="GMAC" name-in-module="GMAC" offset="0xF8008000"/>
            <signals>
              <signal pad="PB9" function="F" group="GCOL"/>
              <signal pad="PC23" function="B" group="GCOL"/>
              <signal pad="PD4" function="D" group="GCOL"/>
              <signal pad="PB8" function="F" group="GCRS"/>
              <signal pad="PC22" function="B" group="GCRS"/>
              <signal pad="PD3" function="D" group="GCRS"/>
              <signal pad="PB22" function="F" group="GMDC"/>
              <signal pad="PC18" function="B" group="GMDC"/>
              <signal pad="PD17" function="D" group="GMDC"/>
              <signal pad="PB23" function="F" group="GMDIO"/>
              <signal pad="PC19" function="B" group="GMDIO"/>
              <signal pad="PD18" function="D" group="GMDIO"/>
              <signal pad="PB7" function="F" group="GRXCK"/>
              <signal pad="PC20" function="B" group="GRXCK"/>
              <signal pad="PD1" function="D" group="GRXCK"/>
              <signal pad="PB16" function="F" group="GRXDV"/>
              <signal pad="PC12" function="B" group="GRXDV"/>
              <signal pad="PD11" function="D" group="GRXDV"/>
              <signal pad="PB17" function="F" group="GRXER"/>
              <signal pad="PC13" function="B" group="GRXER"/>
              <signal pad="PD12" function="D" group="GRXER"/>
              <signal pad="PB18" function="F" group="GRX" index="0"/>
              <signal pad="PC14" function="B" group="GRX" index="0"/>
              <signal pad="PD13" function="D" group="GRX" index="0"/>
              <signal pad="PB19" function="F" group="GRX" index="1"/>
              <signal pad="PC15" function="B" group="GRX" index="1"/>
              <signal pad="PD14" function="D" group="GRX" index="1"/>
              <signal pad="PB10" function="F" group="GRX" index="2"/>
              <signal pad="PC24" function="B" group="GRX" index="2"/>
              <signal pad="PD5" function="D" group="GRX" index="2"/>
              <signal pad="PB11" function="F" group="GRX" index="3"/>
              <signal pad="PC25" function="B" group="GRX" index="3"/>
              <signal pad="PD6" function="D" group="GRX" index="3"/>
              <signal pad="PB5" function="F" group="GTSUCOMP"/>
              <signal pad="PC9" function="B" group="GTSUCOMP"/>
              <signal pad="PD0" function="D" group="GTSUCOMP"/>
              <signal pad="PB14" function="F" group="GTXCK"/>
              <signal pad="PC10" function="B" group="GTXCK"/>
              <signal pad="PD9" function="D" group="GTXCK"/>
              <signal pad="PB15" function="F" group="GTXEN"/>
              <signal pad="PC11" function="B" group="GTXEN"/>
              <signal pad="PD10" function="D" group="GTXEN"/>
              <signal pad="PB6" function="F" group="GTXER"/>
              <signal pad="PC21" function="B" group="GTXER"/>
              <signal pad="PD2" function="D" group="GTXER"/>
              <signal pad="PB20" function="F" group="GTX" index="0"/>
              <signal pad="PC16" function="B" group="GTX" index="0"/>
              <signal pad="PD15" function="D" group="GTX" index="0"/>
              <signal pad="PB21" function="F" group="GTX" index="1"/>
              <signal pad="PC17" function="B" group="GTX" index="1"/>
              <signal pad="PD16" function="D" group="GTX" index="1"/>
              <signal pad="PB12" function="F" group="GTX" index="2"/>
              <signal pad="PC26" function="B" group="GTX" index="2"/>
              <signal pad="PD7" function="D" group="GTX" index="2"/>
              <signal pad="PB13" function="F" group="GTX" index="3"/>
              <signal pad="PC27" function="B" group="GTX" index="3"/>
              <signal pad="PD8" function="D" group="GTX" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="I2SC" version="11241H">
          <instance name="I2SC0">
            <register-group address-space="base" name="I2SC0" name-in-module="I2SC" offset="0xF8050000"/>
            <signals>
              <signal pad="PC1" function="E" group="I2SC0_CK"/>
              <signal pad="PD19" function="E" group="I2SC0_CK"/>
              <signal pad="PC4" function="E" group="I2SC0_DI" index="0"/>
              <signal pad="PD22" function="E" group="I2SC0_DI" index="0"/>
              <signal pad="PC5" function="E" group="I2SC0_DO" index="0"/>
              <signal pad="PD23" function="E" group="I2SC0_DO" index="0"/>
              <signal pad="PC2" function="E" group="I2SC0_MCK"/>
              <signal pad="PD20" function="E" group="I2SC0_MCK"/>
              <signal pad="PC3" function="E" group="I2SC0_WS"/>
              <signal pad="PD21" function="E" group="I2SC0_WS"/>
            </signals>
          </instance>
          <instance name="I2SC1">
            <register-group address-space="base" name="I2SC1" name-in-module="I2SC" offset="0xFC04C000"/>
            <signals>
              <signal pad="PA15" function="D" group="I2SC1_CK"/>
              <signal pad="PB15" function="D" group="I2SC1_CK"/>
              <signal pad="PA17" function="D" group="I2SC1_DI" index="0"/>
              <signal pad="PB17" function="D" group="I2SC1_DI" index="0"/>
              <signal pad="PA18" function="D" group="I2SC1_DO" index="0"/>
              <signal pad="PB18" function="D" group="I2SC1_DO" index="0"/>
              <signal pad="PA14" function="D" group="I2SC1_MCK"/>
              <signal pad="PB14" function="D" group="I2SC1_MCK"/>
              <signal pad="PA16" function="D" group="I2SC1_WS"/>
              <signal pad="PB16" function="D" group="I2SC1_WS"/>
            </signals>
          </instance>
        </module>
        <module name="ICM" version="11105F">
          <instance name="ICM">
            <register-group address-space="base" name="ICM" name-in-module="ICM" offset="0xF8040000"/>
          </instance>
        </module>
        <module name="ISC" version="11290A">
          <instance name="ISC">
            <register-group address-space="base" name="ISC" name-in-module="ISC" offset="0xF0008000"/>
            <signals>
              <signal pad="PB26" function="F" group="ISC_D" index="0"/>
              <signal pad="PC9" function="C" group="ISC_D" index="0"/>
              <signal pad="PD7" function="E" group="ISC_D" index="0"/>
              <signal pad="PB27" function="F" group="ISC_D" index="1"/>
              <signal pad="PC10" function="C" group="ISC_D" index="1"/>
              <signal pad="PD8" function="E" group="ISC_D" index="1"/>
              <signal pad="PB28" function="F" group="ISC_D" index="2"/>
              <signal pad="PC11" function="C" group="ISC_D" index="2"/>
              <signal pad="PD9" function="E" group="ISC_D" index="2"/>
              <signal pad="PB29" function="F" group="ISC_D" index="3"/>
              <signal pad="PC12" function="C" group="ISC_D" index="3"/>
              <signal pad="PD10" function="E" group="ISC_D" index="3"/>
              <signal pad="PB30" function="F" group="ISC_D" index="4"/>
              <signal pad="PC13" function="C" group="ISC_D" index="4"/>
              <signal pad="PD11" function="E" group="ISC_D" index="4"/>
              <signal pad="PD12" function="F" group="ISC_D" index="4"/>
              <signal pad="PB31" function="F" group="ISC_D" index="5"/>
              <signal pad="PC14" function="C" group="ISC_D" index="5"/>
              <signal pad="PD12" function="E" group="ISC_D" index="5"/>
              <signal pad="PD13" function="F" group="ISC_D" index="5"/>
              <signal pad="PC0" function="F" group="ISC_D" index="6"/>
              <signal pad="PC15" function="C" group="ISC_D" index="6"/>
              <signal pad="PD13" function="E" group="ISC_D" index="6"/>
              <signal pad="PD14" function="F" group="ISC_D" index="6"/>
              <signal pad="PC1" function="F" group="ISC_D" index="7"/>
              <signal pad="PC16" function="C" group="ISC_D" index="7"/>
              <signal pad="PD14" function="E" group="ISC_D" index="7"/>
              <signal pad="PD15" function="F" group="ISC_D" index="7"/>
              <signal pad="PC2" function="F" group="ISC_D" index="8"/>
              <signal pad="PC17" function="C" group="ISC_D" index="8"/>
              <signal pad="PD6" function="E" group="ISC_D" index="8"/>
              <signal pad="PD16" function="F" group="ISC_D" index="8"/>
              <signal pad="PC3" function="F" group="ISC_D" index="9"/>
              <signal pad="PC18" function="C" group="ISC_D" index="9"/>
              <signal pad="PD5" function="E" group="ISC_D" index="9"/>
              <signal pad="PD17" function="F" group="ISC_D" index="9"/>
              <signal pad="PB24" function="F" group="ISC_D" index="10"/>
              <signal pad="PC19" function="C" group="ISC_D" index="10"/>
              <signal pad="PD4" function="E" group="ISC_D" index="10"/>
              <signal pad="PD18" function="F" group="ISC_D" index="10"/>
              <signal pad="PB25" function="F" group="ISC_D" index="11"/>
              <signal pad="PC20" function="C" group="ISC_D" index="11"/>
              <signal pad="PD3" function="E" group="ISC_D" index="11"/>
              <signal pad="PD19" function="F" group="ISC_D" index="11"/>
              <signal pad="PC8" function="F" group="ISC_FIELD"/>
              <signal pad="PC25" function="C" group="ISC_FIELD"/>
              <signal pad="PD18" function="E" group="ISC_FIELD"/>
              <signal pad="PD23" function="F" group="ISC_FIELD"/>
              <signal pad="PC6" function="F" group="ISC_HSYNC"/>
              <signal pad="PC23" function="C" group="ISC_HSYNC"/>
              <signal pad="PD17" function="E" group="ISC_HSYNC"/>
              <signal pad="PD22" function="F" group="ISC_HSYNC"/>
              <signal pad="PC7" function="F" group="ISC_MCK"/>
              <signal pad="PC24" function="C" group="ISC_MCK"/>
              <signal pad="PD2" function="E" group="ISC_MCK"/>
              <signal pad="PD11" function="F" group="ISC_MCK"/>
              <signal pad="PC4" function="F" group="ISC_PCK"/>
              <signal pad="PC21" function="C" group="ISC_PCK"/>
              <signal pad="PD15" function="E" group="ISC_PCK"/>
              <signal pad="PD20" function="F" group="ISC_PCK"/>
              <signal pad="PC5" function="F" group="ISC_VSYNC"/>
              <signal pad="PC22" function="C" group="ISC_VSYNC"/>
              <signal pad="PD16" function="E" group="ISC_VSYNC"/>
              <signal pad="PD21" function="F" group="ISC_VSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="L2CC" version="11160B">
          <instance name="L2CC">
            <register-group address-space="base" name="L2CC" name-in-module="L2CC" offset="0x00A00000"/>
          </instance>
        </module>
        <module name="LCDC" version="11062H">
          <instance name="LCDC">
            <register-group address-space="base" name="LCDC" name-in-module="LCDC" offset="0xF0000000"/>
            <signals>
              <signal pad="PB11" function="A" group="LCDDAT" index="0"/>
              <signal pad="PB12" function="A" group="LCDDAT" index="1"/>
              <signal pad="PB13" function="A" group="LCDDAT" index="2"/>
              <signal pad="PC10" function="A" group="LCDDAT" index="2"/>
              <signal pad="PB14" function="A" group="LCDDAT" index="3"/>
              <signal pad="PC11" function="A" group="LCDDAT" index="3"/>
              <signal pad="PB15" function="A" group="LCDDAT" index="4"/>
              <signal pad="PC12" function="A" group="LCDDAT" index="4"/>
              <signal pad="PB16" function="A" group="LCDDAT" index="5"/>
              <signal pad="PC13" function="A" group="LCDDAT" index="5"/>
              <signal pad="PB17" function="A" group="LCDDAT" index="6"/>
              <signal pad="PC14" function="A" group="LCDDAT" index="6"/>
              <signal pad="PB18" function="A" group="LCDDAT" index="7"/>
              <signal pad="PC15" function="A" group="LCDDAT" index="7"/>
              <signal pad="PB19" function="A" group="LCDDAT" index="8"/>
              <signal pad="PB20" function="A" group="LCDDAT" index="9"/>
              <signal pad="PB21" function="A" group="LCDDAT" index="10"/>
              <signal pad="PC16" function="A" group="LCDDAT" index="10"/>
              <signal pad="PB22" function="A" group="LCDDAT" index="11"/>
              <signal pad="PC17" function="A" group="LCDDAT" index="11"/>
              <signal pad="PB23" function="A" group="LCDDAT" index="12"/>
              <signal pad="PC18" function="A" group="LCDDAT" index="12"/>
              <signal pad="PB24" function="A" group="LCDDAT" index="13"/>
              <signal pad="PC19" function="A" group="LCDDAT" index="13"/>
              <signal pad="PB25" function="A" group="LCDDAT" index="14"/>
              <signal pad="PC20" function="A" group="LCDDAT" index="14"/>
              <signal pad="PB26" function="A" group="LCDDAT" index="15"/>
              <signal pad="PC21" function="A" group="LCDDAT" index="15"/>
              <signal pad="PB27" function="A" group="LCDDAT" index="16"/>
              <signal pad="PB28" function="A" group="LCDDAT" index="17"/>
              <signal pad="PB29" function="A" group="LCDDAT" index="18"/>
              <signal pad="PC22" function="A" group="LCDDAT" index="18"/>
              <signal pad="PB30" function="A" group="LCDDAT" index="19"/>
              <signal pad="PC23" function="A" group="LCDDAT" index="19"/>
              <signal pad="PB31" function="A" group="LCDDAT" index="20"/>
              <signal pad="PC24" function="A" group="LCDDAT" index="20"/>
              <signal pad="PC0" function="A" group="LCDDAT" index="21"/>
              <signal pad="PC25" function="A" group="LCDDAT" index="21"/>
              <signal pad="PC1" function="A" group="LCDDAT" index="22"/>
              <signal pad="PC26" function="A" group="LCDDAT" index="22"/>
              <signal pad="PC2" function="A" group="LCDDAT" index="23"/>
              <signal pad="PC27" function="A" group="LCDDAT" index="23"/>
              <signal pad="PC8" function="A" group="LCDDEN"/>
              <signal pad="PD1" function="A" group="LCDDEN"/>
              <signal pad="PC4" function="A" group="LCDDISP"/>
              <signal pad="PC29" function="A" group="LCDDISP"/>
              <signal pad="PC6" function="A" group="LCDHSYNC"/>
              <signal pad="PC31" function="A" group="LCDHSYNC"/>
              <signal pad="PC7" function="A" group="LCDPCK"/>
              <signal pad="PD0" function="A" group="LCDPCK"/>
              <signal pad="PC3" function="A" group="LCDPWM"/>
              <signal pad="PC28" function="A" group="LCDPWM"/>
              <signal pad="PC5" function="A" group="LCDVSYNC"/>
              <signal pad="PC30" function="A" group="LCDVSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="MATRIX" version="44025A">
          <instance name="MATRIX0">
            <register-group address-space="base" name="MATRIX0" name-in-module="MATRIX" offset="0xF0018000"/>
          </instance>
          <instance name="MATRIX1">
            <register-group address-space="base" name="MATRIX1" name-in-module="MATRIX" offset="0xFC03C000"/>
          </instance>
        </module>
        <module name="MPDDRC" version="11043O">
          <instance name="MPDDRC">
            <register-group address-space="base" name="MPDDRC" name-in-module="MPDDRC" offset="0xF000C000"/>
          </instance>
        </module>
        <module name="PDMIC" version="11237F">
          <instance name="PDMIC">
            <register-group address-space="base" name="PDMIC" name-in-module="PDMIC" offset="0xF8018000"/>
            <signals>
              <signal pad="PB12" function="D" group="PDMIC_CLK"/>
              <signal pad="PB27" function="D" group="PDMIC_CLK"/>
              <signal pad="PB11" function="D" group="PDMIC_DAT"/>
              <signal pad="PB26" function="D" group="PDMIC_DAT"/>
            </signals>
          </instance>
        </module>
        <module name="PIO" version="11264D">
          <instance name="PIOA">
            <register-group address-space="base" name="PIOA" name-in-module="PIO" offset="0xFC038000"/>
          </instance>
        </module>
        <module name="PIT" version="6079C">
          <instance name="PIT">
            <register-group address-space="base" name="PIT" name-in-module="PIT" offset="0xF8048030"/>
          </instance>
        </module>
        <module name="PMC" version="11041P">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0xF0014000"/>
            <signals>
              <signal pad="PC8" function="D" group="PCK" index="0"/>
              <signal pad="PD19" function="A" group="PCK" index="0"/>
              <signal pad="PD31" function="E" group="PCK" index="0"/>
              <signal pad="PB13" function="C" group="PCK" index="1"/>
              <signal pad="PB20" function="E" group="PCK" index="1"/>
              <signal pad="PC27" function="C" group="PCK" index="1"/>
              <signal pad="PD6" function="B" group="PCK" index="1"/>
              <signal pad="PA21" function="B" group="PCK" index="2"/>
              <signal pad="PC28" function="C" group="PCK" index="2"/>
              <signal pad="PD11" function="B" group="PCK" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" version="6343U">
          <instance name="PWM">
            <register-group address-space="base" name="PWM" name-in-module="PWM" offset="0xF802C000"/>
            <signals>
              <signal pad="PB3" function="D" group="PWMEXTRG" index="0"/>
              <signal pad="PB10" function="C" group="PWMEXTRG" index="1"/>
              <signal pad="PB2" function="D" group="PWMFI" index="0"/>
              <signal pad="PB9" function="C" group="PWMFI" index="1"/>
              <signal pad="PA30" function="D" group="PWMH" index="0"/>
              <signal pad="PB0" function="D" group="PWMH" index="1"/>
              <signal pad="PB5" function="C" group="PWMH" index="2"/>
              <signal pad="PB7" function="C" group="PWMH" index="3"/>
              <signal pad="PA31" function="D" group="PWML" index="0"/>
              <signal pad="PB1" function="D" group="PWML" index="1"/>
              <signal pad="PB6" function="C" group="PWML" index="2"/>
              <signal pad="PB8" function="C" group="PWML" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="QSPI" version="11171D">
          <instance name="QSPI0">
            <register-group address-space="base" name="QSPI0" name-in-module="QSPI" offset="0xF0020000"/>
            <signals>
              <signal pad="PA1" function="B" group="QSPI0_CS"/>
              <signal pad="PA15" function="C" group="QSPI0_CS"/>
              <signal pad="PA23" function="F" group="QSPI0_CS"/>
              <signal pad="PA2" function="B" group="QSPI0_IO" index="0"/>
              <signal pad="PA16" function="C" group="QSPI0_IO" index="0"/>
              <signal pad="PA24" function="F" group="QSPI0_IO" index="0"/>
              <signal pad="PA3" function="B" group="QSPI0_IO" index="1"/>
              <signal pad="PA17" function="C" group="QSPI0_IO" index="1"/>
              <signal pad="PA25" function="F" group="QSPI0_IO" index="1"/>
              <signal pad="PA4" function="B" group="QSPI0_IO" index="2"/>
              <signal pad="PA18" function="C" group="QSPI0_IO" index="2"/>
              <signal pad="PA26" function="F" group="QSPI0_IO" index="2"/>
              <signal pad="PA5" function="B" group="QSPI0_IO" index="3"/>
              <signal pad="PA19" function="C" group="QSPI0_IO" index="3"/>
              <signal pad="PA27" function="F" group="QSPI0_IO" index="3"/>
              <signal pad="PA0" function="B" group="QSPI0_SCK"/>
              <signal pad="PA14" function="C" group="QSPI0_SCK"/>
              <signal pad="PA22" function="F" group="QSPI0_SCK"/>
            </signals>
          </instance>
          <instance name="QSPI1">
            <register-group address-space="base" name="QSPI1" name-in-module="QSPI" offset="0xF0024000"/>
            <signals>
              <signal pad="PA11" function="B" group="QSPI1_CS"/>
              <signal pad="PB6" function="D" group="QSPI1_CS"/>
              <signal pad="PB15" function="E" group="QSPI1_CS"/>
              <signal pad="PA7" function="B" group="QSPI1_IO" index="0"/>
              <signal pad="PB7" function="D" group="QSPI1_IO" index="0"/>
              <signal pad="PB16" function="E" group="QSPI1_IO" index="0"/>
              <signal pad="PA8" function="B" group="QSPI1_IO" index="1"/>
              <signal pad="PB8" function="D" group="QSPI1_IO" index="1"/>
              <signal pad="PB17" function="E" group="QSPI1_IO" index="1"/>
              <signal pad="PA9" function="B" group="QSPI1_IO" index="2"/>
              <signal pad="PB9" function="D" group="QSPI1_IO" index="2"/>
              <signal pad="PB18" function="E" group="QSPI1_IO" index="2"/>
              <signal pad="PA10" function="B" group="QSPI1_IO" index="3"/>
              <signal pad="PB10" function="D" group="QSPI1_IO" index="3"/>
              <signal pad="PB19" function="E" group="QSPI1_IO" index="3"/>
              <signal pad="PA6" function="B" group="QSPI1_SCK"/>
              <signal pad="PB5" function="D" group="QSPI1_SCK"/>
              <signal pad="PB14" function="E" group="QSPI1_SCK"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" version="11265A">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0xF8048000"/>
          </instance>
        </module>
        <module name="RTC" version="6056V">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0xF80480B0"/>
          </instance>
        </module>
        <module name="RXLP" version="11285A">
          <instance name="RXLP">
            <register-group address-space="base" name="RXLP" name-in-module="RXLP" offset="0xF8049000"/>
          </instance>
        </module>
        <module name="SCKC" version="11073G">
          <instance name="SCKC">
            <register-group address-space="base" name="SCKC" name-in-module="SCKC" offset="0xF8048050"/>
          </instance>
        </module>
        <module name="SFC" version="11170D">
          <instance name="SFC">
            <register-group address-space="base" name="SFC" name-in-module="SFC" offset="0xF804C000"/>
          </instance>
        </module>
        <module name="SFR" version="11066H">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0xF8030000"/>
          </instance>
        </module>
        <module name="SHA" version="6156M">
          <instance name="SHA">
            <register-group address-space="base" name="SHA" name-in-module="SHA" offset="0xF0028000"/>
          </instance>
        </module>
        <module name="SHDWC" version="6122P">
          <instance name="SHDWC">
            <register-group address-space="base" name="SHDWC" name-in-module="SHDWC" offset="0xF8048010"/>
          </instance>
        </module>
        <module name="SMC" version="11036M">
          <instance name="HSMC">
            <register-group address-space="base" name="HSMC" name-in-module="SMC" offset="0xF8014000"/>
          </instance>
        </module>
        <module name="SPI" version="6088ZF">
          <instance name="SPI0">
            <register-group address-space="base" name="SPI0" name-in-module="SPI" offset="0xF8000000"/>
            <signals>
              <signal pad="PA16" function="A" group="SPI0_MISO"/>
              <signal pad="PA31" function="C" group="SPI0_MISO"/>
              <signal pad="PA15" function="A" group="SPI0_MOSI"/>
              <signal pad="PB0" function="C" group="SPI0_MOSI"/>
              <signal pad="PA17" function="A" group="SPI0_NPCS" index="0"/>
              <signal pad="PA30" function="C" group="SPI0_NPCS" index="0"/>
              <signal pad="PA18" function="A" group="SPI0_NPCS" index="1"/>
              <signal pad="PA29" function="C" group="SPI0_NPCS" index="1"/>
              <signal pad="PA19" function="A" group="SPI0_NPCS" index="2"/>
              <signal pad="PA27" function="C" group="SPI0_NPCS" index="2"/>
              <signal pad="PA20" function="A" group="SPI0_NPCS" index="3"/>
              <signal pad="PA28" function="C" group="SPI0_NPCS" index="3"/>
              <signal pad="PA14" function="A" group="SPI0_SPCK"/>
              <signal pad="PB1" function="C" group="SPI0_SPCK"/>
            </signals>
          </instance>
          <instance name="SPI1">
            <register-group address-space="base" name="SPI1" name-in-module="SPI" offset="0xFC000000"/>
            <signals>
              <signal pad="PA24" function="D" group="SPI1_MISO"/>
              <signal pad="PC3" function="D" group="SPI1_MISO"/>
              <signal pad="PD27" function="A" group="SPI1_MISO"/>
              <signal pad="PA23" function="D" group="SPI1_MOSI"/>
              <signal pad="PC2" function="D" group="SPI1_MOSI"/>
              <signal pad="PD26" function="A" group="SPI1_MOSI"/>
              <signal pad="PA25" function="D" group="SPI1_NPCS" index="0"/>
              <signal pad="PC4" function="D" group="SPI1_NPCS" index="0"/>
              <signal pad="PD28" function="A" group="SPI1_NPCS" index="0"/>
              <signal pad="PA26" function="D" group="SPI1_NPCS" index="1"/>
              <signal pad="PC5" function="D" group="SPI1_NPCS" index="1"/>
              <signal pad="PD29" function="A" group="SPI1_NPCS" index="1"/>
              <signal pad="PA27" function="D" group="SPI1_NPCS" index="2"/>
              <signal pad="PC6" function="D" group="SPI1_NPCS" index="2"/>
              <signal pad="PD30" function="A" group="SPI1_NPCS" index="2"/>
              <signal pad="PA28" function="D" group="SPI1_NPCS" index="3"/>
              <signal pad="PC7" function="D" group="SPI1_NPCS" index="3"/>
              <signal pad="PA22" function="D" group="SPI1_SPCK"/>
              <signal pad="PC1" function="D" group="SPI1_SPCK"/>
              <signal pad="PD25" function="A" group="SPI1_SPCK"/>
            </signals>
          </instance>
        </module>
        <module name="SSC" version="6078O">
          <instance name="SSC0">
            <register-group address-space="base" name="SSC0" name-in-module="SSC" offset="0xF8004000"/>
            <signals>
              <signal pad="PB23" function="C" group="RD" index="0"/>
              <signal pad="PC15" function="E" group="RD" index="0"/>
              <signal pad="PB25" function="C" group="RF" index="0"/>
              <signal pad="PC17" function="E" group="RF" index="0"/>
              <signal pad="PB24" function="C" group="RK" index="0"/>
              <signal pad="PC16" function="E" group="RK" index="0"/>
              <signal pad="PB22" function="C" group="TD" index="0"/>
              <signal pad="PC14" function="E" group="TD" index="0"/>
              <signal pad="PB21" function="C" group="TF" index="0"/>
              <signal pad="PC13" function="E" group="TF" index="0"/>
              <signal pad="PB20" function="C" group="TK" index="0"/>
              <signal pad="PC12" function="E" group="TK" index="0"/>
            </signals>
          </instance>
          <instance name="SSC1">
            <register-group address-space="base" name="SSC1" name-in-module="SSC" offset="0xFC004000"/>
            <signals>
              <signal pad="PA17" function="B" group="RD" index="1"/>
              <signal pad="PB17" function="C" group="RD" index="1"/>
              <signal pad="PA19" function="B" group="RF" index="1"/>
              <signal pad="PB19" function="C" group="RF" index="1"/>
              <signal pad="PA18" function="B" group="RK" index="1"/>
              <signal pad="PB18" function="C" group="RK" index="1"/>
              <signal pad="PA16" function="B" group="TD" index="1"/>
              <signal pad="PB16" function="C" group="TD" index="1"/>
              <signal pad="PA15" function="B" group="TF" index="1"/>
              <signal pad="PB15" function="C" group="TF" index="1"/>
              <signal pad="PA14" function="B" group="TK" index="1"/>
              <signal pad="PB14" function="C" group="TK" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="TC" version="6082ZG">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0xF800C000"/>
            <signals>
              <signal pad="PA21" function="D" group="TCLK" index="0"/>
              <signal pad="PA29" function="A" group="TCLK" index="1"/>
              <signal pad="PC5" function="C" group="TCLK" index="1"/>
              <signal pad="PD13" function="A" group="TCLK" index="1"/>
              <signal pad="PB5" function="A" group="TCLK" index="2"/>
              <signal pad="PB24" function="D" group="TCLK" index="2"/>
              <signal pad="PD22" function="A" group="TCLK" index="2"/>
              <signal pad="PA19" function="D" group="TIOA" index="0"/>
              <signal pad="PA27" function="A" group="TIOA" index="1"/>
              <signal pad="PC3" function="C" group="TIOA" index="1"/>
              <signal pad="PD11" function="A" group="TIOA" index="1"/>
              <signal pad="PB6" function="A" group="TIOA" index="2"/>
              <signal pad="PB22" function="D" group="TIOA" index="2"/>
              <signal pad="PD20" function="A" group="TIOA" index="2"/>
              <signal pad="PA20" function="D" group="TIOB" index="0"/>
              <signal pad="PA28" function="A" group="TIOB" index="1"/>
              <signal pad="PC4" function="C" group="TIOB" index="1"/>
              <signal pad="PD12" function="A" group="TIOB" index="1"/>
              <signal pad="PB7" function="A" group="TIOB" index="2"/>
              <signal pad="PB23" function="D" group="TIOB" index="2"/>
              <signal pad="PD21" function="A" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0xF8010000"/>
            <signals>
              <signal pad="PB8" function="A" group="TCLK" index="3"/>
              <signal pad="PB21" function="D" group="TCLK" index="3"/>
              <signal pad="PD31" function="D" group="TCLK" index="3"/>
              <signal pad="PA11" function="D" group="TCLK" index="4"/>
              <signal pad="PC11" function="D" group="TCLK" index="4"/>
              <signal pad="PA8" function="D" group="TCLK" index="5"/>
              <signal pad="PB30" function="D" group="TCLK" index="5"/>
              <signal pad="PB9" function="A" group="TIOA" index="3"/>
              <signal pad="PB19" function="D" group="TIOA" index="3"/>
              <signal pad="PD29" function="D" group="TIOA" index="3"/>
              <signal pad="PA9" function="D" group="TIOA" index="4"/>
              <signal pad="PC9" function="D" group="TIOA" index="4"/>
              <signal pad="PA6" function="D" group="TIOA" index="5"/>
              <signal pad="PB28" function="D" group="TIOA" index="5"/>
              <signal pad="PB10" function="A" group="TIOB" index="3"/>
              <signal pad="PB20" function="D" group="TIOB" index="3"/>
              <signal pad="PD30" function="D" group="TIOB" index="3"/>
              <signal pad="PA10" function="D" group="TIOB" index="4"/>
              <signal pad="PC10" function="D" group="TIOB" index="4"/>
              <signal pad="PA7" function="D" group="TIOB" index="5"/>
              <signal pad="PB29" function="D" group="TIOB" index="5"/>
            </signals>
          </instance>
        </module>
        <module name="TDES" version="6150H">
          <instance name="TDES">
            <register-group address-space="base" name="TDES" name-in-module="TDES" offset="0xFC044000"/>
          </instance>
        </module>
        <module name="TRNG" version="6334F">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0xFC01C000"/>
          </instance>
        </module>
        <module name="TWIHS" version="11210S">
          <instance name="TWIHS0">
            <register-group address-space="base" name="TWIHS0" name-in-module="TWIHS" offset="0xF8028000"/>
            <signals>
              <signal pad="PC0" function="D" group="TWCK" index="0"/>
              <signal pad="PC28" function="E" group="TWCK" index="0"/>
              <signal pad="PD22" function="B" group="TWCK" index="0"/>
              <signal pad="PD30" function="E" group="TWCK" index="0"/>
              <signal pad="PB31" function="D" group="TWD" index="0"/>
              <signal pad="PC27" function="E" group="TWD" index="0"/>
              <signal pad="PD21" function="B" group="TWD" index="0"/>
              <signal pad="PD29" function="E" group="TWD" index="0"/>
            </signals>
          </instance>
          <instance name="TWIHS1">
            <register-group address-space="base" name="TWIHS1" name-in-module="TWIHS" offset="0xFC028000"/>
            <signals>
              <signal pad="PC7" function="C" group="TWCK" index="1"/>
              <signal pad="PD5" function="A" group="TWCK" index="1"/>
              <signal pad="PD20" function="B" group="TWCK" index="1"/>
              <signal pad="PC6" function="C" group="TWD" index="1"/>
              <signal pad="PD4" function="A" group="TWD" index="1"/>
              <signal pad="PD19" function="B" group="TWD" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="UART" version="6418P">
          <instance name="UART0">
            <register-group address-space="base" name="UART0" name-in-module="UART" offset="0xF801C000"/>
            <signals>
              <signal pad="PB26" function="C" group="URXD" index="0"/>
              <signal pad="PB27" function="C" group="UTXD" index="0"/>
            </signals>
          </instance>
          <instance name="UART1">
            <register-group address-space="base" name="UART1" name-in-module="UART" offset="0xF8020000"/>
            <signals>
              <signal pad="PC7" function="E" group="URXD" index="1"/>
              <signal pad="PD2" function="A" group="URXD" index="1"/>
              <signal pad="PC8" function="E" group="UTXD" index="1"/>
              <signal pad="PD3" function="A" group="UTXD" index="1"/>
            </signals>
          </instance>
          <instance name="UART2">
            <register-group address-space="base" name="UART2" name-in-module="UART" offset="0xF8024000"/>
            <signals>
              <signal pad="PD4" function="B" group="URXD" index="2"/>
              <signal pad="PD19" function="C" group="URXD" index="2"/>
              <signal pad="PD23" function="A" group="URXD" index="2"/>
              <signal pad="PD5" function="B" group="UTXD" index="2"/>
              <signal pad="PD20" function="C" group="UTXD" index="2"/>
              <signal pad="PD24" function="A" group="UTXD" index="2"/>
            </signals>
          </instance>
          <instance name="UART3">
            <register-group address-space="base" name="UART3" name-in-module="UART" offset="0xFC008000"/>
            <signals>
              <signal pad="PB11" function="C" group="URXD" index="3"/>
              <signal pad="PC12" function="D" group="URXD" index="3"/>
              <signal pad="PC31" function="C" group="URXD" index="3"/>
              <signal pad="PB12" function="C" group="UTXD" index="3"/>
              <signal pad="PC13" function="D" group="UTXD" index="3"/>
              <signal pad="PD0" function="C" group="UTXD" index="3"/>
            </signals>
          </instance>
          <instance name="UART4">
            <register-group address-space="base" name="UART4" name-in-module="UART" offset="0xFC00C000"/>
            <signals>
              <signal pad="PB3" function="A" group="URXD" index="4"/>
              <signal pad="PB4" function="A" group="UTXD" index="4"/>
            </signals>
          </instance>
        </module>
        <module name="UDPHS" version="6227S">
          <instance name="UDPHS">
            <register-group address-space="base" name="UDPHS" name-in-module="UDPHS" offset="0xFC02C000"/>
          </instance>
        </module>
        <module name="WDT" version="6080I">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0xF8048040"/>
          </instance>
        </module>
        <module name="XDMAC" version="11161E">
          <instance name="XDMAC0">
            <register-group address-space="base" name="XDMAC0" name-in-module="XDMAC" offset="0xF0010000"/>
          </instance>
          <instance name="XDMAC1">
            <register-group address-space="base" name="XDMAC1" name-in-module="XDMAC" offset="0xF0004000"/>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt index="3" module-instance="SYSC" name="PIT" caption="Periodic Interval Timer Interrupt"/>
        <interrupt index="4" module-instance="SYSC" name="WDT" caption="Watchdog timer Interrupt"/>
        <interrupt index="5" module-instance="GMAC" name="GMAC" caption="Ethernet MAC"/>
        <interrupt index="6" module-instance="XDMAC0" name="XDMAC0" caption="DMA Controller 0"/>
        <interrupt index="7" module-instance="XDMAC1" name="XDMAC1" caption="DMA Controller 1"/>
        <interrupt index="8" module-instance="ICM" name="ICM" caption="Integritry Check Monitor"/>
        <interrupt index="9" module-instance="AES" name="AES" caption="Advanced Enion Standard"/>
        <interrupt index="10" module-instance="AESB" name="AESB" caption="AES bridge"/>
        <interrupt index="11" module-instance="TDES" name="TDES" caption="Triple Data Enion Standard"/>
        <interrupt index="12" module-instance="SHA" name="SHA" caption="SHA Signature"/>
        <interrupt index="14" module-instance="MATRIX1" name="MATRIX1" caption="H32MX, 32-bit AHB Matrix"/>
        <interrupt index="15" module-instance="MATRIX0" name="MATRIX0" caption="H64MX, 64-bit AHB Matrix"/>
        <interrupt index="18" module-instance="PIOA" name="PIOA" caption="Parallel I/O Controller"/>
        <interrupt index="19" module-instance="FLEXCOM0" name="FLEXCOM0" caption="FLEXCOM 0"/>
        <interrupt index="20" module-instance="FLEXCOM1" name="FLEXCOM1" caption="FLEXCOM 1"/>
        <interrupt index="22" module-instance="FLEXCOM3" name="FLEXCOM3" caption="FLEXCOM 3"/>
        <interrupt index="23" module-instance="FLEXCOM4" name="FLEXCOM4" caption="FLEXCOM 4"/>
        <interrupt index="24" module-instance="UART0" name="UART0" caption="UART 0"/>
        <interrupt index="25" module-instance="UART1" name="UART1" caption="UART 1"/>
        <interrupt index="26" module-instance="UART2" name="UART2" caption="UART 2"/>
        <interrupt index="27" module-instance="UART3" name="UART3" caption="UART 3"/>
        <interrupt index="28" module-instance="UART4" name="UART4" caption="UART 4"/>
        <interrupt index="29" module-instance="TWIHS0" name="TWIHS0" caption="Two-Wire Interface 0"/>
        <interrupt index="30" module-instance="TWIHS1" name="TWIHS1" caption="Two-Wire Interface 1"/>
        <interrupt index="33" module-instance="SPI0" name="SPI0" caption="Serial Peripheral Interface 0"/>
        <interrupt index="34" module-instance="SPI1" name="SPI1" caption="Serial Peripheral Interface 1"/>
        <interrupt index="35" module-instance="TC0" name="TC0" caption="Timer Counter 0 (ch. 0, 1, 2)"/>
        <interrupt index="36" module-instance="TC0" name="TC1" caption="Timer Counter 1 (ch. 3, 4, 5)"/>
        <interrupt index="38" module-instance="PWM" name="PWM" caption="Pulse Width Modulation Controller0 (ch. 0, 1, 2, 3)"/>
        <interrupt index="40" module-instance="ADC" name="ADC" caption="Touch Screen ADC Controller"/>
        <interrupt index="42" module-instance="UDPHS" name="UDPHS" caption="USB Device High Speed"/>
        <interrupt index="43" module-instance="SSC0" name="SSC0" caption="Synchronous Serial Controller 0"/>
        <interrupt index="44" module-instance="SSC1" name="SSC1" caption="Synchronous Serial Controller 1"/>
        <interrupt index="45" module-instance="LCDC" name="LCDC" caption="LCD Controller"/>
        <interrupt index="46" module-instance="ISC" name="ISC" caption="Camera Interface"/>
        <interrupt index="47" module-instance="TRNG" name="TRNG" caption="True Random Number Generator"/>
        <interrupt index="48" module-instance="PDMIC" name="PDMIC" caption="Pulse Density Modulation Interface Controller"/>
        <interrupt index="50" module-instance="SFC" name="SFC" caption="Fuse Controller"/>
        <interrupt index="52" module-instance="QSPI0" name="QSPI0" caption="QSPI 0"/>
        <interrupt index="53" module-instance="QSPI1" name="QSPI1" caption="QSPI 1"/>
        <interrupt index="54" module-instance="I2SC0" name="I2SC0" caption="Inter-IC Sound Controller 0"/>
        <interrupt index="55" module-instance="I2SC1" name="I2SC1" caption="Inter-IC Sound Controller 1"/>
        <interrupt index="59" module-instance="CLASSD" name="CLASSD" caption="Audio Class D amplifier"/>
        <interrupt index="60" module-instance="SFR" name="SFR" caption="Special Function Register "/>
        <interrupt index="61" module-instance="SAIC" name="SAIC" caption="Secured Advanced Interrupt Controller "/>
        <interrupt index="62" module-instance="AIC" name="AIC" caption="Advanced Interrupt Controller "/>
        <interrupt index="63" module-instance="L2CC" name="L2CC" caption="L2 Cache Controller"/>
        <interrupt index="75" module-instance="ACC" name="ACC" caption="Analog Comparator"/>
        <interrupt index="76" module-instance="RXLP" name="RXLP" caption="Uart Low Power"/>
        <interrupt index="78" module-instance="CHIPID" name="CHIPID" caption="Chip ID"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B3F03F"/>
          <property name="CHIPID_CIDR" value="0x8A5C08C0"/>
          <property name="CHIPID_EXID" value="0x00000002"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="Analog Comparator Controller" name="ACC" version="6490H">
      <register-group name="ACC">
        <register caption="Control Register" name="ACC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="ACC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Selection for Minus Comparator Input" mask="0x00000007" name="SELMINUS" values="ACC_MR__SELMINUS"/>
          <bitfield caption="Selection For Plus Comparator Input" mask="0x00000070" name="SELPLUS" values="ACC_MR__SELPLUS"/>
          <bitfield caption="Analog Comparator Enable" mask="0x00000100" name="ACEN" values="ACC_MR__ACEN"/>
          <bitfield caption="Edge Type" mask="0x00000600" name="EDGETYP" values="ACC_MR__EDGETYP"/>
          <bitfield caption="Invert Comparator Output" mask="0x00001000" name="INV" values="ACC_MR__INV"/>
          <bitfield caption="Selection Of Fault Source" mask="0x00002000" name="SELFS" values="ACC_MR__SELFS"/>
          <bitfield caption="Fault Enable" mask="0x00004000" name="FE" values="ACC_MR__FE"/>
        </register>
        <register caption="Interrupt Enable Register" name="ACC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Disable Register" name="ACC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Mask Register" name="ACC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Status Register" name="ACC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="Comparison Edge (cleared on read)" mask="0x00000001" name="CE"/>
          <bitfield caption="Synchronized Comparator Output" mask="0x00000002" name="SCO"/>
          <bitfield caption="Flag Mask" mask="0x80000000" name="MASK"/>
        </register>
        <register caption="Analog Control Register" name="ACC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Current Selection" mask="0x00000001" name="ISEL" values="ACC_ACR__ISEL"/>
          <bitfield caption="Hysteresis Selection" mask="0x00000006" name="HYST"/>
        </register>
        <register caption="Write Protection Mode Register" name="ACC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ACC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ACC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
        </register>
        <register caption="Version Register" name="ACC_VER" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="ACC_MR__SELMINUS">
        <value caption="Select TS" name="TS" value="0x0"/>
        <value caption="Select ADVREF" name="ADVREF" value="0x1"/>
        <value caption="Select DAC0" name="DAC0" value="0x2"/>
        <value caption="Select DAC1" name="DAC1" value="0x3"/>
        <value caption="Select AD0" name="AD0" value="0x4"/>
        <value caption="Select AD1" name="AD1" value="0x5"/>
        <value caption="Select AD2" name="AD2" value="0x6"/>
        <value caption="Select AD3" name="AD3" value="0x7"/>
      </value-group>
      <value-group caption="" name="ACC_MR__SELPLUS">
        <value caption="Select AD0" name="AD0" value="0x0"/>
        <value caption="Select AD1" name="AD1" value="0x1"/>
        <value caption="Select AD2" name="AD2" value="0x2"/>
        <value caption="Select AD3" name="AD3" value="0x3"/>
        <value caption="Select AD4" name="AD4" value="0x4"/>
        <value caption="Select AD5" name="AD5" value="0x5"/>
        <value caption="Select AD6" name="AD6" value="0x6"/>
        <value caption="Select AD7" name="AD7" value="0x7"/>
      </value-group>
      <value-group caption="" name="ACC_MR__ACEN">
        <value caption="Analog comparator disabled." name="DIS" value="0"/>
        <value caption="Analog comparator enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__EDGETYP">
        <value caption="Only rising edge of comparator output" name="RISING" value="0x0"/>
        <value caption="Falling edge of comparator output" name="FALLING" value="0x1"/>
        <value caption="Any edge of comparator output" name="ANY" value="0x2"/>
      </value-group>
      <value-group caption="" name="ACC_MR__INV">
        <value caption="Analog comparator output is directly processed." name="DIS" value="0"/>
        <value caption="Analog comparator output is inverted prior to being processed." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__SELFS">
        <value caption="The CE flag is used to drive the FAULT output." name="CE" value="0"/>
        <value caption="The output of the analog comparator flag is used to drive the FAULT output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_MR__FE">
        <value caption="The FAULT output is tied to 0." name="DIS" value="0"/>
        <value caption="The FAULT output is driven by the signal defined by SELFS." name="EN" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_ACR__ISEL">
        <value caption="Low-power option." name="LOPW" value="0"/>
        <value caption="High-speed option." name="HISP" value="1"/>
      </value-group>
      <value-group caption="" name="ACC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414343"/>
      </value-group>
    </module>
    <module caption="Analog-to-Digital Converter" name="ADC" version="6489ZB">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Touchscreen Calibration" mask="0x00000004" name="TSCALIB"/>
          <bitfield caption="Comparison Restart" mask="0x00000010" name="CMPRST"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Fast Wake Up" mask="0x00000040" name="FWUP" values="ADC_MR__FWUP"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Startup Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="Analog Settling Time" mask="0x00300000" name="SETTLING" values="ADC_MR__SETTLING"/>
          <bitfield caption="Analog Change" mask="0x00800000" name="ANACH" values="ADC_MR__ANACH"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Hold Time" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="Use Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
          <bitfield caption="User Sequence Number 8" mask="0xF0000000" name="USCH8"/>
        </register>
        <register caption="Channel Sequence Register 2" name="ADC_SEQR2" offset="0x0C" rw="RW" size="4">
          <bitfield caption="User Sequence Number 9" mask="0x0000000F" name="USCH9"/>
          <bitfield caption="User Sequence Number 10" mask="0x000000F0" name="USCH10"/>
          <bitfield caption="User Sequence Number 11" mask="0x00000F00" name="USCH11"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Enable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Enable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Enable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Enable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Disable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Disable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Disable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Disable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Status" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Status" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Status" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Status" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x00000FFF" name="LDATA"/>
          <bitfield caption="Channel Number" mask="0x0000F000" name="CHNB"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Enable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Enable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Enable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Enable 11" mask="0x00000800" name="EOC11"/>
          <bitfield mask="0x00001000" name="_VALUE_"/>
          <bitfield caption="Last Channel Change Interrupt Enable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Enable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Enable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Enable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Enable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Enable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Disable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Disable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Disable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Disable 11" mask="0x00000800" name="EOC11"/>
          <bitfield mask="0x00001000" name="_VALUE_"/>
          <bitfield caption="Last Channel Change Interrupt Disable" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Disable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Disable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Disable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Disable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Disable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Mask 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Mask 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Mask 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Mask 11" mask="0x00000800" name="EOC11"/>
          <bitfield mask="0x00001000" name="_VALUE_"/>
          <bitfield caption="Last Channel Change Interrupt Mask" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Mask" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Mask" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Mask" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Mask" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Mask" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="End of Conversion 0 (automatically set / cleared)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (automatically set / cleared)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (automatically set / cleared)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (automatically set / cleared)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (automatically set / cleared)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (automatically set / cleared)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (automatically set / cleared)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (automatically set / cleared)" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion 8 (automatically set / cleared)" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion 9 (automatically set / cleared)" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion 10 (automatically set / cleared)" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion 11 (automatically set / cleared)" mask="0x00000800" name="EOC11"/>
          <bitfield mask="0x00001000" name="_VALUE_"/>
          <bitfield caption="Last Channel Change (cleared on read)" mask="0x00080000" name="LCCHG"/>
          <bitfield caption="Touchscreen XPOS Measure Ready (cleared on read)" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen YPOS Measure Ready (cleared on read)" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Pressure Measure Ready (cleared on read)" mask="0x00400000" name="PRDY"/>
          <bitfield caption="Data Ready (automatically set / cleared)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared on read)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event (cleared on read)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen contact (cleared on read)" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact (cleared on read)" mask="0x40000000" name="NOPEN"/>
          <bitfield caption="Pen Detect Status" mask="0x80000000" name="PENS"/>
        </register>
        <register caption="Last Channel Trigger Mode Register" name="ADC_LCTMR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Dual Trigger ON" mask="0x00000001" name="DUALTRIG"/>
          <bitfield caption="Last Channel Comparison Mode" mask="0x00000030" name="CMPMOD" values="ADC_LCTMR__CMPMOD"/>
        </register>
        <register caption="Last Channel Compare Window Register" name="ADC_LCCWR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x3C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
          <bitfield caption="Overrun Error 8" mask="0x00000100" name="OVRE8"/>
          <bitfield caption="Overrun Error 9" mask="0x00000200" name="OVRE9"/>
          <bitfield caption="Overrun Error 10" mask="0x00000400" name="OVRE10"/>
          <bitfield caption="Overrun Error 11" mask="0x00000800" name="OVRE11"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Type" mask="0x00000004" name="CMPTYPE" values="ADC_EMR__CMPTYPE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="External Clock Selection" mask="0x00200000" name="SRCCLK" values="ADC_EMR__SRCCLK"/>
          <bitfield caption="Tag of the ADC_LCDR" mask="0x01000000" name="TAG"/>
          <bitfield caption="ADC Running Mode" mask="0x30000000" name="ADCMODE" values="ADC_EMR__ADCMODE"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Gain Register" name="ADC_CGR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Gain for Channel 0" mask="0x00000003" name="GAIN0" values="ADC_CGR__GAIN0"/>
          <bitfield caption="Gain for Channel 1" mask="0x0000000C" name="GAIN1" values="ADC_CGR__GAIN1"/>
          <bitfield caption="Gain for Channel 2" mask="0x00000030" name="GAIN2" values="ADC_CGR__GAIN2"/>
          <bitfield caption="Gain for Channel 3" mask="0x000000C0" name="GAIN3" values="ADC_CGR__GAIN3"/>
          <bitfield caption="Gain for Channel 4" mask="0x00000300" name="GAIN4" values="ADC_CGR__GAIN4"/>
          <bitfield caption="Gain for Channel 5" mask="0x00000C00" name="GAIN5" values="ADC_CGR__GAIN5"/>
          <bitfield caption="Gain for Channel 6" mask="0x00003000" name="GAIN6" values="ADC_CGR__GAIN6"/>
          <bitfield caption="Gain for Channel 7" mask="0x0000C000" name="GAIN7" values="ADC_CGR__GAIN7"/>
          <bitfield caption="Gain for Channel 8" mask="0x00030000" name="GAIN8" values="ADC_CGR__GAIN8"/>
          <bitfield caption="Gain for Channel 9" mask="0x000C0000" name="GAIN9" values="ADC_CGR__GAIN9"/>
          <bitfield caption="Gain for Channel 10" mask="0x00300000" name="GAIN10" values="ADC_CGR__GAIN10"/>
          <bitfield caption="Gain for Channel 11" mask="0x00C00000" name="GAIN11" values="ADC_CGR__GAIN11"/>
        </register>
        <register caption="Channel Offset Register" name="ADC_COR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Offset for Channel 0" mask="0x00000001" name="OFF0"/>
          <bitfield caption="Offset for Channel 1" mask="0x00000002" name="OFF1"/>
          <bitfield caption="Offset for Channel 2" mask="0x00000004" name="OFF2"/>
          <bitfield caption="Offset for Channel 3" mask="0x00000008" name="OFF3"/>
          <bitfield caption="Offset for Channel 4" mask="0x00000010" name="OFF4"/>
          <bitfield caption="Offset for Channel 5" mask="0x00000020" name="OFF5"/>
          <bitfield caption="Offset for Channel 6" mask="0x00000040" name="OFF6"/>
          <bitfield caption="Offset for Channel 7" mask="0x00000080" name="OFF7"/>
          <bitfield caption="Offset for Channel 8" mask="0x00000100" name="OFF8"/>
          <bitfield caption="Offset for Channel 9" mask="0x00000200" name="OFF9"/>
          <bitfield caption="Offset for Channel 10" mask="0x00000400" name="OFF10"/>
          <bitfield caption="Offset for Channel 11" mask="0x00000800" name="OFF11"/>
          <bitfield caption="Differential Inputs for Channel 0" mask="0x00010000" name="DIFF0"/>
          <bitfield caption="Differential Inputs for Channel 1" mask="0x00020000" name="DIFF1"/>
          <bitfield caption="Differential Inputs for Channel 2" mask="0x00040000" name="DIFF2"/>
          <bitfield caption="Differential Inputs for Channel 3" mask="0x00080000" name="DIFF3"/>
          <bitfield caption="Differential Inputs for Channel 4" mask="0x00100000" name="DIFF4"/>
          <bitfield caption="Differential Inputs for Channel 5" mask="0x00200000" name="DIFF5"/>
          <bitfield caption="Differential Inputs for Channel 6" mask="0x00400000" name="DIFF6"/>
          <bitfield caption="Differential Inputs for Channel 7" mask="0x00800000" name="DIFF7"/>
          <bitfield caption="Differential Inputs for Channel 8" mask="0x01000000" name="DIFF8"/>
          <bitfield caption="Differential Inputs for Channel 9" mask="0x02000000" name="DIFF9"/>
          <bitfield caption="Differential Inputs for Channel 10" mask="0x04000000" name="DIFF10"/>
          <bitfield caption="Differential Inputs for Channel 11" mask="0x08000000" name="DIFF11"/>
        </register>
        <register caption="Channel Data Register 0" name="ADC_CDR0" offset="0x50" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 1" name="ADC_CDR1" offset="0x54" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 2" name="ADC_CDR2" offset="0x58" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 3" name="ADC_CDR3" offset="0x5C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 4" name="ADC_CDR4" offset="0x60" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 5" name="ADC_CDR5" offset="0x64" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 6" name="ADC_CDR6" offset="0x68" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 7" name="ADC_CDR7" offset="0x6C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 8" name="ADC_CDR8" offset="0x70" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 9" name="ADC_CDR9" offset="0x74" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 10" name="ADC_CDR10" offset="0x78" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 11" name="ADC_CDR11" offset="0x7C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 12" name="ADC_CDR12" offset="0x80" rw="R" size="4"/>
        <register caption="Channel Data Register 13" name="ADC_CDR13" offset="0x84" rw="R" size="4"/>
        <register caption="Channel Data Register 14" name="ADC_CDR14" offset="0x88" rw="R" size="4"/>
        <register caption="Channel Data Register 15" name="ADC_CDR15" offset="0x8C" rw="R" size="4"/>
        <register caption="Channel Data Register 16" name="ADC_CDR16" offset="0x90" rw="R" size="4"/>
        <register caption="Analog Control Register" name="ADC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Pen Detection Sensitivity" mask="0x00000003" name="PENDETSENS"/>
        </register>
        <register caption="Touchscreen Mode Register" name="ADC_TSMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Touchscreen Mode" mask="0x00000003" name="TSMODE" values="ADC_TSMR__TSMODE"/>
          <bitfield caption="Touchscreen Average" mask="0x00000030" name="TSAV" values="ADC_TSMR__TSAV"/>
          <bitfield caption="Touchscreen Frequency" mask="0x00000F00" name="TSFREQ"/>
          <bitfield caption="Touchscreen Switches Closure Time" mask="0x000F0000" name="TSSCTIM"/>
          <bitfield caption="No TouchScreen DMA" mask="0x00400000" name="NOTSDMA"/>
          <bitfield caption="Pen Contact Detection Enable" mask="0x01000000" name="PENDET"/>
          <bitfield caption="Pen Detect Debouncing Period" mask="0xF0000000" name="PENDBC"/>
        </register>
        <register caption="Touchscreen X Position Register" name="ADC_XPOSR" offset="0xB4" rw="R" size="4">
          <bitfield caption="X Position" mask="0x00000FFF" name="XPOS"/>
          <bitfield caption="Scale of XPOS" mask="0x0FFF0000" name="XSCALE"/>
        </register>
        <register caption="Touchscreen Y Position Register" name="ADC_YPOSR" offset="0xB8" rw="R" size="4">
          <bitfield caption="Y Position" mask="0x00000FFF" name="YPOS"/>
          <bitfield caption="Scale of YPOS" mask="0x0FFF0000" name="YSCALE"/>
        </register>
        <register caption="Touchscreen Pressure Register" name="ADC_PRESSR" offset="0xBC" rw="R" size="4">
          <bitfield caption="Data of Z1 Measurement" mask="0x00000FFF" name="Z1"/>
          <bitfield caption="Data of Z2 Measurement" mask="0x0FFF0000" name="Z2"/>
        </register>
        <register caption="Trigger Register" name="ADC_TRGR" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Trigger Mode" mask="0x00000007" name="TRGMOD" values="ADC_TRGR__TRGMOD"/>
          <bitfield caption="Trigger Period" mask="0xFFFF0000" name="TRGPER"/>
        </register>
        <register caption="Correction Select Register" name="ADC_COSR" offset="0xD0" rw="RW" size="4">
          <bitfield caption="CORRECTION_TYPE Correction Select" mask="0x0000001F" name="CSEL"/>
        </register>
        <register caption="Correction Values Register" name="ADC_CVR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Offset Correction" mask="0x0000FFFF" name="OFFSETCORR"/>
          <bitfield caption="Gain Correction" mask="0xFFFF0000" name="GAINCORR"/>
        </register>
        <register caption="Channel Error Correction Register" name="ADC_CECR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Error Correction Enable for channel 0" mask="0x00000001" name="ECORR0"/>
          <bitfield caption="Error Correction Enable for channel 1" mask="0x00000002" name="ECORR1"/>
          <bitfield caption="Error Correction Enable for channel 2" mask="0x00000004" name="ECORR2"/>
          <bitfield caption="Error Correction Enable for channel 3" mask="0x00000008" name="ECORR3"/>
          <bitfield caption="Error Correction Enable for channel 4" mask="0x00000010" name="ECORR4"/>
          <bitfield caption="Error Correction Enable for channel 5" mask="0x00000020" name="ECORR5"/>
          <bitfield caption="Error Correction Enable for channel 6" mask="0x00000040" name="ECORR6"/>
          <bitfield caption="Error Correction Enable for channel 7" mask="0x00000080" name="ECORR7"/>
          <bitfield caption="Error Correction Enable for channel 8" mask="0x00000100" name="ECORR8"/>
          <bitfield caption="Error Correction Enable for channel 9" mask="0x00000200" name="ECORR9"/>
          <bitfield caption="Error Correction Enable for channel 10" mask="0x00000400" name="ECORR10"/>
          <bitfield caption="Error Correction Enable for channel 11" mask="0x00000800" name="ECORR11"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ADC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="ADC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="ADC_MR__SLEEP">
        <value caption="Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep Mode: The wake-up time can be modified by programming FWUP bit." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__FWUP">
        <value caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are OFF between conversions" name="OFF" value="0"/>
        <value caption="If SLEEP is 1, then Fast Wake-up Sleep mode: The voltage reference is ON between conversions and ADC core is OFF" name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__STARTUP">
        <value caption="0 periods of ADCCLK" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCCLK" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCCLK" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCCLK" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCCLK" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCCLK" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCCLK" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCCLK" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCCLK" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCCLK" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCCLK" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCCLK" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCCLK" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCCLK" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCCLK" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCCLK" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="" name="ADC_MR__SETTLING">
        <value caption="3 periods of ADCCLK" name="AST3" value="0x0"/>
        <value caption="5 periods of ADCCLK" name="AST5" value="0x1"/>
        <value caption="9 periods of ADCCLK" name="AST9" value="0x2"/>
        <value caption="17 periods of ADCCLK" name="AST17" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_MR__ANACH">
        <value caption="No analog change on channel switching: DIFF0, GAIN0 and OFF0 are used for all channels." name="NONE" value="0"/>
        <value caption="Allows different analog settings for each channel. See ADC_CGR and ADC_COR registers." name="ALLOWED" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__USEQ">
        <value caption="Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert the same channel several times." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_LCTMR__CMPMOD">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__CMPMODE">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__CMPTYPE">
        <value caption="Any conversion is performed and comparison function drives the COMPE flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison conditions must be met to start the storage of all conversions until the CMPRST bit is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__SRCCLK">
        <value caption="The peripheral clock is the source for the ADC prescaler." name="PERIPH_CLK" value="0"/>
        <value caption="PMC PCKx is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__ADCMODE">
        <value caption="Normal mode of operation." name="NORMAL" value="0x0"/>
        <value caption="Offset Error mode to measure the offset error. See Table 1-8." name="OFFSET_ERROR" value="0x1"/>
        <value caption="Gain Error mode to measure the gain error. See Table 1-8." name="GAIN_ERROR_HIGH" value="0x2"/>
        <value caption="Gain Error mode to measure the gain error. See Table 1-8." name="GAIN_ERROR_LOW" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN0">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN1">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN2">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN3">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN4">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN5">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN6">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN7">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN8">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN9">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN10">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_CGR__GAIN11">
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 0.5 (ADC_COR.DIFFx = 1)" name="SE1_DIFF0_5" value="0x0"/>
        <value caption="Single-ended gain = 1 (ADC_COR.DIFFx = 0), differential gain = 1 (ADC_COR.DIFFx = 1)" name="SE1_DIFF1" value="0x1"/>
        <value caption="Single-ended gain = 2 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE2_DIFF2" value="0x2"/>
        <value caption="Single-ended gain = 4 (ADC_COR.DIFFx = 0), differential gain = 2 (ADC_COR.DIFFx = 1)" name="SE4_DIFF2" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TSMR__TSMODE">
        <value caption="No Touchscreen" name="NONE" value="0x0"/>
        <value caption="4-wire Touchscreen without pressure measurement" name="_4_WIRE_NO_PM" value="0x1"/>
        <value caption="4-wire Touchscreen with pressure measurement" name="_4_WIRE" value="0x2"/>
        <value caption="5-wire Touchscreen" name="_5_WIRE" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TSMR__TSAV">
        <value caption="No Filtering. Only one ADC conversion per measure" name="NO_FILTER" value="0x0"/>
        <value caption="Averages 2 ADC conversions" name="AVG2CONV" value="0x1"/>
        <value caption="Averages 4 ADC conversions" name="AVG4CONV" value="0x2"/>
        <value caption="Averages 8 ADC conversions" name="AVG8CONV" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TRGR__TRGMOD">
        <value caption="No trigger, only software trigger can start conversions" name="NO_TRIGGER" value="0x0"/>
        <value caption="External trigger rising edge" name="EXT_TRIG_RISE" value="0x1"/>
        <value caption="External trigger falling edge" name="EXT_TRIG_FALL" value="0x2"/>
        <value caption="External trigger any edge" name="EXT_TRIG_ANY" value="0x3"/>
        <value caption="Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen only mode)" name="PEN_TRIG" value="0x4"/>
        <value caption="ADC internal periodic trigger (see field TRGPER)" name="PERIOD_TRIG" value="0x5"/>
        <value caption="Continuous Mode" name="CONTINUOUS" value="0x6"/>
      </value-group>
      <value-group caption="" name="ADC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module caption="Advanced Encryption Standard" name="AES" version="6149T">
      <register-group name="AES">
        <register caption="Control Register" name="AES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Random Number Generator Seed Loading" mask="0x00010000" name="LOADSEED"/>
        </register>
        <register caption="Mode Register" name="AES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="GCM Automatic Tag Generation Enable" mask="0x00000002" name="GTAGEN"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AES_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AES_MR__SMOD"/>
          <bitfield caption="Key Size" mask="0x00000C00" name="KEYSIZE" values="AES_MR__KEYSIZE"/>
          <bitfield caption="Operation Mode" mask="0x00007000" name="OPMOD" values="AES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00070000" name="CFBS" values="AES_MR__CFBS"/>
          <bitfield caption="Countermeasure Key" mask="0x00F00000" name="CKEY" values="AES_MR__CKEY"/>
          <bitfield caption="Countermeasure Type 1" mask="0x01000000" name="CMTYP1" values="AES_MR__CMTYP1"/>
          <bitfield caption="Countermeasure Type 2" mask="0x02000000" name="CMTYP2" values="AES_MR__CMTYP2"/>
          <bitfield caption="Countermeasure Type 3" mask="0x04000000" name="CMTYP3" values="AES_MR__CMTYP3"/>
          <bitfield caption="Countermeasure Type 4" mask="0x08000000" name="CMTYP4" values="AES_MR__CMTYP4"/>
          <bitfield caption="Countermeasure Type 5" mask="0x10000000" name="CMTYP5" values="AES_MR__CMTYP5"/>
          <bitfield caption="Countermeasure Type 6" mask="0x20000000" name="CMTYP6" values="AES_MR__CMTYP6"/>
        </register>
        <register caption="Interrupt Enable Register" name="AES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Enable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Enable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Enable" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="AES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Disable" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Disable" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Disable" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="AES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="GCM Tag Ready Interrupt Mask" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding Interrupt Mask" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error Interrupt Mask" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Interrupt Status Register" name="AES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0x0000F000" name="URAT" values="AES_ISR__URAT"/>
          <bitfield caption="GCM Tag Ready" mask="0x00010000" name="TAGRDY"/>
          <bitfield caption="End of Padding" mask="0x00020000" name="EOPAD"/>
          <bitfield caption="Padding Length Error" mask="0x00040000" name="PLENERR"/>
        </register>
        <register caption="Key Word Register 0" name="AES_KEYWR0" offset="0x20" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 1" name="AES_KEYWR1" offset="0x24" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 2" name="AES_KEYWR2" offset="0x28" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 3" name="AES_KEYWR3" offset="0x2C" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 4" name="AES_KEYWR4" offset="0x30" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 5" name="AES_KEYWR5" offset="0x34" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 6" name="AES_KEYWR6" offset="0x38" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 7" name="AES_KEYWR7" offset="0x3C" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register 0" name="AES_IDATAR0" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 1" name="AES_IDATAR1" offset="0x44" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 2" name="AES_IDATAR2" offset="0x48" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 3" name="AES_IDATAR3" offset="0x4C" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register 0" name="AES_ODATAR0" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 1" name="AES_ODATAR1" offset="0x54" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 2" name="AES_ODATAR2" offset="0x58" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 3" name="AES_ODATAR3" offset="0x5C" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register 0" name="AES_IVR0" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 1" name="AES_IVR1" offset="0x64" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 2" name="AES_IVR2" offset="0x68" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 3" name="AES_IVR3" offset="0x6C" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Additional Authenticated Data Length Register" name="AES_AADLENR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Additional Authenticated Data Length" mask="0xFFFFFFFF" name="AADLEN"/>
        </register>
        <register caption="Plaintext/Ciphertext Length Register" name="AES_CLENR" offset="0x74" rw="RW" size="4">
          <bitfield caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF" name="CLEN"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register 0" name="AES_GHASHR0" offset="0x78" rw="RW" size="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register 1" name="AES_GHASHR1" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register 2" name="AES_GHASHR2" offset="0x80" rw="RW" size="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Intermediate Hash Word Register 3" name="AES_GHASHR3" offset="0x84" rw="RW" size="4">
          <bitfield caption="Intermediate GCM Hash Word x" mask="0xFFFFFFFF" name="GHASH"/>
        </register>
        <register caption="GCM Authentication Tag Word Register 0" name="AES_TAGR0" offset="0x88" rw="R" size="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Authentication Tag Word Register 1" name="AES_TAGR1" offset="0x8C" rw="R" size="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Authentication Tag Word Register 2" name="AES_TAGR2" offset="0x90" rw="R" size="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Authentication Tag Word Register 3" name="AES_TAGR3" offset="0x94" rw="R" size="4">
          <bitfield caption="GCM Authentication Tag x" mask="0xFFFFFFFF" name="TAG"/>
        </register>
        <register caption="GCM Encryption Counter Value Register" name="AES_CTRR" offset="0x98" rw="R" size="4">
          <bitfield caption="GCM Encryption Counter" mask="0xFFFFFFFF" name="CTR"/>
        </register>
        <register caption="GCM H Word Register 0" name="AES_GCMHR0" offset="0x9C" rw="RW" size="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="GCM H Word Register 1" name="AES_GCMHR1" offset="0xA0" rw="RW" size="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="GCM H Word Register 2" name="AES_GCMHR2" offset="0xA4" rw="RW" size="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="GCM H Word Register 3" name="AES_GCMHR3" offset="0xA8" rw="RW" size="4">
          <bitfield caption="GCM H Word x" mask="0xFFFFFFFF" name="H"/>
        </register>
        <register caption="Extended Mode Register" name="AES_EMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Auto Padding Enable" mask="0x00000001" name="APEN"/>
          <bitfield caption="Auto Padding Mode" mask="0x00000002" name="APM"/>
          <bitfield caption="Protocol Layer Improved Performance Enable" mask="0x00000010" name="PLIPEN"/>
          <bitfield caption="Protocol Layer Improved Performance Decipher" mask="0x00000020" name="PLIPD"/>
          <bitfield caption="Auto Padding Length" mask="0x0000FF00" name="PADLEN"/>
          <bitfield caption="IPSEC Next Header" mask="0x00FF0000" name="NHEAD"/>
        </register>
        <register caption="Byte Counter Register" name="AES_BCNT" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Auto Padding Byte Counter" mask="0xFFFFFFFF" name="BCNT"/>
        </register>
        <register caption="Tweak Word Register 0" name="AES_TWR0" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Tweak Word Register 1" name="AES_TWR1" offset="0xC4" rw="RW" size="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Tweak Word Register 2" name="AES_TWR2" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Tweak Word Register 3" name="AES_TWR3" offset="0xCC" rw="RW" size="4">
          <bitfield caption="Tweak Word x" mask="0xFFFFFFFF" name="TWEAK"/>
        </register>
        <register caption="Alpha Word Register 0" name="AES_ALPHAR0" offset="0xD0" rw="W" size="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
        <register caption="Alpha Word Register 1" name="AES_ALPHAR1" offset="0xD4" rw="W" size="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
        <register caption="Alpha Word Register 2" name="AES_ALPHAR2" offset="0xD8" rw="W" size="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
        <register caption="Alpha Word Register 3" name="AES_ALPHAR3" offset="0xDC" rw="W" size="4">
          <bitfield caption="Alpha Word x" mask="0xFFFFFFFF" name="ALPHA"/>
        </register>
        <register caption="Version Register" name="AES_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="AES_MR__DUALBUFF">
        <value caption="AES_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="AES_IDATAR0 access only Auto Mode (DMA)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="" name="AES_MR__KEYSIZE">
        <value caption="AES Key Size is 128 bits" name="AES128" value="0x0"/>
        <value caption="AES Key Size is 192 bits" name="AES192" value="0x1"/>
        <value caption="AES Key Size is 256 bits" name="AES256" value="0x2"/>
      </value-group>
      <value-group caption="" name="AES_MR__OPMOD">
        <value caption="ECB: Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="CBC: Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="OFB: Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="CFB: Cipher Feedback mode" name="CFB" value="0x3"/>
        <value caption="CTR: Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
        <value caption="GCM: Galois/Counter mode" name="GCM" value="0x5"/>
        <value caption="XTS: XEX-based tweaked-codebook mode" name="XTS" value="0x6"/>
      </value-group>
      <value-group caption="" name="AES_MR__CFBS">
        <value caption="128-bit" name="SIZE_128BIT" value="0x0"/>
        <value caption="64-bit" name="SIZE_64BIT" value="0x1"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x2"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x3"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x4"/>
      </value-group>
      <value-group caption="" name="AES_MR__CKEY">
        <value caption="This field must be written with 0xE to allow CMTYPx bit configuration changes. Any other values will abort the write operation in CMTYPx bits.Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP1">
        <value caption="Countermeasure type 1 is disabled." name="NOPROT_EXTKEY" value="0"/>
        <value caption="Countermeasure type 1 is enabled." name="PROT_EXTKEY" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP2">
        <value caption="Countermeasure type 2 is disabled." name="NO_PAUSE" value="0"/>
        <value caption="Countermeasure type 2 is enabled." name="PAUSE" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP3">
        <value caption="Countermeasure type 3 is disabled." name="NO_DUMMY" value="0"/>
        <value caption="Countermeasure type 3 is enabled." name="DUMMY" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP4">
        <value caption="Countermeasure type 4 is disabled." name="NO_RESTART" value="0"/>
        <value caption="Countermeasure type 4 is enabled." name="RESTART" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP5">
        <value caption="Countermeasure type 5 is disabled." name="NO_ADDACCESS" value="0"/>
        <value caption="Countermeasure type 5 is enabled." name="ADDACCESS" value="1"/>
      </value-group>
      <value-group caption="" name="AES_MR__CMTYP6">
        <value caption="Countermeasure type 6 is disabled." name="NO_IDLECURRENT" value="0"/>
        <value caption="Countermeasure type 6 is enabled." name="IDLECURRENT" value="1"/>
      </value-group>
      <value-group caption="" name="AES_ISR__URAT">
        <value caption="Input Data Register written during the data processing when SMOD = 0x2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data Register read during the data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode Register written during the data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data Register read during the sub-keys generation." name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode Register written during the sub-keys generation." name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
    </module>
    <module caption="Advanced Encryption Standard Bridge" name="AESB" version="11145B">
      <register-group name="AESB">
        <register caption="Control Register" name="AESB_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Random Number Generator Seed Loading" mask="0x00010000" name="LOADSEED"/>
        </register>
        <register caption="Mode Register" name="AESB_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER"/>
          <bitfield caption="Automatic Bridge Mode" mask="0x00000004" name="AAHB"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000008" name="DUALBUFF" values="AESB_MR__DUALBUFF"/>
          <bitfield caption="Processing Delay" mask="0x000000F0" name="PROCDLY"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="AESB_MR__SMOD"/>
          <bitfield caption="Operation Mode" mask="0x00007000" name="OPMOD" values="AESB_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Countermeasure Key" mask="0x00F00000" name="CKEY" values="AESB_MR__CKEY"/>
          <bitfield caption="Countermeasure Type 1" mask="0x01000000" name="CMTYP1" values="AESB_MR__CMTYP1"/>
          <bitfield caption="Countermeasure Type 2" mask="0x02000000" name="CMTYP2" values="AESB_MR__CMTYP2"/>
          <bitfield caption="Countermeasure Type 3" mask="0x04000000" name="CMTYP3" values="AESB_MR__CMTYP3"/>
          <bitfield caption="Countermeasure Type 4" mask="0x08000000" name="CMTYP4" values="AESB_MR__CMTYP4"/>
          <bitfield caption="Countermeasure Type 5" mask="0x10000000" name="CMTYP5" values="AESB_MR__CMTYP5"/>
          <bitfield caption="CounterMeasure Type 6" mask="0x20000000" name="CMTYP6" values="AESB_MR__CMTYP6"/>
        </register>
        <register caption="Interrupt Enable Register" name="AESB_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="AESB_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="AESB_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="AESB_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access" mask="0x0000F000" name="URAT" values="AESB_ISR__URAT"/>
        </register>
        <register caption="Key Word Register 0" name="AESB_KEYWR0" offset="0x20" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 1" name="AESB_KEYWR1" offset="0x24" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 2" name="AESB_KEYWR2" offset="0x28" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Key Word Register 3" name="AESB_KEYWR3" offset="0x2C" rw="W" size="4">
          <bitfield caption="Key Word" mask="0xFFFFFFFF" name="KEYW"/>
        </register>
        <register caption="Input Data Register 0" name="AESB_IDATAR0" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 1" name="AESB_IDATAR1" offset="0x44" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 2" name="AESB_IDATAR2" offset="0x48" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 3" name="AESB_IDATAR3" offset="0x4C" rw="W" size="4">
          <bitfield caption="Input Data Word" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register 0" name="AESB_ODATAR0" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 1" name="AESB_ODATAR1" offset="0x54" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 2" name="AESB_ODATAR2" offset="0x58" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 3" name="AESB_ODATAR3" offset="0x5C" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register 0" name="AESB_IVR0" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 1" name="AESB_IVR1" offset="0x64" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 2" name="AESB_IVR2" offset="0x68" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 3" name="AESB_IVR3" offset="0x6C" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Version Register" name="AESB_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="AESB_MR__DUALBUFF">
        <value caption="AESB_IDATARx cannot be written during processing of previous block." name="INACTIVE" value="0x0"/>
        <value caption="AESB_IDATARx can be written during processing of previous block when SMOD = 0x2. It speeds up the overall runtime of large files." name="ACTIVE" value="0x1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="AESB_IDATAR0 access only Auto Mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="" name="AESB_MR__OPMOD">
        <value caption="Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="Counter mode (16-bit internal counter)" name="CTR" value="0x4"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CKEY">
        <value caption="This field must be written with 0xE to allow CMTYPx fields change. Any other values will abort the write operation in CMTYPx fields.Always reads as 0." name="PASSWD" value="0xE"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP1">
        <value caption="Countermeasure type 1 is disabled." name="NOPROT_EXTKEY" value="0"/>
        <value caption="Countermeasure type 1 is enabled." name="PROT_EXTKEY" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP2">
        <value caption="Countermeasure type 2 is disabled." name="NO_PAUSE" value="0"/>
        <value caption="Countermeasure type 2 is enabled." name="PAUSE" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP3">
        <value caption="Countermeasure type 3 is disabled." name="NO_DUMMY" value="0"/>
        <value caption="Countermeasure type 3 is enabled." name="DUMMY" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP4">
        <value caption="Countermeasure type 4 is disabled." name="NO_RESTART" value="0"/>
        <value caption="Countermeasure type 4 is enabled." name="RESTART" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP5">
        <value caption="Countermeasure type 5 is disabled." name="NO_ADDACCESS" value="0"/>
        <value caption="Countermeasure type 5 is enabled." name="ADDACCESS" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_MR__CMTYP6">
        <value caption="Countermeasure type 6 is disabled." name="NO_IDLECURRENT" value="0"/>
        <value caption="Countermeasure type 6 is enabled." name="IDLECURRENT" value="1"/>
      </value-group>
      <value-group caption="" name="AESB_ISR__URAT">
        <value caption="Input Data Register written during the data processing when SMOD = 0x2 mode" name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data Register read during the data processing" name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode Register written during the data processing" name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Output Data Register read during the sub-keys generation" name="ODR_RD_SUBKGEN" value="0x3"/>
        <value caption="Mode Register written during the sub-keys generation" name="MR_WR_SUBKGEN" value="0x4"/>
        <value caption="Write-only register read access" name="WOR_RD_ACCESS" value="0x5"/>
      </value-group>
    </module>
    <module caption="Advanced Interrupt Controller" name="AIC" version="11051H">
      <register-group name="AIC">
        <register caption="Source Select Register" name="AIC_SSR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Interrupt Line Selection" mask="0x0000007F" name="INTSEL"/>
        </register>
        <register caption="Source Mode Register" name="AIC_SMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Priority Level" mask="0x00000007" name="PRIOR"/>
          <bitfield caption="Interrupt Source Type" mask="0x00000060" name="SRCTYPE" values="AIC_SMR__SRCTYPE"/>
        </register>
        <register caption="Source Vector Register" name="AIC_SVR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Source Vector" mask="0xFFFFFFFF" name="VECTOR"/>
        </register>
        <register caption="Interrupt Vector Register" name="AIC_IVR" offset="0x10" rw="R" size="4">
          <bitfield caption="Interrupt Vector Register" mask="0xFFFFFFFF" name="IRQV"/>
        </register>
        <register caption="FIQ Vector Register" name="AIC_FVR" offset="0x14" rw="R" size="4">
          <bitfield caption="FIQ Vector Register" mask="0xFFFFFFFF" name="FIQV"/>
        </register>
        <register caption="Interrupt Status Register" name="AIC_ISR" offset="0x18" rw="R" size="4">
          <bitfield caption="Current Interrupt Identifier" mask="0x0000007F" name="IRQID"/>
        </register>
        <register caption="Interrupt Pending Register 0" name="AIC_IPR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="FIQ"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="SYS"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID2"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID3"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID4"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID5"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID6"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID7"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID8"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID9"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID10"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID11"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID12"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID13"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID14"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID15"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID16"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID17"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID18"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID19"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID20"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID21"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID22"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID23"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID24"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID25"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID26"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID27"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID28"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID29"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID30"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Interrupt Pending Register 1" name="AIC_IPR1" offset="0x24" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID32"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID33"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID34"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID35"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID36"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID37"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID38"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID39"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID40"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID41"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID42"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID43"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID44"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID45"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID46"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID47"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID48"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID49"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID50"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID51"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID52"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID53"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID54"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID55"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID56"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID57"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID58"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID59"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID60"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID61"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID62"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Interrupt Pending Register 2" name="AIC_IPR2" offset="0x28" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID64"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID65"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID66"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID67"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID68"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID69"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID70"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID71"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID72"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID73"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID74"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID75"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID76"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID77"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID78"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID79"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID80"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID81"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID82"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID83"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID84"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID85"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID86"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID87"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID88"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID89"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID90"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID91"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID92"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID93"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID94"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID95"/>
        </register>
        <register caption="Interrupt Pending Register 3" name="AIC_IPR3" offset="0x2C" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID96"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID97"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID98"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID99"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID100"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID101"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID102"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID103"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID104"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID105"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID106"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID107"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID108"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID109"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID110"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID111"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID112"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID113"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID114"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID115"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID116"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID117"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID118"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID119"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID120"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID121"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID122"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID123"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID124"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID125"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID126"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID127"/>
        </register>
        <register caption="Interrupt Mask Register" name="AIC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Interrupt Mask" mask="0x00000001" name="INTM"/>
        </register>
        <register caption="Core Interrupt Status Register" name="AIC_CISR" offset="0x34" rw="R" size="4">
          <bitfield caption="NFIQ Status" mask="0x00000001" name="NFIQ"/>
          <bitfield caption="NIRQ Status" mask="0x00000002" name="NIRQ"/>
        </register>
        <register caption="End of Interrupt Command Register" name="AIC_EOICR" offset="0x38" rw="W" size="4">
          <bitfield caption="Interrupt Processing Complete Command" mask="0x00000001" name="ENDIT"/>
        </register>
        <register caption="Spurious Interrupt Vector Register" name="AIC_SPU" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Spurious Interrupt Vector Register" mask="0xFFFFFFFF" name="SIVR"/>
        </register>
        <register caption="Interrupt Enable Command Register" name="AIC_IECR" offset="0x40" rw="W" size="4">
          <bitfield caption="Interrupt Enable" mask="0x00000001" name="INTEN"/>
        </register>
        <register caption="Interrupt Disable Command Register" name="AIC_IDCR" offset="0x44" rw="W" size="4">
          <bitfield caption="Interrupt Disable" mask="0x00000001" name="INTD"/>
        </register>
        <register caption="Interrupt Clear Command Register" name="AIC_ICCR" offset="0x48" rw="W" size="4">
          <bitfield caption="Interrupt Clear" mask="0x00000001" name="INTCLR"/>
        </register>
        <register caption="Interrupt Set Command Register" name="AIC_ISCR" offset="0x4C" rw="W" size="4">
          <bitfield caption="Interrupt Set" mask="0x00000001" name="INTSET"/>
        </register>
        <register caption="Debug Control Register" name="AIC_DCR" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Protection Mode" mask="0x00000001" name="PROT"/>
          <bitfield caption="General Interrupt Mask" mask="0x00000002" name="GMSK"/>
        </register>
        <register caption="Write Protection Mode Register" name="AIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="AIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="AIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="AIC Version Register" name="AIC_VERSION" offset="0XFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="AIC_SMR__SRCTYPE">
        <value caption="High level Sensitive for internal sourceLow level Sensitive for external source" name="INT_LEVEL_SENSITIVE" value="0x0"/>
        <value caption="Positive edge triggered for internal sourceNegative edge triggered for external source" name="INT_EDGE_TRIGGERED" value="0x1"/>
        <value caption="High level Sensitive for internal sourceHigh level Sensitive for external source" name="EXT_HIGH_LEVEL" value="0x2"/>
        <value caption="Positive edge triggered for internal sourcePositive edge triggered for external source" name="EXT_POSITIVE_EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="AIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414943"/>
      </value-group>
    </module>
    <module caption="AXI Matrix" name="AXIMX" version="11103D">
      <register-group name="AXIMX">
        <register caption="AXI Matrix Remap Register" name="AXIMX_REMAP" offset="0x00" rw="W" size="4">
          <bitfield caption="Remap State 0" mask="0x00000001" name="REMAP0"/>
        </register>
      </register-group>
    </module>
    <module caption="Chip Identifier" name="CHIPID" version="6417ZC">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
      </register-group>
      <value-group caption="" name="CHIPID_CIDR__EPROC">
        <value caption="Cortex-M7" name="SAMx7" value="0x0"/>
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__ARCH">
        <value caption="SAMA5" name="SAMA5" value="0xA5"/>
      </value-group>
      <value-group caption="" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module caption="Audio Class D Amplifier" name="CLASSD" version="11283B">
      <register-group name="CLASSD">
        <register caption="Control Register" name="CLASSD_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="CLASSD_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Left Channel Enable" mask="0x00000001" name="LEN"/>
          <bitfield caption="Left Channel Mute" mask="0x00000002" name="LMUTE"/>
          <bitfield caption="Right Channel Enable" mask="0x00000010" name="REN"/>
          <bitfield caption="Right Channel Mute" mask="0x00000020" name="RMUTE"/>
          <bitfield caption="PWM Modulation Type" mask="0x00000100" name="PWMTYP"/>
          <bitfield caption="Non-Overlapping Enable" mask="0x00010000" name="NON_OVERLAP"/>
          <bitfield caption="Non-Overlapping Value" mask="0x00300000" name="NOVRVAL" values="CLASSD_MR__NOVRVAL"/>
        </register>
        <register caption="Interpolator Mode Register" name="CLASSD_INTPMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Left Channel Attenuation" mask="0x0000007F" name="ATTL"/>
          <bitfield caption="Right Channel Attenuation" mask="0x00007F00" name="ATTR"/>
          <bitfield caption="DSP Clock Frequency" mask="0x00010000" name="DSPCLKFREQ" values="CLASSD_INTPMR__DSPCLKFREQ"/>
          <bitfield caption="Enable De-emphasis Filter" mask="0x00040000" name="DEEMP" values="CLASSD_INTPMR__DEEMP"/>
          <bitfield caption="Swap Left and Right Channels" mask="0x00080000" name="SWAP" values="CLASSD_INTPMR__SWAP"/>
          <bitfield caption="CLASSD Incoming Data Sampling Frequency" mask="0x00700000" name="FRAME" values="CLASSD_INTPMR__FRAME"/>
          <bitfield caption="Equalization Selection" mask="0x0F000000" name="EQCFG" values="CLASSD_INTPMR__EQCFG"/>
          <bitfield caption="Mono Signal" mask="0x10000000" name="MONO" values="CLASSD_INTPMR__MONO"/>
          <bitfield caption="Mono Mode Selection" mask="0x60000000" name="MONOMODE" values="CLASSD_INTPMR__MONOMODE"/>
        </register>
        <register caption="Interpolator Status Register" name="CLASSD_INTSR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Configuration Error" mask="0x00000001" name="CFGERR"/>
        </register>
        <register caption="Transmit Holding Register" name="CLASSD_THR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Left Channel Data" mask="0x0000FFFF" name="LDATA"/>
          <bitfield caption="Right Channel Data" mask="0xFFFF0000" name="RDATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="CLASSD_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="CLASSD_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="CLASSD_IMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="CLASSD_ISR" offset="0x20" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Write Protection Mode Register" name="CLASSD_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="CLASSD_WPMR__WPKEY"/>
        </register>
        <register caption="IP Version Register" name="CLASSD_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="CLASSD_MR__NOVRVAL">
        <value caption="Non-overlapping time is 5 ns" name="_5NS" value="0x0"/>
        <value caption="Non-overlapping time is 10 ns" name="_10NS" value="0x1"/>
        <value caption="Non-overlapping time is 15 ns" name="_15NS" value="0x2"/>
        <value caption="Non-overlapping time is 20 ns" name="_20NS" value="0x3"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__DSPCLKFREQ">
        <value caption="DSP Clock (DSPCLK) is 12.288 MHz" name="_12M288" value="0"/>
        <value caption="DSP Clock (DSPCLK) is 11.2896 MHz" name="_11M2896" value="1"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__DEEMP">
        <value caption="De-emphasis filter is disabled" name="DISABLED" value="0"/>
        <value caption="De-emphasis filter is enabled" name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__SWAP">
        <value caption="Left channel is on CLASSD_THR[15:0], right channel is on CLASSD_THR[31:16]" name="LEFT_ON_LSB" value="0"/>
        <value caption="Right channel is on CLASSD_THR[15:0], left channel is on CLASSD_THR[31:16]" name="RIGHT_ON_LSB" value="1"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__FRAME">
        <value caption="8 kHz" name="FRAME_8K" value="0x0"/>
        <value caption="16 kHz" name="FRAME_16K" value="0x1"/>
        <value caption="32 kHz" name="FRAME_32K" value="0x2"/>
        <value caption="48 kHz" name="FRAME_48K" value="0x3"/>
        <value caption="96 kHz" name="FRAME_96K" value="0x4"/>
        <value caption="22.05 kHz" name="FRAME_22K" value="0x5"/>
        <value caption="44.1 kHz" name="FRAME_44K" value="0x6"/>
        <value caption="88.2 kHz" name="FRAME_88K" value="0x7"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__EQCFG">
        <value caption="Flat Response" name="FLAT" value="0x0"/>
        <value caption="Bass boost +12 dB" name="BBOOST12" value="0x1"/>
        <value caption="Bass boost +6 dB" name="BBOOST6" value="0x2"/>
        <value caption="Bass cut -12 dB" name="BCUT12" value="0x3"/>
        <value caption="Bass cut -6 dB" name="BCUT6" value="0x4"/>
        <value caption="Medium boost +3 dB" name="MBOOST3" value="0x5"/>
        <value caption="Medium boost +8 dB" name="MBOOST8" value="0x6"/>
        <value caption="Medium cut -3 dB" name="MCUT3" value="0x7"/>
        <value caption="Medium cut -8 dB" name="MCUT8" value="0x8"/>
        <value caption="Treble boost +12 dB" name="TBOOST12" value="0x9"/>
        <value caption="Treble boost +6 dB" name="TBOOST6" value="0xA"/>
        <value caption="Treble cut -12 dB" name="TCUT12" value="0xB"/>
        <value caption="Treble cut -6 dB" name="TCUT6" value="0xC"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__MONO">
        <value caption="The signal is sent stereo to the left and right channels." name="DISABLED" value="0"/>
        <value caption="The same signal is sent on both left and right channels. The sent signal is defined by the MONOMODE field value." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="CLASSD_INTPMR__MONOMODE">
        <value caption="(left + right) / 2 is sent on both channels" name="MONOMIX" value="0x0"/>
        <value caption="(left + right) is sent to both channels. If the sum is too high, the result is saturated." name="MONOSAT" value="0x1"/>
        <value caption="THR[15:0] is sent on both left and right channels" name="MONOLEFT" value="0x2"/>
        <value caption="THR[31:16] is sent on both left and right channels" name="MONORIGHT" value="0x3"/>
      </value-group>
      <value-group caption="" name="CLASSD_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x434C44"/>
      </value-group>
    </module>
    <module caption="Flexible Serial Communication" name="FLEXCOM" version="11268D">
      <register-group name="FLEXCOM">
        <register caption="FLEXCOM Mode Register" name="FLEX_MR" offset="0x000" rw="RW" size="4">
          <bitfield caption="FLEXCOM Operating Mode" mask="0x00000003" name="OPMODE" values="FLEX_MR__OPMODE"/>
        </register>
        <register caption="FLEXCOM Receive Holding Register" name="FLEX_RHR" offset="0x010" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RXDATA"/>
        </register>
        <register caption="FLEXCOM Transmit Holding Register" name="FLEX_THR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TXDATA"/>
        </register>
        <register caption="FLEXCOM Version Register" name="FLEX_VERSION" offset="0x0FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="USART Control Register" name="FLEX_US_CR" offset="0x200" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield caption="Clear TIMEOUT Flag and Start Time-out After Next Character Received" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" name="RSTNACK"/>
          <bitfield caption="Start Time-out Immediately" mask="0x00008000" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield caption="Abort LIN Transmission" mask="0x00100000" name="LINABT"/>
          <bitfield caption="Send LIN Wake-up Signal" mask="0x00200000" name="LINWKUP"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" name="TXFLCLR"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x10000000" name="REQCLR"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="USART Mode Register" name="FLEX_US_MR" offset="0x204" rw="RW" size="4">
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="FLEX_US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="FLEX_US_MR__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" name="CHRL" values="FLEX_US_MR__CHRL"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" name="SYNC"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="FLEX_US_MR__PAR"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="FLEX_US_MR__NBSTOP"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="FLEX_US_MR__CHMODE"/>
          <bitfield caption="Bit Order" mask="0x00010000" name="MSBF"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" name="OVER"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" name="INACK"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" name="DSNACK"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" name="VAR_SYNC"/>
          <bitfield caption="Inverted Data" mask="0x00800000" name="INVDATA"/>
          <bitfield caption="Maximum Number of Automatic Iteration" mask="0x07000000" name="MAX_ITERATION"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" name="FILTER"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" name="MAN"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" name="MODSYNC"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" name="ONEBIT"/>
        </register>
        <register caption="USART Interrupt Enable Register" name="FLEX_US_IER" offset="0x208" rw="W" size="4">
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Enable" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Enable" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="USART Interrupt Disable Register" name="FLEX_US_IDR" offset="0x20C" rw="W" size="4">
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Disable" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Disable" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="USART Interrupt Mask Register" name="FLEX_US_IMR" offset="0x210" rw="R" size="4">
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Mask" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Mask" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="USART Channel Status Register" name="FLEX_US_CSR" offset="0x214" rw="R" size="4">
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached" mask="0x00000400" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Comparison Status" mask="0x00400000" name="CMP"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" name="CTS"/>
          <bitfield caption="Manchester Error" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="USART Receive Holding Register" name="FLEX_US_RHR" offset="0x218" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH"/>
        </register>
        <register caption="USART Transmit Holding Register" name="FLEX_US_THR" offset="0x21C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" name="TXSYNH"/>
        </register>
        <register caption="USART Baud Rate Generator Register" name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="USART Receiver Timeout Register" name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="USART Transmitter Timeguard Register" name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="USART FI DI Ratio Register" name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4">
          <bitfield caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO"/>
        </register>
        <register caption="USART Number of Errors Register" name="FLEX_US_NER" offset="0x244" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="USART IrDA Filter Register" name="FLEX_US_IF" offset="0x24C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="USART Manchester Configuration Register" name="FLEX_US_MAN" offset="0x250" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="FLEX_US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="FLEX_US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="USART LIN Mode Register" name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="FLEX_US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wake-up Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="DMAC Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="USART LIN Identifier Register" name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="USART LIN Baud Rate Register" name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="USART Comparison Register" name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000001FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x01FF0000" name="VAL2"/>
        </register>
        <register caption="USART FIFO Mode Register" name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield caption="FIFO RTS pin Control enable (Hardware Handshaking mode only)" mask="0x00000080" name="FRTSC"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x00003F00" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x003F0000" name="RXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold 2" mask="0x3F000000" name="RXFTHRES2"/>
        </register>
        <register caption="USART FIFO Level Register" name="FLEX_US_FESR" offset="0x2A4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00000100" name="TXFLOCK"/>
          <bitfield caption="Receive FIFO Threshold Flag 2 (cleared by writing RSTSTA bit in FLEX_US_CR)" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Enable Register" name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Enable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Disable Register" name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Disable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Mask Register" name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Mask" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Event Status Register" name="FLEX_US_FLR" offset="0x2B4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="USART Write Protection Mode Register" name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register caption="USART Write Protection Status Register" name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="USART Version Register" name="FLEX_US_VERSION" offset="0x2FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="SPI Control Register" name="FLEX_SPI_CR" offset="0x400" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="SPI Mode Register" name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x00030000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="SPI Receive Data Register" name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
        </register>
        <register caption="SPI Transmit Data Register" name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="SPI Status Register" name="FLEX_SPI_SR" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode Only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Enable Register" name="FLEX_SPI_IER" offset="0x414" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Disable Register" name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Mask Register" name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Chip Select Register 0" name="FLEX_SPI_CSR0" offset="0x430" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI Chip Select Register 1" name="FLEX_SPI_CSR1" offset="0x434" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI FIFO Mode Register" name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmitter Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="SPI FIFO Level Register" name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="SPI Comparison Register" name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="SPI Write Protection Mode Register" name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register caption="SPI Write Protection Status Register" name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="SPI Version Register" name="FLEX_SPI_VERSION" offset="0x4FC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="TWI Control Register" name="FLEX_TWI_CR" offset="0x600" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS"/>
        </register>
        <register caption="TWI Master Mode Register" name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="TWI Slave Mode Register" name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK Enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="TWI Internal Address Register" name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="TWI Clock Waveform Generator Register" name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00100000" name="BRSRCCLK" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="TWI Status Register" name="FLEX_TWI_SR" offset="0x620" rw="R" size="4">
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM"/>
          <bitfield caption="TWI Lock Due to Frame Errors" mask="0x00800000" name="LOCK"/>
          <bitfield caption="SCL line value" mask="0x01000000" name="SCL"/>
          <bitfield caption="SDA line value" mask="0x02000000" name="SDA"/>
        </register>
        <register caption="TWI Interrupt Enable Register" name="FLEX_TWI_IER" offset="0x624" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Disable Register" name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Mask Register" name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Receive Holding Register" name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="TWI Transmit Holding Register" name="FLEX_TWI_THR" offset="0x634" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="TWI SMBus Timing Register" name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="TWI Alternative Command Register" name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="TWI Filter Register" name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="TWI SleepWalking Matching Register" name="FLEX_TWI_SWMR" offset="0x64C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="TWI FIFO Mode Register" name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="TWI FIFO Level Register" name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="TWI FIFO Status Register" name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Enable Register" name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Disable Register" name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Mask Register" name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI Debug Register" name="FLEX_TWI_DR" offset="0x6D0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="TWI Protection Mode Register" name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register caption="TWI Protection Status Register" name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
        <register caption="TWI Version Register" name="FLEX_TWI_VER" offset="0x6FC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="FLEX_MR__OPMODE">
        <value caption="No communication" name="NO_COM" value="0x0"/>
        <value caption="All related UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN,)All SPI/TWI related registers are not accessible and have no impact on IOs." name="USART" value="0x1"/>
        <value caption="SPI operating mode is selected.All USART/TWI related registers are not accessible and have no impact on IOs." name="SPI" value="0x2"/>
        <value caption="All related TWI protocols are selected (TWI, SMBus). All USART/SPI related registers are not accessible and have no impact on IOs." name="TWI" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware Handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LIN master" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Slave" name="LIN_SLAVE" value="0xB"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC programmable clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="PMC_PCK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_US_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="FLEX_US_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_US_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="PMC PCKx is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the transmit FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the transmit FIFO." name="TWO_DATA" value="0x1"/>
        <value caption="TDRE will be at level '1' when at least four data can be written in the transmit FIFO." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the receive FIFO." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the receive FIFO." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="" name="FLEX_TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="FLEX_TWI_CWGR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="PMC PCKx is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="FLEX_TWI_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_TWI_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="FLEX_TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="Gigabit Ethernet MAC" name="GMAC" version="11046N">
      <register-group name="GMAC">
        <register caption="Network Control Register" name="GMAC_NCR" offset="0x000" rw="RW" size="4">
          <bitfield caption="Loop Back Local" mask="0x00000002" name="LBL"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RXEN"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TXEN"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TXPF"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TXZQPF"/>
          <bitfield caption="Store Receive Time Stamp to Memory" mask="0x00008000" name="SRTSM"/>
          <bitfield caption="Enable PFC Priority-based Pause Reception" mask="0x00010000" name="ENPBPR"/>
          <bitfield caption="Transmit PFC Priority-based Pause Frame" mask="0x00020000" name="TXPBPF"/>
          <bitfield caption="Flush Next Packet" mask="0x00040000" name="FNP"/>
        </register>
        <register caption="Network Configuration Register" name="GMAC_NCFGR" offset="0x004" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Discard Non-VLAN FRAMES" mask="0x00000004" name="DNVLAN"/>
          <bitfield caption="Jumbo Frame Size" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTIHEN"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNIHEN"/>
          <bitfield caption="1536 Maximum Frame Size" mask="0x00000100" name="MAXFS"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PEN"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RXBUFO"/>
          <bitfield caption="Length Field Error Frame Discard" mask="0x00010000" name="LFERD"/>
          <bitfield caption="Remove FCS" mask="0x00020000" name="RFCS"/>
          <bitfield caption="MDC CLock Division" mask="0x001C0000" name="CLK" values="GMAC_NCFGR__CLK"/>
          <bitfield caption="Data Bus Width" mask="0x00600000" name="DBW"/>
          <bitfield caption="Disable Copy of Pause Frames" mask="0x00800000" name="DCPF"/>
          <bitfield caption="Receive Checksum Offload Enable" mask="0x01000000" name="RXCOEN"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x02000000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x04000000" name="IRXFCS"/>
          <bitfield caption="IP Stretch Enable" mask="0x10000000" name="IPGSEN"/>
          <bitfield caption="Receive Bad Preamble" mask="0x20000000" name="RXBP"/>
          <bitfield caption="Ignore IPG GRXER" mask="0x40000000" name="IRXER"/>
        </register>
        <register caption="Network Status Register" name="GMAC_NSR" offset="0x008" rw="R" size="4">
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Idle" mask="0x00000004" name="IDLE"/>
        </register>
        <register caption="User Register" name="GMAC_UR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="MII Mode" mask="0x00000001" name="MII"/>
        </register>
        <register caption="DMA Configuration Register" name="GMAC_DCFGR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Fixed Burst Length for DMA Data Operations:" mask="0x0000001F" name="FBLDO" values="GMAC_DCFGR__FBLDO"/>
          <bitfield caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x00000040" name="ESMA"/>
          <bitfield caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x00000080" name="ESPA"/>
          <bitfield caption="Receiver Packet Buffer Memory Size Select" mask="0x00000300" name="RXBMS" values="GMAC_DCFGR__RXBMS"/>
          <bitfield caption="Transmitter Packet Buffer Memory Size Select" mask="0x00000400" name="TXPBMS"/>
          <bitfield caption="Transmitter Checksum Generation Offload Enable" mask="0x00000800" name="TXCOEN"/>
          <bitfield caption="DMA Receive Buffer Size" mask="0x00FF0000" name="DRBS"/>
          <bitfield caption="DMA Discard Receive Packets" mask="0x01000000" name="DDRP"/>
        </register>
        <register caption="Transmit Status Register" name="GMAC_TSR" offset="0x014" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000004" name="RLE"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TXGO"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000010" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="TXCOMP"/>
          <bitfield caption="HRESP Not OK" mask="0x00000100" name="HRESP"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register" name="GMAC_RBQB" offset="0x018" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register" name="GMAC_TBQB" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="GMAC_RSR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000008" name="HNO"/>
        </register>
        <register caption="Interrupt Status Register" name="GMAC_ISR" offset="0x024" rw="R" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Enable Register" name="GMAC_IER" offset="0x028" rw="W" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Disable Register" name="GMAC_IDR" offset="0x02C" rw="W" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Mask Register" name="GMAC_IMR" offset="0x030" rw="RW" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
        </register>
        <register caption="PHY Maintenance Register" name="GMAC_MAN" offset="0x034" rw="RW" size="4">
          <bitfield caption="PHY Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Write Ten" mask="0x00030000" name="WTN"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Operation" mask="0x30000000" name="OP"/>
          <bitfield caption="Clause 22 Operation" mask="0x40000000" name="CLTTO"/>
          <bitfield caption="Write ZERO" mask="0x80000000" name="WZO"/>
        </register>
        <register caption="Received Pause Quantum Register" name="GMAC_RPQ" offset="0x038" rw="R" size="4">
          <bitfield caption="Received Pause Quantum" mask="0x0000FFFF" name="RPQ"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="GMAC_TPQ" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="TX Partial Store and Forward Register" name="GMAC_TPSF" offset="0x040" rw="RW" size="4">
          <bitfield caption="Transmit Partial Store and Forward Address" mask="0x00000FFF" name="TPB1ADR"/>
          <bitfield caption="Enable TX Partial Store and Forward Operation" mask="0x80000000" name="ENTXP"/>
        </register>
        <register caption="RX Partial Store and Forward Register" name="GMAC_RPSF" offset="0x044" rw="RW" size="4">
          <bitfield caption="Receive Partial Store and Forward Address" mask="0x00000FFF" name="RPB1ADR"/>
          <bitfield caption="Enable RX Partial Store and Forward Operation" mask="0x80000000" name="ENRXP"/>
        </register>
        <register caption="RX Jumbo Frame Max Length Register" name="GMAC_RJFML" offset="0x048" rw="RW" size="4">
          <bitfield caption="Frame Max Length" mask="0x00003FFF" name="FML"/>
        </register>
        <register caption="Hash Register Bottom" name="GMAC_HRB" offset="0x080" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top" name="GMAC_HRT" offset="0x084" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Bottom Register" name="GMAC_SAB1" offset="0x088" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top Register" name="GMAC_SAT1" offset="0x08C" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Bottom Register" name="GMAC_SAB2" offset="0x090" rw="RW" size="4">
          <bitfield caption="Specific Address 2" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Top Register" name="GMAC_SAT2" offset="0x094" rw="RW" size="4">
          <bitfield caption="Specific Address 2" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Bottom Register" name="GMAC_SAB3" offset="0x098" rw="RW" size="4">
          <bitfield caption="Specific Address 3" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Top Register" name="GMAC_SAT3" offset="0x09C" rw="RW" size="4">
          <bitfield caption="Specific Address 3" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Bottom Register" name="GMAC_SAB4" offset="0x0A0" rw="RW" size="4">
          <bitfield caption="Specific Address 4" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Top Register" name="GMAC_SAT4" offset="0x0A4" rw="RW" size="4">
          <bitfield caption="Specific Address 4" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Type ID Match 1 Register" name="GMAC_TIDM1" offset="0x0A8" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID1"/>
        </register>
        <register caption="Type ID Match 2 Register" name="GMAC_TIDM2" offset="0x0AC" rw="RW" size="4">
          <bitfield caption="Type ID Match 2" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID2"/>
        </register>
        <register caption="Type ID Match 3 Register" name="GMAC_TIDM3" offset="0x0B0" rw="RW" size="4">
          <bitfield caption="Type ID Match 3" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID3"/>
        </register>
        <register caption="Type ID Match 4 Register" name="GMAC_TIDM4" offset="0x0B4" rw="RW" size="4">
          <bitfield caption="Type ID Match 4" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID4"/>
        </register>
        <register caption="Wake on LAN Register" name="GMAC_WOL" offset="0x0B8" rw="RW" size="4">
          <bitfield caption="ARP Request IP Address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic Packet Event Enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP Request IP Address" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific Address Register 1 Event Enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast Hash Event Enable" mask="0x00080000" name="MTI"/>
        </register>
        <register caption="IPG Stretch Register" name="GMAC_IPGS" offset="0x0BC" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x0000FFFF" name="FL"/>
        </register>
        <register caption="Stacked VLAN Register" name="GMAC_SVLAN" offset="0x0C0" rw="RW" size="4">
          <bitfield caption="User Defined VLAN_TYPE Field" mask="0x0000FFFF" name="VLAN_TYPE"/>
          <bitfield caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" name="ESVLAN"/>
        </register>
        <register caption="Transmit PFC Pause Register" name="GMAC_TPFCP" offset="0x0C4" rw="RW" size="4">
          <bitfield caption="Priority Enable Vector" mask="0x000000FF" name="PEV"/>
          <bitfield caption="Pause Quantum" mask="0x0000FF00" name="PQ"/>
        </register>
        <register caption="Specific Address 1 Mask Bottom Register" name="GMAC_SAMB1" offset="0x0C8" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Mask Top Register" name="GMAC_SAMT1" offset="0x0CC" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="1588 Timer Nanosecond Comparison Register" name="GMAC_NSC" offset="0x0DC" rw="RW" size="4">
          <bitfield caption="1588 Timer Nanosecond Comparison Value" mask="0x003FFFFF" name="NANOSEC"/>
        </register>
        <register caption="1588 Timer Second Comparison Low Register" name="GMAC_SCL" offset="0x0E0" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF" name="SEC"/>
        </register>
        <register caption="1588 Timer Second Comparison High Register" name="GMAC_SCH" offset="0x0E4" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0x0000FFFF" name="SEC"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds High Register" name="GMAC_EFTSH" offset="0x0E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds High Register" name="GMAC_EFRSH" offset="0x0EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds High Register" name="GMAC_PEFTSH" offset="0x0F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds High Register" name="GMAC_PEFRSH" offset="0x0F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="Module ID Register" name="GMAC_MID" offset="0x0FC" rw="R" size="4">
          <bitfield caption="Module Revision" mask="0x0000FFFF" name="MREV"/>
          <bitfield caption="Module Identification Number" mask="0xFFFF0000" name="MID"/>
        </register>
        <register caption="Octets Transmitted Low Register" name="GMAC_OTLO" offset="0x100" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0xFFFFFFFF" name="TXO"/>
        </register>
        <register caption="Octets Transmitted High Register" name="GMAC_OTHI" offset="0x104" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0x0000FFFF" name="TXO"/>
        </register>
        <register caption="Frames Transmitted Register" name="GMAC_FT" offset="0x108" rw="R" size="4">
          <bitfield caption="Frames Transmitted without Error" mask="0xFFFFFFFF" name="FTX"/>
        </register>
        <register caption="Broadcast Frames Transmitted Register" name="GMAC_BCFT" offset="0x10C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF" name="BFTX"/>
        </register>
        <register caption="Multicast Frames Transmitted Register" name="GMAC_MFT" offset="0x110" rw="R" size="4">
          <bitfield caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF" name="MFTX"/>
        </register>
        <register caption="Pause Frames Transmitted Register" name="GMAC_PFT" offset="0x114" rw="R" size="4">
          <bitfield caption="Pause Frames Transmitted Register" mask="0x0000FFFF" name="PFTX"/>
        </register>
        <register caption="64 Byte Frames Transmitted Register" name="GMAC_BFT64" offset="0x118" rw="R" size="4">
          <bitfield caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="65 to 127 Byte Frames Transmitted Register" name="GMAC_TBFT127" offset="0x11C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="128 to 255 Byte Frames Transmitted Register" name="GMAC_TBFT255" offset="0x120" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="256 to 511 Byte Frames Transmitted Register" name="GMAC_TBFT511" offset="0x124" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Transmitted Register" name="GMAC_TBFT1023" offset="0x128" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Transmitted Register" name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Greater Than 1518 Byte Frames Transmitted Register" name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4">
          <bitfield caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Transmit Underruns Register" name="GMAC_TUR" offset="0x134" rw="R" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000003FF" name="TXUNR"/>
        </register>
        <register caption="Single Collision Frames Register" name="GMAC_SCF" offset="0x138" rw="R" size="4">
          <bitfield caption="Single Collision" mask="0x0003FFFF" name="SCOL"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="GMAC_MCF" offset="0x13C" rw="R" size="4">
          <bitfield caption="Multiple Collision" mask="0x0003FFFF" name="MCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="GMAC_EC" offset="0x140" rw="R" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000003FF" name="XCOL"/>
        </register>
        <register caption="Late Collisions Register" name="GMAC_LC" offset="0x144" rw="R" size="4">
          <bitfield caption="Late Collisions" mask="0x000003FF" name="LCOL"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="GMAC_DTF" offset="0x148" rw="R" size="4">
          <bitfield caption="Deferred Transmission" mask="0x0003FFFF" name="DEFT"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="GMAC_CSE" offset="0x14C" rw="R" size="4">
          <bitfield caption="Carrier Sense Error" mask="0x000003FF" name="CSR"/>
        </register>
        <register caption="Octets Received Low Received Register" name="GMAC_ORLO" offset="0x150" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0xFFFFFFFF" name="RXO"/>
        </register>
        <register caption="Octets Received High Received Register" name="GMAC_ORHI" offset="0x154" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0x0000FFFF" name="RXO"/>
        </register>
        <register caption="Frames Received Register" name="GMAC_FR" offset="0x158" rw="R" size="4">
          <bitfield caption="Frames Received without Error" mask="0xFFFFFFFF" name="FRX"/>
        </register>
        <register caption="Broadcast Frames Received Register" name="GMAC_BCFR" offset="0x15C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF" name="BFRX"/>
        </register>
        <register caption="Multicast Frames Received Register" name="GMAC_MFR" offset="0x160" rw="R" size="4">
          <bitfield caption="Multicast Frames Received without Error" mask="0xFFFFFFFF" name="MFRX"/>
        </register>
        <register caption="Pause Frames Received Register" name="GMAC_PFR" offset="0x164" rw="R" size="4">
          <bitfield caption="Pause Frames Received Register" mask="0x0000FFFF" name="PFRX"/>
        </register>
        <register caption="64 Byte Frames Received Register" name="GMAC_BFR64" offset="0x168" rw="R" size="4">
          <bitfield caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="65 to 127 Byte Frames Received Register" name="GMAC_TBFR127" offset="0x16C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="128 to 255 Byte Frames Received Register" name="GMAC_TBFR255" offset="0x170" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="256 to 511 Byte Frames Received Register" name="GMAC_TBFR511" offset="0x174" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Received Register" name="GMAC_TBFR1023" offset="0x178" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Received Register" name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1519 to Maximum Byte Frames Received Register" name="GMAC_TMXBFR" offset="0x180" rw="R" size="4">
          <bitfield caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="Undersize Frames Received Register" name="GMAC_UFR" offset="0x184" rw="R" size="4">
          <bitfield caption="Undersize Frames Received" mask="0x000003FF" name="UFRX"/>
        </register>
        <register caption="Oversize Frames Received Register" name="GMAC_OFR" offset="0x188" rw="R" size="4">
          <bitfield caption="Oversized Frames Received" mask="0x000003FF" name="OFRX"/>
        </register>
        <register caption="Jabbers Received Register" name="GMAC_JR" offset="0x18C" rw="R" size="4">
          <bitfield caption="Jabbers Received" mask="0x000003FF" name="JRX"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="GMAC_FCSE" offset="0x190" rw="R" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000003FF" name="FCKR"/>
        </register>
        <register caption="Length Field Frame Errors Register" name="GMAC_LFFE" offset="0x194" rw="R" size="4">
          <bitfield caption="Length Field Frame Errors" mask="0x000003FF" name="LFER"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="GMAC_RSE" offset="0x198" rw="R" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000003FF" name="RXSE"/>
        </register>
        <register caption="Alignment Errors Register" name="GMAC_AE" offset="0x19C" rw="R" size="4">
          <bitfield caption="Alignment Errors" mask="0x000003FF" name="AER"/>
        </register>
        <register caption="Receive Resource Errors Register" name="GMAC_RRE" offset="0x1A0" rw="R" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0003FFFF" name="RXRER"/>
        </register>
        <register caption="Receive Overrun Register" name="GMAC_ROE" offset="0x1A4" rw="R" size="4">
          <bitfield caption="Receive Overruns" mask="0x000003FF" name="RXOVR"/>
        </register>
        <register caption="IP Header Checksum Errors Register" name="GMAC_IHCE" offset="0x1A8" rw="R" size="4">
          <bitfield caption="IP Header Checksum Errors" mask="0x000000FF" name="HCKER"/>
        </register>
        <register caption="TCP Checksum Errors Register" name="GMAC_TCE" offset="0x1AC" rw="R" size="4">
          <bitfield caption="TCP Checksum Errors" mask="0x000000FF" name="TCKER"/>
        </register>
        <register caption="UDP Checksum Errors Register" name="GMAC_UCE" offset="0x1B0" rw="R" size="4">
          <bitfield caption="UDP Checksum Errors" mask="0x000000FF" name="UCKER"/>
        </register>
        <register caption="1588 Timer Increment Sub-nanoseconds Register" name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Lower Significant Bits of Timer Increment Register" mask="0x0000FFFF" name="LSBTIR"/>
        </register>
        <register caption="1588 Timer Seconds High Register" name="GMAC_TSH" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0x0000FFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Seconds Low Register" name="GMAC_TSL" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0xFFFFFFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Nanoseconds Register" name="GMAC_TN" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF" name="TNS"/>
        </register>
        <register caption="1588 Timer Adjust Register" name="GMAC_TA" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Increment/Decrement" mask="0x3FFFFFFF" name="ITDT"/>
          <bitfield caption="Adjust 1588 Timer" mask="0x80000000" name="ADJ"/>
        </register>
        <register caption="1588 Timer Increment Register" name="GMAC_TI" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Count Nanoseconds" mask="0x000000FF" name="CNS"/>
          <bitfield caption="Alternative Count Nanoseconds" mask="0x0000FF00" name="ACNS"/>
          <bitfield caption="Number of Increments" mask="0x00FF0000" name="NIT"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds Low Register" name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Transmitted Nanoseconds Register" name="GMAC_EFTN" offset="0x1E4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds Low Register" name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Nanoseconds Register" name="GMAC_EFRN" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds Low Register" name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Nanoseconds Register" name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds Low Register" name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Nanoseconds Register" name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue  (index = 1) 0" name="GMAC_ISRPQ0" offset="0x400" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue  (index = 1) 1" name="GMAC_ISRPQ1" offset="0x404" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register Priority Queue  (index = 1) 0" name="GMAC_TBQBAPQ0" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register Priority Queue  (index = 1) 1" name="GMAC_TBQBAPQ1" offset="0x444" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="TXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register Priority Queue  (index = 1) 0" name="GMAC_RBQBAPQ0" offset="0x480" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register Priority Queue  (index = 1) 1" name="GMAC_RBQBAPQ1" offset="0x484" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue  (index = 1) 0" name="GMAC_RBSRPQ0" offset="0x4A0" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue  (index = 1) 1" name="GMAC_RBSRPQ1" offset="0x4A4" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Credit-Based Shaping Control Register" name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Queue B CBS Enable" mask="0x00000001" name="QBE"/>
          <bitfield caption="Queue A CBS Enable" mask="0x00000002" name="QAE"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue A" name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue B" name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue  (index = 0) 0" name="GMAC_ST1RPQ0" offset="0x500" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue  (index = 0) 1" name="GMAC_ST1RPQ1" offset="0x504" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue  (index = 0) 2" name="GMAC_ST1RPQ2" offset="0x508" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue  (index = 0) 3" name="GMAC_ST1RPQ3" offset="0x50C" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 0" name="GMAC_ST2RPQ0" offset="0x540" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 1" name="GMAC_ST2RPQ1" offset="0x544" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 2" name="GMAC_ST2RPQ2" offset="0x548" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 3" name="GMAC_ST2RPQ3" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 4" name="GMAC_ST2RPQ4" offset="0x550" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 5" name="GMAC_ST2RPQ5" offset="0x554" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 6" name="GMAC_ST2RPQ6" offset="0x558" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue  (index = 0) 7" name="GMAC_ST2RPQ7" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Queue Number (0-2)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue  (index = 1) 0" name="GMAC_IERPQ0" offset="0x600" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue  (index = 1) 1" name="GMAC_IERPQ1" offset="0x604" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue  (index = 1) 0" name="GMAC_IDRPQ0" offset="0x620" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue  (index = 1) 1" name="GMAC_IDRPQ1" offset="0x624" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue  (index = 1) 0" name="GMAC_IMRPQ0" offset="0x640" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue  (index = 1) 1" name="GMAC_IMRPQ1" offset="0x644" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register  (index = 0) 0" name="GMAC_ST2ER0" offset="0x6E0" rw="RW" size="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register  (index = 0) 1" name="GMAC_ST2ER1" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register  (index = 0) 2" name="GMAC_ST2ER2" offset="0x6E8" rw="RW" size="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register  (index = 0) 3" name="GMAC_ST2ER3" offset="0x6EC" rw="RW" size="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 0)" name="GMAC_ST2CW00" offset="0x700" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 0)" name="GMAC_ST2CW10" offset="0x704" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW10__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 1)" name="GMAC_ST2CW01" offset="0x708" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 1)" name="GMAC_ST2CW11" offset="0x70C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW11__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 2)" name="GMAC_ST2CW02" offset="0x710" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 2)" name="GMAC_ST2CW12" offset="0x714" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW12__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 3)" name="GMAC_ST2CW03" offset="0x718" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 3)" name="GMAC_ST2CW13" offset="0x71C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW13__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 4)" name="GMAC_ST2CW04" offset="0x720" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 4)" name="GMAC_ST2CW14" offset="0x724" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW14__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 5)" name="GMAC_ST2CW05" offset="0x728" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 5)" name="GMAC_ST2CW15" offset="0x72C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW15__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 6)" name="GMAC_ST2CW06" offset="0x730" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 6)" name="GMAC_ST2CW16" offset="0x734" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW16__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 7)" name="GMAC_ST2CW07" offset="0x738" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 7)" name="GMAC_ST2CW17" offset="0x73C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW17__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 8)" name="GMAC_ST2CW08" offset="0x740" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 8)" name="GMAC_ST2CW18" offset="0x744" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW18__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 9)" name="GMAC_ST2CW09" offset="0x748" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 9)" name="GMAC_ST2CW19" offset="0x74C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW19__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 10)" name="GMAC_ST2CW010" offset="0x750" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 10)" name="GMAC_ST2CW110" offset="0x754" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW110__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 11)" name="GMAC_ST2CW011" offset="0x758" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 11)" name="GMAC_ST2CW111" offset="0x75C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW111__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 12)" name="GMAC_ST2CW012" offset="0x760" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 12)" name="GMAC_ST2CW112" offset="0x764" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW112__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 13)" name="GMAC_ST2CW013" offset="0x768" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 13)" name="GMAC_ST2CW113" offset="0x76C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW113__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 14)" name="GMAC_ST2CW014" offset="0x770" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 14)" name="GMAC_ST2CW114" offset="0x774" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW114__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 15)" name="GMAC_ST2CW015" offset="0x778" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 15)" name="GMAC_ST2CW115" offset="0x77C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW115__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 16)" name="GMAC_ST2CW016" offset="0x780" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 16)" name="GMAC_ST2CW116" offset="0x784" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW116__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 17)" name="GMAC_ST2CW017" offset="0x788" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 17)" name="GMAC_ST2CW117" offset="0x78C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW117__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 18)" name="GMAC_ST2CW018" offset="0x790" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 18)" name="GMAC_ST2CW118" offset="0x794" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW118__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 19)" name="GMAC_ST2CW019" offset="0x798" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 19)" name="GMAC_ST2CW119" offset="0x79C" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW119__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 20)" name="GMAC_ST2CW020" offset="0x7A0" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 20)" name="GMAC_ST2CW120" offset="0x7A4" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW120__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 21)" name="GMAC_ST2CW021" offset="0x7A8" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 21)" name="GMAC_ST2CW121" offset="0x7AC" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW121__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 22)" name="GMAC_ST2CW022" offset="0x7B0" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 22)" name="GMAC_ST2CW122" offset="0x7B4" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW122__OFFSSTRT"/>
        </register>
        <register caption="Screening Type 2 Compare Word 0 Register  (index = 23)" name="GMAC_ST2CW023" offset="0x7B8" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register  (index = 23)" name="GMAC_ST2CW123" offset="0x7BC" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW123__OFFSSTRT"/>
        </register>
      </register-group>
      <value-group caption="" name="GMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 48 (MCK up to 120 MHz)" name="MCK_48" value="0x3"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x4"/>
        <value caption="MCK divided by 96 (MCK up to 240 MHz)" name="MCK_96" value="0x5"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__FBLDO">
        <value caption="00001: Always use SINGLE AHB bursts" name="SINGLE" value="0x1"/>
        <value caption="001xx: Attempt to use INCR4 AHB bursts (Default)" name="INCR4" value="0x4"/>
        <value caption="01xxx: Attempt to use INCR8 AHB bursts" name="INCR8" value="0x8"/>
        <value caption="1xxxx: Attempt to use INCR16 AHB bursts" name="INCR16" value="0x10"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__RXBMS">
        <value caption="4/8 Kbyte Memory Size" name="EIGHTH" value="0x0"/>
        <value caption="4/4 Kbytes Memory Size" name="QUARTER" value="0x1"/>
        <value caption="4/2 Kbytes Memory Size" name="HALF" value="0x2"/>
        <value caption="4 Kbytes Memory Size" name="FULL" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW10__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW11__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW12__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW13__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW14__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW15__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW16__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW17__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW18__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW19__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW110__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW111__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW112__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW113__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW114__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW115__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW116__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW117__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW118__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW119__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW120__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW121__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW122__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
      <value-group caption="" name="GMAC_ST2CW123__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
    </module>
    <module caption="Inter-IC Sound Controller" name="I2SC" version="11241H">
      <register-group name="I2SC">
        <register caption="Control Register" name="I2SC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Receiver Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Clocks Enable" mask="0x00000004" name="CKEN"/>
          <bitfield caption="Clocks Disable" mask="0x00000008" name="CKDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000020" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="I2SC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Inter-IC Sound Controller Mode" mask="0x00000001" name="MODE" values="I2SC_MR__MODE"/>
          <bitfield caption="Data Word Length" mask="0x0000001C" name="DATALENGTH" values="I2SC_MR__DATALENGTH"/>
          <bitfield caption="I2S or TDM Format" mask="0x000000C0" name="FORMAT" values="I2SC_MR__FORMAT"/>
          <bitfield caption="Receive Mono" mask="0x00000100" name="RXMONO"/>
          <bitfield caption="Single or Multiple" mask="0x00000200" name="RXDMA"/>
          <bitfield caption="Loop-back Test Mode" mask="0x00000400" name="RXLOOP"/>
          <bitfield caption="Transmit Mono" mask="0x00001000" name="TXMONO"/>
          <bitfield caption="Single or Multiple" mask="0x00002000" name="TXDMA"/>
          <bitfield caption="Transmit Data when Underrun" mask="0x00004000" name="TXSAME"/>
          <bitfield caption="Number of TDM Channels-1" mask="0x00070000" name="NBCHAN"/>
          <bitfield caption="TDM Frame Synchronization" mask="0x00C00000" name="TDMFS" values="I2SC_MR__TDMFS"/>
          <bitfield caption="Master Clock to fs Ratio" mask="0x3F000000" name="IMCKFS" values="I2SC_MR__IMCKFS"/>
          <bitfield caption="Master Clock Mode" mask="0x40000000" name="IMCKMODE"/>
          <bitfield caption="I2SWS TDM Slot Width" mask="0x80000000" name="IWS"/>
        </register>
        <register caption="Status Register" name="I2SC_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receiver Enabled" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Ready" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmitter Enabled" mask="0x00000010" name="TXEN"/>
          <bitfield caption="Transmit Ready" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underrun" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Channel" mask="0x0000FF00" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Channel" mask="0x00F00000" name="TXURCH30"/>
          <bitfield caption="Transmit Underrun Channel" mask="0x0F000000" name="TXURCH74"/>
        </register>
        <register caption="Status Clear Register" name="I2SC_SCR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Clear" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Clear" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Clear" mask="0x0000FF00" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel for Channel 30 Status Clear" mask="0x00F00000" name="TXURCH30"/>
          <bitfield caption="Transmit Underrun Per Channel for Channel 74 Status Clear" mask="0x0F000000" name="TXURCH74"/>
        </register>
        <register caption="Status Set Register" name="I2SC_SSR" offset="0x10" rw="W" size="4">
          <bitfield caption="Receive Overrun Status Set" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Underrun Status Set" mask="0x00000040" name="TXUR"/>
          <bitfield caption="Receive Overrun Per Channel Status Set" mask="0x0000FF00" name="RXORCH"/>
          <bitfield caption="Transmit Underrun Per Channel for Channel 30 Status Set" mask="0x00F00000" name="TXURCH30"/>
          <bitfield caption="Transmit Underrun Per Channel for Channel 74 Status Set" mask="0x0F000000" name="TXURCH74"/>
        </register>
        <register caption="Interrupt Enable Register" name="I2SC_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Enable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Enable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Disable Register" name="I2SC_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Interrupt Mask Register" name="I2SC_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Receiver Overrun Interrupt Disable" mask="0x00000004" name="RXOR"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000020" name="TXRDY"/>
          <bitfield caption="Transmit Underflow Interrupt Disable" mask="0x00000040" name="TXUR"/>
        </register>
        <register caption="Receiver Holding Register" name="I2SC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receiver Holding Register" mask="0xFFFFFFFF" name="RHR"/>
        </register>
        <register caption="Transmitter Holding Register" name="I2SC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmitter Holding Register" mask="0xFFFFFFFF" name="THR"/>
        </register>
        <register caption="Version Register" name="I2SC_VERSION" offset="0x28" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="I2SC_MR__MODE">
        <value caption="I2SCK and i2SWS pin inputs used as bit clock and word select/frame synchronization." name="SLAVE" value="0"/>
        <value caption="Bit clock and word select/frame synchronization generated by I2SC from MCK and output to I2SCK and I2SWS pins. MCK is output as master clock on I2SMCK if I2SC_MR.IMCKMODE is set." name="MASTER" value="1"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__DATALENGTH">
        <value caption="Data length is set to 32 bits" name="_32_BITS" value="0x0"/>
        <value caption="Data length is set to 24 bits" name="_24_BITS" value="0x1"/>
        <value caption="Data length is set to 20 bits" name="_20_BITS" value="0x2"/>
        <value caption="Data length is set to 18 bits" name="_18_BITS" value="0x3"/>
        <value caption="Data length is set to 16 bits" name="_16_BITS" value="0x4"/>
        <value caption="Data length is set to 16-bit compact stereo. Left sample in bits 15:0 and right sample in bits 31:16 of same word." name="_16_BITS_COMPACT" value="0x5"/>
        <value caption="Data length is set to 8 bits" name="_8_BITS" value="0x6"/>
        <value caption="Data length is set to 8-bit compact stereo. Left sample in bits 7:0 and right sample in bits 15:8 of the same word." name="_8_BITS_COMPACT" value="0x7"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__FORMAT">
        <value caption="I2S format, stereo with I2SWS low for left channel, and MSB of sample starting one I2SCK period after I2SWS edge" name="I2S" value="0x0"/>
        <value caption="Left-justified format, stereo with I2SWS high for left channel, and MSB of sample starting on I2SWS edge" name="LJ" value="0x1"/>
        <value caption="TDM format, with (NBCHAN + 1) channels, I2SWS high at beginning of first channel, and MSB of sample starting one ISCK period after I2SWS edge" name="TDM" value="0x2"/>
        <value caption="TDM format, left-justified, with (NBCHAN + 1) channels, I2SWS high at beginning of first channel, and MSB of sample starting on I2SWS edge" name="TDMLJ" value="0x3"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__TDMFS">
        <value caption="I2SWS pulse is high for one time slot at beginning of frame" name="SLOT" value="0x0"/>
        <value caption="I2SWS pulse is high for half the time slots at beginning of frame, i.e., half the IWS period" name="HALF" value="0x1"/>
        <value caption="I2SWS pulse is high for one bit period at beginning of frame, i.e., one ISCK period" name="BIT" value="0x2"/>
      </value-group>
      <value-group caption="" name="I2SC_MR__IMCKFS">
        <value caption="Sample frequency ratio set to 32 for two channels, set to 64 for 4 channels, set to 96 for 6 channels and set to 128 for 8 channels." name="M2SF32_64_96_128" value="0x0"/>
        <value caption="Sample frequency ratio set to 64 for two channels, set to 128 for 4 channels, set to 192 for 6 channels and set to 256 for 8 channels." name="M2SF64_128_192_256" value="0x1"/>
        <value caption="Sample frequency ratio set to 96 for two channels, set to 192 for 4 channels and set to 384 for 8 channels" name="M2SF96_192_384" value="0x2"/>
        <value caption="Sample frequency ratio set to 128 for two channels, set to 256 for 4 channels set to 384 for 6 channels and set to 512 for 8 channels." name="M2SF128_256_384_512" value="0x3"/>
        <value caption="Sample frequency ratio set to 192 for two channels, set to 384 for 4 channels and set to 768 for 8 channels." name="M2SF192_384_768" value="0x5"/>
        <value caption="Sample frequency ratio set to 256 for two channels, set to 512 for 4 channels, set to 768 for 6 channels and set to 1024 for 8 channels." name="M2SF256_512_768_1024" value="0x7"/>
        <value caption="Sample frequency ratio set to 384 for two channels, set to 768 for 4 channels and set to 1536 for 8 channels." name="M2SF384_768_1536" value="0xB"/>
        <value caption="Sample frequency ratio set to 512 for two channels, set to 1024 for 4 channels, set to 1536 for 6 channels and set to 2048 for 8 channels." name="M2SF512_1024_1536_2048" value="0xF"/>
        <value caption="Sample frequency ratio set to 768 for two channels and set to 1536 for 4 channels." name="M2SF768_1536" value="0x17"/>
        <value caption="Sample frequency ratio set to 1024 for two channels and set to 2048 for 4 channels." name="M2SF1024_2048" value="0x1F"/>
        <value caption="Sample frequency ratio set to 1536." name="M2SF1536" value="0x2F"/>
        <value caption="Sample frequency ratio set to 2048." name="M2SF2048" value="0x3F"/>
      </value-group>
    </module>
    <module caption="Integrity Check Monitor" name="ICM" version="11105F">
      <register-group name="ICM">
        <register caption="Configuration Register" name="ICM_CFG" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Back Disable" mask="0x00000001" name="WBDIS"/>
          <bitfield caption="End of Monitoring Disable" mask="0x00000002" name="EOMDIS"/>
          <bitfield caption="Secondary List Branching Disable" mask="0x00000004" name="SLBDIS"/>
          <bitfield caption="Bus Burden Control" mask="0x000000F0" name="BBC"/>
          <bitfield caption="Automatic Switch To Compare Digest" mask="0x00000100" name="ASCD"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000200" name="DUALBUFF"/>
          <bitfield caption="User Initial Hash Value" mask="0x00001000" name="UIHASH"/>
          <bitfield caption="User SHA Algorithm" mask="0x0000E000" name="UALGO" values="ICM_CFG__UALGO"/>
          <bitfield caption="Region Hash Area Protection" mask="0x003F0000" name="HAPROT"/>
          <bitfield caption="Region Descriptor Area Protection" mask="0x3F000000" name="DAPROT"/>
        </register>
        <register caption="Control Register" name="ICM_CTRL" offset="0x04" rw="W" size="4">
          <bitfield caption="ICM Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="ICM Disable Register" mask="0x00000002" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000004" name="SWRST"/>
          <bitfield caption="Recompute Internal Hash" mask="0x000000F0" name="REHASH"/>
          <bitfield caption="Region Monitoring Disable" mask="0x00000F00" name="RMDIS"/>
          <bitfield caption="Region Monitoring Enable" mask="0x0000F000" name="RMEN"/>
        </register>
        <register caption="Status Register" name="ICM_SR" offset="0x08" rw="W" size="4">
          <bitfield caption="ICM Controller Enable Register" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Region Monitoring Disabled Raw Status" mask="0x00000F00" name="RAWRMDIS"/>
          <bitfield caption="Region Monitoring Disabled Status" mask="0x0000F000" name="RMDIS"/>
        </register>
        <register caption="Interrupt Enable Register" name="ICM_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Enable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Enable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Enable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition detected Interrupt Enable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Enable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Enable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="ICM_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Disable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Disable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Disable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Disable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition detected Interrupt Disable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Disable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="ICM_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Region Hash Completed Interrupt Mask" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Mask" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Mask" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Mask" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Mask" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Mask" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Mask" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="ICM_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Region Hash Completed" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Detected" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Status" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Undefined Access Status Register" name="ICM_UASR" offset="0x20" rw="R" size="4">
          <bitfield caption="Undefined Register Access Trace" mask="0x00000007" name="URAT" values="ICM_UASR__URAT"/>
        </register>
        <register caption="Region Descriptor Area Start Address Register" name="ICM_DSCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Descriptor Area Start Address" mask="0xFFFFFFC0" name="DASA"/>
        </register>
        <register caption="Region Hash Area Start Address Register" name="ICM_HASH" offset="0x34" rw="RW" size="4">
          <bitfield caption="Hash Area Start Address" mask="0xFFFFFF00" name="HASA"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 0" name="ICM_UIHVAL0" offset="0x38" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 1" name="ICM_UIHVAL1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 2" name="ICM_UIHVAL2" offset="0x40" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 3" name="ICM_UIHVAL3" offset="0x44" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 4" name="ICM_UIHVAL4" offset="0x48" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 5" name="ICM_UIHVAL5" offset="0x4C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 6" name="ICM_UIHVAL6" offset="0x50" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 7" name="ICM_UIHVAL7" offset="0x54" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 8" name="ICM_UIHVAL8" offset="0x58" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 9" name="ICM_UIHVAL9" offset="0x5C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 10" name="ICM_UIHVAL10" offset="0x60" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 11" name="ICM_UIHVAL11" offset="0x64" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 12" name="ICM_UIHVAL12" offset="0x68" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 13" name="ICM_UIHVAL13" offset="0x6C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 14" name="ICM_UIHVAL14" offset="0x70" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 15" name="ICM_UIHVAL15" offset="0x74" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="Address Size Register" name="ICM_ADDRSIZE" offset="0xEC" rw="R" size="4">
          <bitfield caption="Peripheral Bus Address Area Size" mask="0x0000FFFF" name="ADDRSIZE"/>
        </register>
        <register caption="IP Name 1 Register 0" name="ICM_IPNAME0" offset="0xF0" rw="R" size="4">
          <bitfield caption="IP Name in ASCII Format" mask="0xFFFFFFFF" name="IPNAME"/>
        </register>
        <register caption="IP Name 1 Register 1" name="ICM_IPNAME1" offset="0xF4" rw="R" size="4">
          <bitfield caption="IP Name in ASCII Format" mask="0xFFFFFFFF" name="IPNAME"/>
        </register>
        <register caption="Feature Register" name="ICM_FEATURES" offset="0xF8" rw="R" size="4">
          <bitfield caption="Configurable Algorithms" mask="0x00000001" name="CFGALGO"/>
          <bitfield caption="Reserved for Future Use" mask="0x00000002" name="RFU"/>
          <bitfield caption="Configurable Processing Period" mask="0x00000004" name="CFGPP"/>
          <bitfield caption="Hardcoded Processing Period" mask="0x00000008" name="HDPP"/>
          <bitfield caption="Peripheral DMA Logic" mask="0x00000010" name="PDC"/>
          <bitfield caption="No Access to Intermediate State" mask="0x00000020" name="NAIS"/>
          <bitfield caption="Embedded LFSR" mask="0x00000040" name="EF"/>
          <bitfield caption="Scan Intrusion" mask="0x00000080" name="SI"/>
          <bitfield caption="Bridge Type" mask="0x00000100" name="BTYP"/>
          <bitfield caption="PDC Offset is 0x0C" mask="0x00000200" name="PDCOFF0C"/>
          <bitfield caption="SHA1 Hardcoded Mode" mask="0x00010000" name="HSHA1"/>
          <bitfield caption="SHA224 Hardcoded Mode" mask="0x00020000" name="HSHA224"/>
          <bitfield caption="SHA256 Hardcoded Mode" mask="0x00040000" name="HSHA256"/>
          <bitfield caption="SHA384 Hardcoded Mode" mask="0x00080000" name="HSHA384"/>
          <bitfield caption="SHA512 Hardcoded Mode" mask="0x00100000" name="HSHA512"/>
        </register>
        <register caption="Version Register" name="ICM_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="ICM_CFG__UALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA384 algorithm processed" name="SHA384" value="0x2"/>
        <value caption="SHA512 algorithm processed" name="SHA512" value="0x3"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
      </value-group>
      <value-group caption="" name="ICM_UASR__URAT">
        <value caption="Unspecified structure member set to one detected when the descriptor is loaded." name="UNSPEC_STRUCT_MEMBER" value="0x0"/>
        <value caption="ICM_CFG modified during active monitoring." name="ICM_CFG_MODIFIED" value="0x1"/>
        <value caption="ICM_DSCR modified during active monitoring." name="ICM_DSCR_MODIFIED" value="0x2"/>
        <value caption="ICM_HASH modified during active monitoring" name="ICM_HASH_MODIFIED" value="0x3"/>
        <value caption="Write-only register read access" name="READ_ACCESS" value="0x4"/>
      </value-group>
    </module>
    <module caption="Image Sensor Controller" name="ISC" version="11290A">
      <register-group name="ISC">
        <register caption="Control Enable Register" name="ISC_CTRLEN" offset="0x00" rw="W" size="4">
          <bitfield caption="Capture Input Stream Command" mask="0x00000001" name="CAPTURE"/>
          <bitfield caption="Update Profile" mask="0x00000002" name="UPPRO"/>
          <bitfield caption="Histogram Request" mask="0x00000004" name="HISREQ"/>
          <bitfield caption="Histogram Clear" mask="0x00000008" name="HISCLR"/>
        </register>
        <register caption="Control Disable Register" name="ISC_CTRLDIS" offset="0x04" rw="W" size="4">
          <bitfield caption="Capture Disable" mask="0x00000001" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
        </register>
        <register caption="Control Status Register" name="ISC_CTRLSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Capture pending" mask="0x00000001" name="CAPTURE"/>
          <bitfield caption="Profile Update Pending" mask="0x00000002" name="UPPRO"/>
          <bitfield caption="Histogram Request Pending" mask="0x00000004" name="HISREQ"/>
          <bitfield caption="Field Status (only relevant when the video stream is interlaced)" mask="0x00000010" name="FIELD"/>
          <bitfield caption="Synchronization In Progress" mask="0x80000000" name="SIP"/>
        </register>
        <register caption="Parallel Front End Configuration 0 Register" name="ISC_PFE_CFG0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Polarity" mask="0x00000001" name="HPOL"/>
          <bitfield caption="Vertical Synchronization Polarity" mask="0x00000002" name="VPOL"/>
          <bitfield caption="Pixel Clock Polarity" mask="0x00000004" name="PPOL"/>
          <bitfield caption="Field Polarity" mask="0x00000008" name="FPOL"/>
          <bitfield caption="Parallel Front End Mode" mask="0x00000070" name="MODE" values="ISC_PFE_CFG0__MODE"/>
          <bitfield caption="Continuous Acquisition" mask="0x00000080" name="CONT"/>
          <bitfield caption="Gated input clock" mask="0x00000100" name="GATED"/>
          <bitfield caption="CCIR656 input mode" mask="0x00000200" name="CCIR656"/>
          <bitfield caption="CCIR656 CRC Decoder" mask="0x00000400" name="CCIR_CRC"/>
          <bitfield caption="CCIR 10 bits or 8 bits" mask="0x00000800" name="CCIR10_8N"/>
          <bitfield caption="Column Cropping Enable" mask="0x00001000" name="COLEN"/>
          <bitfield caption="Row Cropping Enable" mask="0x00002000" name="ROWEN"/>
          <bitfield caption="Frame Skipping Counter" mask="0x00FF0000" name="SKIPCNT"/>
          <bitfield caption="CCIR Replication" mask="0x08000000" name="CCIR_REP"/>
          <bitfield caption="Bits Per Sample" mask="0x70000000" name="BPS" values="ISC_PFE_CFG0__BPS"/>
          <bitfield caption="Up Multiply with Replication" mask="0x80000000" name="REP"/>
        </register>
        <register caption="Parallel Front End Configuration 1 Register" name="ISC_PFE_CFG1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Column Minimum Limit" mask="0x0000FFFF" name="COLMIN"/>
          <bitfield caption="Column Maximum Limit" mask="0xFFFF0000" name="COLMAX"/>
        </register>
        <register caption="Parallel Front End Configuration 2 Register" name="ISC_PFE_CFG2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Row Minimum Limit" mask="0x0000FFFF" name="ROWMIN"/>
          <bitfield caption="Row Maximum Limit" mask="0xFFFF0000" name="ROWMAX"/>
        </register>
        <register caption="Clock Enable Register" name="ISC_CLKEN" offset="0x18" rw="W" size="4">
          <bitfield caption="ISP Clock Enable" mask="0x00000001" name="ICEN"/>
          <bitfield caption="Master Clock Enable" mask="0x00000002" name="MCEN"/>
        </register>
        <register caption="Clock Disable Register" name="ISC_CLKDIS" offset="0x1C" rw="W" size="4">
          <bitfield caption="ISP Clock Disable" mask="0x00000001" name="ICDIS"/>
          <bitfield caption="Master Clock Disable" mask="0x00000002" name="MCDIS"/>
          <bitfield caption="ISP Clock Software Reset" mask="0x00000100" name="ICSWRST"/>
          <bitfield caption="Master Clock Software Reset" mask="0x00000200" name="MCSWRST"/>
        </register>
        <register caption="Clock Status Register" name="ISC_CLKSR" offset="0x20" rw="R" size="4">
          <bitfield caption="ISP Clock Status Register" mask="0x00000001" name="ICSR"/>
          <bitfield caption="Master Clock Status Register" mask="0x00000002" name="MCSR"/>
          <bitfield caption="Synchronization In Progress" mask="0x80000000" name="SIP"/>
        </register>
        <register caption="Clock Configuration Register" name="ISC_CLKCFG" offset="0x24" rw="RW" size="4">
          <bitfield caption="ISP Clock Divider" mask="0x000000FF" name="ICDIV"/>
          <bitfield caption="ISP Clock Selection" mask="0x00000100" name="ICSEL"/>
          <bitfield caption="Master Clock Divider" mask="0x00FF0000" name="MCDIV"/>
          <bitfield caption="Master Clock Reference Clock Selection" mask="0x03000000" name="MCSEL"/>
        </register>
        <register caption="Interrupt Enable Register" name="ISC_INTEN" offset="0x28" rw="W" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Enable" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Enable" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Enable" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Enable" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Enable" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Enable" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Enable" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Enable" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Enable" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Enable" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Enable" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Enable" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Enable" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Enable" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Enable" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="ISC_INTDIS" offset="0x2C" rw="W" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Disable" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Disable" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Disable" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Disable" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Disable" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Disable" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Disable" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Disable" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Disable" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Disable" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Disable" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Disable" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Disable" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Disable" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Disable" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="ISC_INTMASK" offset="0x30" rw="R" size="4">
          <bitfield caption="Vertical Synchronization Detection Interrupt Mask" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detection Interrupt Mask" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt Mask" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt Mask" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt Mask" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt Mask" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt Mask" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt Mask" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt Mask" mask="0x00010000" name="WERR"/>
          <bitfield caption="Read Channel Error Interrupt Mask" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt Mask" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt Mask" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt Mask" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt Mask" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt Mask" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="Interrupt Status Register" name="ISC_INTSR" offset="0x34" rw="R" size="4">
          <bitfield caption="Vertical Synchronization Detected Interrupt" mask="0x00000001" name="VD"/>
          <bitfield caption="Horizontal Synchronization Detected Interrupt" mask="0x00000002" name="HD"/>
          <bitfield caption="Software Reset Completed Interrupt" mask="0x00000010" name="SWRST"/>
          <bitfield caption="Disable Completed Interrupt" mask="0x00000020" name="DIS"/>
          <bitfield caption="DMA Done Interrupt" mask="0x00000100" name="DDONE"/>
          <bitfield caption="DMA List Done Interrupt" mask="0x00000200" name="LDONE"/>
          <bitfield caption="Histogram Completed Interrupt" mask="0x00001000" name="HISDONE"/>
          <bitfield caption="Histogram Clear Interrupt" mask="0x00002000" name="HISCLR"/>
          <bitfield caption="Write Channel Error Interrupt" mask="0x00010000" name="WERR"/>
          <bitfield caption="Write Channel Error Identifier" mask="0x00060000" name="WERRID" values="ISC_INTSR__WERRID"/>
          <bitfield caption="Read Channel Error Interrupt" mask="0x00100000" name="RERR"/>
          <bitfield caption="Vertical Front Porch Overflow Interrupt" mask="0x01000000" name="VFPOV"/>
          <bitfield caption="Data Overflow Interrupt" mask="0x02000000" name="DAOV"/>
          <bitfield caption="Vertical Synchronization Timeout Interrupt" mask="0x04000000" name="VDTO"/>
          <bitfield caption="Horizontal Synchronization Timeout Interrupt" mask="0x08000000" name="HDTO"/>
          <bitfield caption="CCIR Decoder Error Interrupt" mask="0x10000000" name="CCIRERR"/>
        </register>
        <register caption="White Balance Control Register" name="ISC_WB_CTRL" offset="0x58" rw="RW" size="4">
          <bitfield caption="White Balance Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="White Balance Configuration Register" name="ISC_WB_CFG" offset="0x5C" rw="RW" size="4">
          <bitfield caption="White Balance Bayer Configuration (Pixel Color Pattern)" mask="0x00000003" name="BAYCFG" values="ISC_WB_CFG__BAYCFG"/>
        </register>
        <register caption="White Balance Offset for R, GR Register" name="ISC_WB_O_RGR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Offset Red Component (signed 13 bits 1:12:0)" mask="0x00001FFF" name="ROFST"/>
          <bitfield caption="Offset Green Component for Red Row (signed 13 bits 1:12:0)" mask="0x1FFF0000" name="GROFST"/>
        </register>
        <register caption="White Balance Offset for B, GB Register" name="ISC_WB_O_BGB" offset="0x64" rw="RW" size="4">
          <bitfield caption="Offset Blue Component (signed 13 bits, 1:12:0)" mask="0x00001FFF" name="BOFST"/>
          <bitfield caption="Offset Green Component for Blue Row (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="GBOFST"/>
        </register>
        <register caption="White Balance Gain for R, GR Register" name="ISC_WB_G_RGR" offset="0x68" rw="RW" size="4">
          <bitfield caption="Red Component Gain (unsigned 13 bits, 0:4:9)" mask="0x00001FFF" name="RGAIN"/>
          <bitfield caption="Green Component (Red row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000" name="GRGAIN"/>
        </register>
        <register caption="White Balance Gain for B, GB Register" name="ISC_WB_G_BGB" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Blue Component Gain (unsigned 13 bits, 0:4:9)" mask="0x00001FFF" name="BGAIN"/>
          <bitfield caption="Green Component (Blue row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000" name="GBGAIN"/>
        </register>
        <register caption="Color Filter Array Control Register" name="ISC_CFA_CTRL" offset="0x70" rw="RW" size="4">
          <bitfield caption="Color Filter Array Interpolation Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Filter Array Configuration Register" name="ISC_CFA_CFG" offset="0x74" rw="RW" size="4">
          <bitfield caption="Color Filter Array Pattern" mask="0x00000003" name="BAYCFG" values="ISC_CFA_CFG__BAYCFG"/>
          <bitfield caption="Edge Interpolation" mask="0x00000010" name="EITPOL"/>
        </register>
        <register caption="Color Correction Control Register" name="ISC_CC_CTRL" offset="0x78" rw="RW" size="4">
          <bitfield caption="Color Correction Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Correction RR RG Register" name="ISC_CC_RR_RG" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Red Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="RRGAIN"/>
          <bitfield caption="Green Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="RGGAIN"/>
        </register>
        <register caption="Color Correction RB OR Register" name="ISC_CC_RB_OR" offset="0x80" rw="RW" size="4">
          <bitfield caption="Blue Gain for Red Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="RBGAIN"/>
          <bitfield caption="Red Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="ROFST"/>
        </register>
        <register caption="Color Correction GR GG Register" name="ISC_CC_GR_GG" offset="0x84" rw="RW" size="4">
          <bitfield caption="Red Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="GRGAIN"/>
          <bitfield caption="Green Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="GGGAIN"/>
        </register>
        <register caption="Color Correction GB OG Register" name="ISC_CC_GB_OG" offset="0x88" rw="RW" size="4">
          <bitfield caption="Blue Gain for Green Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="GBGAIN"/>
          <bitfield caption="Green Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="ROFST"/>
        </register>
        <register caption="Color Correction BR BG Register" name="ISC_CC_BR_BG" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Red Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="BRGAIN"/>
          <bitfield caption="Green Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x0FFF0000" name="BGGAIN"/>
        </register>
        <register caption="Color Correction BB OB Register" name="ISC_CC_BB_OB" offset="0x90" rw="RW" size="4">
          <bitfield caption="Blue Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="BBGAIN"/>
          <bitfield caption="Blue Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000" name="BOFST"/>
        </register>
        <register caption="Gamma Correction Control Register" name="ISC_GAM_CTRL" offset="0x94" rw="RW" size="4">
          <bitfield caption="Gamma Correction Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Gamma Correction Enable for B Channel" mask="0x00000002" name="BENABLE"/>
          <bitfield caption="Gamma Correction Enable for G Channel" mask="0x00000004" name="GENABLE"/>
          <bitfield caption="Gamma Correction Enable for R Channel" mask="0x00000008" name="RENABLE"/>
        </register>
        <register caption="Gamma Correction Blue Entry 0" name="ISC_GAM_BENTRY0" offset="0x98" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 1" name="ISC_GAM_BENTRY1" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 2" name="ISC_GAM_BENTRY2" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 3" name="ISC_GAM_BENTRY3" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 4" name="ISC_GAM_BENTRY4" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 5" name="ISC_GAM_BENTRY5" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 6" name="ISC_GAM_BENTRY6" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 7" name="ISC_GAM_BENTRY7" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 8" name="ISC_GAM_BENTRY8" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 9" name="ISC_GAM_BENTRY9" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 10" name="ISC_GAM_BENTRY10" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 11" name="ISC_GAM_BENTRY11" offset="0xC4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 12" name="ISC_GAM_BENTRY12" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 13" name="ISC_GAM_BENTRY13" offset="0xCC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 14" name="ISC_GAM_BENTRY14" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 15" name="ISC_GAM_BENTRY15" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 16" name="ISC_GAM_BENTRY16" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 17" name="ISC_GAM_BENTRY17" offset="0xDC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 18" name="ISC_GAM_BENTRY18" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 19" name="ISC_GAM_BENTRY19" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 20" name="ISC_GAM_BENTRY20" offset="0xE8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 21" name="ISC_GAM_BENTRY21" offset="0xEC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 22" name="ISC_GAM_BENTRY22" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 23" name="ISC_GAM_BENTRY23" offset="0xF4" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 24" name="ISC_GAM_BENTRY24" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 25" name="ISC_GAM_BENTRY25" offset="0xFC" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 26" name="ISC_GAM_BENTRY26" offset="0x100" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 27" name="ISC_GAM_BENTRY27" offset="0x104" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 28" name="ISC_GAM_BENTRY28" offset="0x108" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 29" name="ISC_GAM_BENTRY29" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 30" name="ISC_GAM_BENTRY30" offset="0x110" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 31" name="ISC_GAM_BENTRY31" offset="0x114" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 32" name="ISC_GAM_BENTRY32" offset="0x118" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 33" name="ISC_GAM_BENTRY33" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 34" name="ISC_GAM_BENTRY34" offset="0x120" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 35" name="ISC_GAM_BENTRY35" offset="0x124" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 36" name="ISC_GAM_BENTRY36" offset="0x128" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 37" name="ISC_GAM_BENTRY37" offset="0x12C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 38" name="ISC_GAM_BENTRY38" offset="0x130" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 39" name="ISC_GAM_BENTRY39" offset="0x134" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 40" name="ISC_GAM_BENTRY40" offset="0x138" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 41" name="ISC_GAM_BENTRY41" offset="0x13C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 42" name="ISC_GAM_BENTRY42" offset="0x140" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 43" name="ISC_GAM_BENTRY43" offset="0x144" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 44" name="ISC_GAM_BENTRY44" offset="0x148" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 45" name="ISC_GAM_BENTRY45" offset="0x14C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 46" name="ISC_GAM_BENTRY46" offset="0x150" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 47" name="ISC_GAM_BENTRY47" offset="0x154" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 48" name="ISC_GAM_BENTRY48" offset="0x158" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 49" name="ISC_GAM_BENTRY49" offset="0x15C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 50" name="ISC_GAM_BENTRY50" offset="0x160" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 51" name="ISC_GAM_BENTRY51" offset="0x164" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 52" name="ISC_GAM_BENTRY52" offset="0x168" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 53" name="ISC_GAM_BENTRY53" offset="0x16C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 54" name="ISC_GAM_BENTRY54" offset="0x170" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 55" name="ISC_GAM_BENTRY55" offset="0x174" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 56" name="ISC_GAM_BENTRY56" offset="0x178" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 57" name="ISC_GAM_BENTRY57" offset="0x17C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 58" name="ISC_GAM_BENTRY58" offset="0x180" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 59" name="ISC_GAM_BENTRY59" offset="0x184" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 60" name="ISC_GAM_BENTRY60" offset="0x188" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 61" name="ISC_GAM_BENTRY61" offset="0x18C" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 62" name="ISC_GAM_BENTRY62" offset="0x190" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Blue Entry 63" name="ISC_GAM_BENTRY63" offset="0x194" rw="RW" size="4">
          <bitfield caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="BSLOPE"/>
          <bitfield caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="BCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 0" name="ISC_GAM_GENTRY0" offset="0x198" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 1" name="ISC_GAM_GENTRY1" offset="0x19C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 2" name="ISC_GAM_GENTRY2" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 3" name="ISC_GAM_GENTRY3" offset="0x1A4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 4" name="ISC_GAM_GENTRY4" offset="0x1A8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 5" name="ISC_GAM_GENTRY5" offset="0x1AC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 6" name="ISC_GAM_GENTRY6" offset="0x1B0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 7" name="ISC_GAM_GENTRY7" offset="0x1B4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 8" name="ISC_GAM_GENTRY8" offset="0x1B8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 9" name="ISC_GAM_GENTRY9" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 10" name="ISC_GAM_GENTRY10" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 11" name="ISC_GAM_GENTRY11" offset="0x1C4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 12" name="ISC_GAM_GENTRY12" offset="0x1C8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 13" name="ISC_GAM_GENTRY13" offset="0x1CC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 14" name="ISC_GAM_GENTRY14" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 15" name="ISC_GAM_GENTRY15" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 16" name="ISC_GAM_GENTRY16" offset="0x1D8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 17" name="ISC_GAM_GENTRY17" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 18" name="ISC_GAM_GENTRY18" offset="0x1E0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 19" name="ISC_GAM_GENTRY19" offset="0x1E4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 20" name="ISC_GAM_GENTRY20" offset="0x1E8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 21" name="ISC_GAM_GENTRY21" offset="0x1EC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 22" name="ISC_GAM_GENTRY22" offset="0x1F0" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 23" name="ISC_GAM_GENTRY23" offset="0x1F4" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 24" name="ISC_GAM_GENTRY24" offset="0x1F8" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 25" name="ISC_GAM_GENTRY25" offset="0x1FC" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 26" name="ISC_GAM_GENTRY26" offset="0x200" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 27" name="ISC_GAM_GENTRY27" offset="0x204" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 28" name="ISC_GAM_GENTRY28" offset="0x208" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 29" name="ISC_GAM_GENTRY29" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 30" name="ISC_GAM_GENTRY30" offset="0x210" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 31" name="ISC_GAM_GENTRY31" offset="0x214" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 32" name="ISC_GAM_GENTRY32" offset="0x218" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 33" name="ISC_GAM_GENTRY33" offset="0x21C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 34" name="ISC_GAM_GENTRY34" offset="0x220" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 35" name="ISC_GAM_GENTRY35" offset="0x224" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 36" name="ISC_GAM_GENTRY36" offset="0x228" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 37" name="ISC_GAM_GENTRY37" offset="0x22C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 38" name="ISC_GAM_GENTRY38" offset="0x230" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 39" name="ISC_GAM_GENTRY39" offset="0x234" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 40" name="ISC_GAM_GENTRY40" offset="0x238" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 41" name="ISC_GAM_GENTRY41" offset="0x23C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 42" name="ISC_GAM_GENTRY42" offset="0x240" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 43" name="ISC_GAM_GENTRY43" offset="0x244" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 44" name="ISC_GAM_GENTRY44" offset="0x248" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 45" name="ISC_GAM_GENTRY45" offset="0x24C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 46" name="ISC_GAM_GENTRY46" offset="0x250" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 47" name="ISC_GAM_GENTRY47" offset="0x254" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 48" name="ISC_GAM_GENTRY48" offset="0x258" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 49" name="ISC_GAM_GENTRY49" offset="0x25C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 50" name="ISC_GAM_GENTRY50" offset="0x260" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 51" name="ISC_GAM_GENTRY51" offset="0x264" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 52" name="ISC_GAM_GENTRY52" offset="0x268" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 53" name="ISC_GAM_GENTRY53" offset="0x26C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 54" name="ISC_GAM_GENTRY54" offset="0x270" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 55" name="ISC_GAM_GENTRY55" offset="0x274" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 56" name="ISC_GAM_GENTRY56" offset="0x278" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 57" name="ISC_GAM_GENTRY57" offset="0x27C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 58" name="ISC_GAM_GENTRY58" offset="0x280" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 59" name="ISC_GAM_GENTRY59" offset="0x284" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 60" name="ISC_GAM_GENTRY60" offset="0x288" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 61" name="ISC_GAM_GENTRY61" offset="0x28C" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 62" name="ISC_GAM_GENTRY62" offset="0x290" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Green Entry 63" name="ISC_GAM_GENTRY63" offset="0x294" rw="RW" size="4">
          <bitfield caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="GSLOPE"/>
          <bitfield caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="GCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 0" name="ISC_GAM_RENTRY0" offset="0x298" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 1" name="ISC_GAM_RENTRY1" offset="0x29C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 2" name="ISC_GAM_RENTRY2" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 3" name="ISC_GAM_RENTRY3" offset="0x2A4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 4" name="ISC_GAM_RENTRY4" offset="0x2A8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 5" name="ISC_GAM_RENTRY5" offset="0x2AC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 6" name="ISC_GAM_RENTRY6" offset="0x2B0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 7" name="ISC_GAM_RENTRY7" offset="0x2B4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 8" name="ISC_GAM_RENTRY8" offset="0x2B8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 9" name="ISC_GAM_RENTRY9" offset="0x2BC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 10" name="ISC_GAM_RENTRY10" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 11" name="ISC_GAM_RENTRY11" offset="0x2C4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 12" name="ISC_GAM_RENTRY12" offset="0x2C8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 13" name="ISC_GAM_RENTRY13" offset="0x2CC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 14" name="ISC_GAM_RENTRY14" offset="0x2D0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 15" name="ISC_GAM_RENTRY15" offset="0x2D4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 16" name="ISC_GAM_RENTRY16" offset="0x2D8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 17" name="ISC_GAM_RENTRY17" offset="0x2DC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 18" name="ISC_GAM_RENTRY18" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 19" name="ISC_GAM_RENTRY19" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 20" name="ISC_GAM_RENTRY20" offset="0x2E8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 21" name="ISC_GAM_RENTRY21" offset="0x2EC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 22" name="ISC_GAM_RENTRY22" offset="0x2F0" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 23" name="ISC_GAM_RENTRY23" offset="0x2F4" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 24" name="ISC_GAM_RENTRY24" offset="0x2F8" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 25" name="ISC_GAM_RENTRY25" offset="0x2FC" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 26" name="ISC_GAM_RENTRY26" offset="0x300" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 27" name="ISC_GAM_RENTRY27" offset="0x304" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 28" name="ISC_GAM_RENTRY28" offset="0x308" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 29" name="ISC_GAM_RENTRY29" offset="0x30C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 30" name="ISC_GAM_RENTRY30" offset="0x310" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 31" name="ISC_GAM_RENTRY31" offset="0x314" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 32" name="ISC_GAM_RENTRY32" offset="0x318" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 33" name="ISC_GAM_RENTRY33" offset="0x31C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 34" name="ISC_GAM_RENTRY34" offset="0x320" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 35" name="ISC_GAM_RENTRY35" offset="0x324" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 36" name="ISC_GAM_RENTRY36" offset="0x328" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 37" name="ISC_GAM_RENTRY37" offset="0x32C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 38" name="ISC_GAM_RENTRY38" offset="0x330" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 39" name="ISC_GAM_RENTRY39" offset="0x334" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 40" name="ISC_GAM_RENTRY40" offset="0x338" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 41" name="ISC_GAM_RENTRY41" offset="0x33C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 42" name="ISC_GAM_RENTRY42" offset="0x340" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 43" name="ISC_GAM_RENTRY43" offset="0x344" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 44" name="ISC_GAM_RENTRY44" offset="0x348" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 45" name="ISC_GAM_RENTRY45" offset="0x34C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 46" name="ISC_GAM_RENTRY46" offset="0x350" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 47" name="ISC_GAM_RENTRY47" offset="0x354" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 48" name="ISC_GAM_RENTRY48" offset="0x358" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 49" name="ISC_GAM_RENTRY49" offset="0x35C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 50" name="ISC_GAM_RENTRY50" offset="0x360" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 51" name="ISC_GAM_RENTRY51" offset="0x364" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 52" name="ISC_GAM_RENTRY52" offset="0x368" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 53" name="ISC_GAM_RENTRY53" offset="0x36C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 54" name="ISC_GAM_RENTRY54" offset="0x370" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 55" name="ISC_GAM_RENTRY55" offset="0x374" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 56" name="ISC_GAM_RENTRY56" offset="0x378" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 57" name="ISC_GAM_RENTRY57" offset="0x37C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 58" name="ISC_GAM_RENTRY58" offset="0x380" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 59" name="ISC_GAM_RENTRY59" offset="0x384" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 60" name="ISC_GAM_RENTRY60" offset="0x388" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 61" name="ISC_GAM_RENTRY61" offset="0x38C" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 62" name="ISC_GAM_RENTRY62" offset="0x390" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Gamma Correction Red Entry 63" name="ISC_GAM_RENTRY63" offset="0x394" rw="RW" size="4">
          <bitfield caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x000003FF" name="RSLOPE"/>
          <bitfield caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x03FF0000" name="RCONSTANT"/>
        </register>
        <register caption="Color Space Conversion Control Register" name="ISC_CSC_CTRL" offset="0x398" rw="RW" size="4">
          <bitfield caption="RGB to YCbCr Color Space Conversion Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Color Space Conversion YR, YG Register" name="ISC_CSC_YR_YG" offset="0x39C" rw="RW" size="4">
          <bitfield caption="Reg Gain for Luminance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="YRGAIN"/>
          <bitfield caption="Green Gain for Luminance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="YGGAIN"/>
        </register>
        <register caption="Color Space Conversion YB, OY Register" name="ISC_CSC_YB_OY" offset="0x3A0" rw="RW" size="4">
          <bitfield caption="Blue Gain for Luminance Component (12 bits signed 1:3:8)" mask="0x00000FFF" name="YBGAIN"/>
          <bitfield caption="Luminance Offset (11 bits signed 1:10:0)" mask="0x07FF0000" name="YOFST"/>
        </register>
        <register caption="Color Space Conversion CBR CBG Register" name="ISC_CSC_CBR_CBG" offset="0x3A4" rw="RW" size="4">
          <bitfield caption="Red Gain for Blue Chrominance (signed 12 bits, 1:3:8)" mask="0x00000FFF" name="CBRGAIN"/>
          <bitfield caption="Green Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="CBGGAIN"/>
        </register>
        <register caption="Color Space Conversion CBB OCB Register" name="ISC_CSC_CBB_OCB" offset="0x3A8" rw="RW" size="4">
          <bitfield caption="Blue Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CBBGAIN"/>
          <bitfield caption="Blue Chrominance Offset (signed 11 bits 1:10:0)" mask="0x07FF0000" name="CBOFST"/>
        </register>
        <register caption="Color Space Conversion CRR CRG Register" name="ISC_CSC_CRR_CRG" offset="0x3AC" rw="RW" size="4">
          <bitfield caption="Red Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CRRGAIN"/>
          <bitfield caption="Green Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x0FFF0000" name="CRGGAIN"/>
        </register>
        <register caption="Color Space Conversion CRB OCR Register" name="ISC_CSC_CRB_OCR" offset="0x3B0" rw="RW" size="4">
          <bitfield caption="Blue Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CRBGAIN"/>
          <bitfield caption="Red Chrominance Offset (signed 11 bits 1:10:0)" mask="0x07FF0000" name="CROFST"/>
        </register>
        <register caption="Contrast and Brightness Control Register" name="ISC_CBC_CTRL" offset="0x3B4" rw="RW" size="4">
          <bitfield caption="Contrast and Brightness Control Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Contrast and Brightness Configuration Register" name="ISC_CBC_CFG" offset="0x3B8" rw="RW" size="4">
          <bitfield caption="CCIR656 Stream Enable" mask="0x00000001" name="CCIR"/>
          <bitfield caption="CCIR656 Byte Ordering" mask="0x00000006" name="CCIRMODE" values="ISC_CBC_CFG__CCIRMODE"/>
        </register>
        <register caption="Contrast and Brightness, Brightness Register" name="ISC_CBC_BRIGHT" offset="0x3BC" rw="RW" size="4">
          <bitfield caption="Brightness Control (signed 11 bits 1:10:0)" mask="0x000007FF" name="BRIGHT"/>
        </register>
        <register caption="Contrast and Brightness, Contrast Register" name="ISC_CBC_CONTRAST" offset="0x3C0" rw="RW" size="4">
          <bitfield caption="Contrast (signed 12 bits 1:3:8)" mask="0x00000FFF" name="CONTRAST"/>
        </register>
        <register caption="Subsampling 4:4:4 to 4:2:2 Control Register" name="ISC_SUB422_CTRL" offset="0x3C4" rw="RW" size="4">
          <bitfield caption="4:4:4 to 4:2:2 Chrominance Horizontal Subsampling Filter Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Subsampling 4:4:4 to 4:2:2 Configuration Register" name="ISC_SUB422_CFG" offset="0x3C8" rw="RW" size="4">
          <bitfield caption="CCIR656 Input Stream" mask="0x00000001" name="CCIR"/>
          <bitfield caption="CCIR656 Byte Ordering" mask="0x00000006" name="CCIRMODE" values="ISC_SUB422_CFG__CCIRMODE"/>
          <bitfield caption="Low Pass Filter Selection" mask="0x00000030" name="FILTER" values="ISC_SUB422_CFG__FILTER"/>
        </register>
        <register caption="Subsampling 4:2:2 to 4:2:0 Control Register" name="ISC_SUB420_CTRL" offset="0x3CC" rw="RW" size="4">
          <bitfield caption="4:2:2 to 4:2:0 Vertical Subsampling Filter Enable (Center Aligned)" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Interlaced or Progressive Chrominance Filter" mask="0x00000010" name="FILTER"/>
        </register>
        <register caption="Rounding, Limiting and Packing Config Register" name="ISC_RLP_CFG" offset="0x3D0" rw="RW" size="4">
          <bitfield caption="Rounding, Limiting and Packing Mode" mask="0x0000000F" name="MODE" values="ISC_RLP_CFG__MODE"/>
          <bitfield caption="Alpha Value for Alpha-enabled RGB Mode" mask="0x0000FF00" name="ALPHA"/>
        </register>
        <register caption="Histogram Control Register" name="ISC_HIS_CTRL" offset="0x3D4" rw="RW" size="4">
          <bitfield caption="Histogram Sub Module Enable" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="Histogram Configuration Register" name="ISC_HIS_CFG" offset="0x3D8" rw="RW" size="4">
          <bitfield caption="Histogram Operating Mode" mask="0x00000007" name="MODE" values="ISC_HIS_CFG__MODE"/>
          <bitfield caption="Bayer Color Component Selection" mask="0x00000030" name="BAYSEL" values="ISC_HIS_CFG__BAYSEL"/>
          <bitfield caption="Histogram Reset After Read" mask="0x00000100" name="RAR"/>
        </register>
        <register caption="DMA Configuration Register" name="ISC_DCFG" offset="0x3E0" rw="RW" size="4">
          <bitfield caption="DMA Input Mode Selection" mask="0x00000007" name="IMODE" values="ISC_DCFG__IMODE"/>
          <bitfield caption="DMA Memory Burst Size Y channel" mask="0x00000030" name="YMBSIZE" values="ISC_DCFG__YMBSIZE"/>
          <bitfield caption="DMA Memory Burst Size C channel" mask="0x00000300" name="CMBSIZE" values="ISC_DCFG__CMBSIZE"/>
        </register>
        <register caption="DMA Control Register" name="ISC_DCTRL" offset="0x3E4" rw="RW" size="4">
          <bitfield caption="Descriptor Enable" mask="0x00000001" name="DE"/>
          <bitfield caption="Descriptor View" mask="0x00000006" name="DVIEW" values="ISC_DCTRL__DVIEW"/>
          <bitfield caption="Interrupt Enable" mask="0x00000010" name="IE"/>
          <bitfield caption="Write Back Operation Enable" mask="0x00000020" name="WB"/>
        </register>
        <register caption="DMA Descriptor Address Register" name="ISC_DNDA" offset="0x3E8" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address Register" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="DMA Address 0 Register" name="ISC_DAD0" offset="0x3EC" rw="RW" size="4">
          <bitfield caption="Channel 0 Address" mask="0xFFFFFFFF" name="AD0"/>
        </register>
        <register caption="DMA Stride 0 Register" name="ISC_DST0" offset="0x3F0" rw="RW" size="4">
          <bitfield caption="Channel 0 Stride" mask="0xFFFFFFFF" name="ST0"/>
        </register>
        <register caption="DMA Address 1 Register" name="ISC_DAD1" offset="0x3F4" rw="RW" size="4">
          <bitfield caption="Channel 1 Address" mask="0xFFFFFFFF" name="AD1"/>
        </register>
        <register caption="DMA Stride 1 Register" name="ISC_DST1" offset="0x3F8" rw="RW" size="4">
          <bitfield caption="Channel 1 Stride" mask="0xFFFFFFFF" name="ST1"/>
        </register>
        <register caption="DMA Address 2 Register" name="ISC_DAD2" offset="0x3FC" rw="RW" size="4">
          <bitfield caption="Channel 2 Address" mask="0xFFFFFFFF" name="AD2"/>
        </register>
        <register caption="DMA Stride 2 Register" name="ISC_DST2" offset="0x400" rw="RW" size="4">
          <bitfield caption="Channel 2 Stride" mask="0xFFFFFFFF" name="ST2"/>
        </register>
        <register caption="Version Register" name="IPB_VERSION" offset="0x40C" rw="R" size="4">
          <bitfield caption="" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="Histogram Entry 0" name="ISC_HIS_ENTRY0" offset="0x410" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 1" name="ISC_HIS_ENTRY1" offset="0x414" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 2" name="ISC_HIS_ENTRY2" offset="0x418" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 3" name="ISC_HIS_ENTRY3" offset="0x41C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 4" name="ISC_HIS_ENTRY4" offset="0x420" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 5" name="ISC_HIS_ENTRY5" offset="0x424" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 6" name="ISC_HIS_ENTRY6" offset="0x428" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 7" name="ISC_HIS_ENTRY7" offset="0x42C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 8" name="ISC_HIS_ENTRY8" offset="0x430" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 9" name="ISC_HIS_ENTRY9" offset="0x434" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 10" name="ISC_HIS_ENTRY10" offset="0x438" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 11" name="ISC_HIS_ENTRY11" offset="0x43C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 12" name="ISC_HIS_ENTRY12" offset="0x440" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 13" name="ISC_HIS_ENTRY13" offset="0x444" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 14" name="ISC_HIS_ENTRY14" offset="0x448" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 15" name="ISC_HIS_ENTRY15" offset="0x44C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 16" name="ISC_HIS_ENTRY16" offset="0x450" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 17" name="ISC_HIS_ENTRY17" offset="0x454" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 18" name="ISC_HIS_ENTRY18" offset="0x458" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 19" name="ISC_HIS_ENTRY19" offset="0x45C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 20" name="ISC_HIS_ENTRY20" offset="0x460" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 21" name="ISC_HIS_ENTRY21" offset="0x464" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 22" name="ISC_HIS_ENTRY22" offset="0x468" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 23" name="ISC_HIS_ENTRY23" offset="0x46C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 24" name="ISC_HIS_ENTRY24" offset="0x470" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 25" name="ISC_HIS_ENTRY25" offset="0x474" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 26" name="ISC_HIS_ENTRY26" offset="0x478" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 27" name="ISC_HIS_ENTRY27" offset="0x47C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 28" name="ISC_HIS_ENTRY28" offset="0x480" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 29" name="ISC_HIS_ENTRY29" offset="0x484" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 30" name="ISC_HIS_ENTRY30" offset="0x488" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 31" name="ISC_HIS_ENTRY31" offset="0x48C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 32" name="ISC_HIS_ENTRY32" offset="0x490" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 33" name="ISC_HIS_ENTRY33" offset="0x494" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 34" name="ISC_HIS_ENTRY34" offset="0x498" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 35" name="ISC_HIS_ENTRY35" offset="0x49C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 36" name="ISC_HIS_ENTRY36" offset="0x4A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 37" name="ISC_HIS_ENTRY37" offset="0x4A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 38" name="ISC_HIS_ENTRY38" offset="0x4A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 39" name="ISC_HIS_ENTRY39" offset="0x4AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 40" name="ISC_HIS_ENTRY40" offset="0x4B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 41" name="ISC_HIS_ENTRY41" offset="0x4B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 42" name="ISC_HIS_ENTRY42" offset="0x4B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 43" name="ISC_HIS_ENTRY43" offset="0x4BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 44" name="ISC_HIS_ENTRY44" offset="0x4C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 45" name="ISC_HIS_ENTRY45" offset="0x4C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 46" name="ISC_HIS_ENTRY46" offset="0x4C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 47" name="ISC_HIS_ENTRY47" offset="0x4CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 48" name="ISC_HIS_ENTRY48" offset="0x4D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 49" name="ISC_HIS_ENTRY49" offset="0x4D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 50" name="ISC_HIS_ENTRY50" offset="0x4D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 51" name="ISC_HIS_ENTRY51" offset="0x4DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 52" name="ISC_HIS_ENTRY52" offset="0x4E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 53" name="ISC_HIS_ENTRY53" offset="0x4E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 54" name="ISC_HIS_ENTRY54" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 55" name="ISC_HIS_ENTRY55" offset="0x4EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 56" name="ISC_HIS_ENTRY56" offset="0x4F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 57" name="ISC_HIS_ENTRY57" offset="0x4F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 58" name="ISC_HIS_ENTRY58" offset="0x4F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 59" name="ISC_HIS_ENTRY59" offset="0x4FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 60" name="ISC_HIS_ENTRY60" offset="0x500" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 61" name="ISC_HIS_ENTRY61" offset="0x504" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 62" name="ISC_HIS_ENTRY62" offset="0x508" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 63" name="ISC_HIS_ENTRY63" offset="0x50C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 64" name="ISC_HIS_ENTRY64" offset="0x510" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 65" name="ISC_HIS_ENTRY65" offset="0x514" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 66" name="ISC_HIS_ENTRY66" offset="0x518" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 67" name="ISC_HIS_ENTRY67" offset="0x51C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 68" name="ISC_HIS_ENTRY68" offset="0x520" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 69" name="ISC_HIS_ENTRY69" offset="0x524" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 70" name="ISC_HIS_ENTRY70" offset="0x528" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 71" name="ISC_HIS_ENTRY71" offset="0x52C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 72" name="ISC_HIS_ENTRY72" offset="0x530" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 73" name="ISC_HIS_ENTRY73" offset="0x534" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 74" name="ISC_HIS_ENTRY74" offset="0x538" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 75" name="ISC_HIS_ENTRY75" offset="0x53C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 76" name="ISC_HIS_ENTRY76" offset="0x540" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 77" name="ISC_HIS_ENTRY77" offset="0x544" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 78" name="ISC_HIS_ENTRY78" offset="0x548" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 79" name="ISC_HIS_ENTRY79" offset="0x54C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 80" name="ISC_HIS_ENTRY80" offset="0x550" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 81" name="ISC_HIS_ENTRY81" offset="0x554" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 82" name="ISC_HIS_ENTRY82" offset="0x558" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 83" name="ISC_HIS_ENTRY83" offset="0x55C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 84" name="ISC_HIS_ENTRY84" offset="0x560" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 85" name="ISC_HIS_ENTRY85" offset="0x564" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 86" name="ISC_HIS_ENTRY86" offset="0x568" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 87" name="ISC_HIS_ENTRY87" offset="0x56C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 88" name="ISC_HIS_ENTRY88" offset="0x570" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 89" name="ISC_HIS_ENTRY89" offset="0x574" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 90" name="ISC_HIS_ENTRY90" offset="0x578" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 91" name="ISC_HIS_ENTRY91" offset="0x57C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 92" name="ISC_HIS_ENTRY92" offset="0x580" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 93" name="ISC_HIS_ENTRY93" offset="0x584" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 94" name="ISC_HIS_ENTRY94" offset="0x588" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 95" name="ISC_HIS_ENTRY95" offset="0x58C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 96" name="ISC_HIS_ENTRY96" offset="0x590" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 97" name="ISC_HIS_ENTRY97" offset="0x594" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 98" name="ISC_HIS_ENTRY98" offset="0x598" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 99" name="ISC_HIS_ENTRY99" offset="0x59C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 100" name="ISC_HIS_ENTRY100" offset="0x5A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 101" name="ISC_HIS_ENTRY101" offset="0x5A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 102" name="ISC_HIS_ENTRY102" offset="0x5A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 103" name="ISC_HIS_ENTRY103" offset="0x5AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 104" name="ISC_HIS_ENTRY104" offset="0x5B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 105" name="ISC_HIS_ENTRY105" offset="0x5B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 106" name="ISC_HIS_ENTRY106" offset="0x5B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 107" name="ISC_HIS_ENTRY107" offset="0x5BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 108" name="ISC_HIS_ENTRY108" offset="0x5C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 109" name="ISC_HIS_ENTRY109" offset="0x5C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 110" name="ISC_HIS_ENTRY110" offset="0x5C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 111" name="ISC_HIS_ENTRY111" offset="0x5CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 112" name="ISC_HIS_ENTRY112" offset="0x5D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 113" name="ISC_HIS_ENTRY113" offset="0x5D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 114" name="ISC_HIS_ENTRY114" offset="0x5D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 115" name="ISC_HIS_ENTRY115" offset="0x5DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 116" name="ISC_HIS_ENTRY116" offset="0x5E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 117" name="ISC_HIS_ENTRY117" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 118" name="ISC_HIS_ENTRY118" offset="0x5E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 119" name="ISC_HIS_ENTRY119" offset="0x5EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 120" name="ISC_HIS_ENTRY120" offset="0x5F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 121" name="ISC_HIS_ENTRY121" offset="0x5F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 122" name="ISC_HIS_ENTRY122" offset="0x5F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 123" name="ISC_HIS_ENTRY123" offset="0x5FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 124" name="ISC_HIS_ENTRY124" offset="0x600" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 125" name="ISC_HIS_ENTRY125" offset="0x604" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 126" name="ISC_HIS_ENTRY126" offset="0x608" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 127" name="ISC_HIS_ENTRY127" offset="0x60C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 128" name="ISC_HIS_ENTRY128" offset="0x610" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 129" name="ISC_HIS_ENTRY129" offset="0x614" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 130" name="ISC_HIS_ENTRY130" offset="0x618" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 131" name="ISC_HIS_ENTRY131" offset="0x61C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 132" name="ISC_HIS_ENTRY132" offset="0x620" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 133" name="ISC_HIS_ENTRY133" offset="0x624" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 134" name="ISC_HIS_ENTRY134" offset="0x628" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 135" name="ISC_HIS_ENTRY135" offset="0x62C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 136" name="ISC_HIS_ENTRY136" offset="0x630" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 137" name="ISC_HIS_ENTRY137" offset="0x634" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 138" name="ISC_HIS_ENTRY138" offset="0x638" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 139" name="ISC_HIS_ENTRY139" offset="0x63C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 140" name="ISC_HIS_ENTRY140" offset="0x640" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 141" name="ISC_HIS_ENTRY141" offset="0x644" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 142" name="ISC_HIS_ENTRY142" offset="0x648" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 143" name="ISC_HIS_ENTRY143" offset="0x64C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 144" name="ISC_HIS_ENTRY144" offset="0x650" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 145" name="ISC_HIS_ENTRY145" offset="0x654" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 146" name="ISC_HIS_ENTRY146" offset="0x658" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 147" name="ISC_HIS_ENTRY147" offset="0x65C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 148" name="ISC_HIS_ENTRY148" offset="0x660" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 149" name="ISC_HIS_ENTRY149" offset="0x664" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 150" name="ISC_HIS_ENTRY150" offset="0x668" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 151" name="ISC_HIS_ENTRY151" offset="0x66C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 152" name="ISC_HIS_ENTRY152" offset="0x670" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 153" name="ISC_HIS_ENTRY153" offset="0x674" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 154" name="ISC_HIS_ENTRY154" offset="0x678" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 155" name="ISC_HIS_ENTRY155" offset="0x67C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 156" name="ISC_HIS_ENTRY156" offset="0x680" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 157" name="ISC_HIS_ENTRY157" offset="0x684" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 158" name="ISC_HIS_ENTRY158" offset="0x688" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 159" name="ISC_HIS_ENTRY159" offset="0x68C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 160" name="ISC_HIS_ENTRY160" offset="0x690" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 161" name="ISC_HIS_ENTRY161" offset="0x694" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 162" name="ISC_HIS_ENTRY162" offset="0x698" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 163" name="ISC_HIS_ENTRY163" offset="0x69C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 164" name="ISC_HIS_ENTRY164" offset="0x6A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 165" name="ISC_HIS_ENTRY165" offset="0x6A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 166" name="ISC_HIS_ENTRY166" offset="0x6A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 167" name="ISC_HIS_ENTRY167" offset="0x6AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 168" name="ISC_HIS_ENTRY168" offset="0x6B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 169" name="ISC_HIS_ENTRY169" offset="0x6B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 170" name="ISC_HIS_ENTRY170" offset="0x6B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 171" name="ISC_HIS_ENTRY171" offset="0x6BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 172" name="ISC_HIS_ENTRY172" offset="0x6C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 173" name="ISC_HIS_ENTRY173" offset="0x6C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 174" name="ISC_HIS_ENTRY174" offset="0x6C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 175" name="ISC_HIS_ENTRY175" offset="0x6CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 176" name="ISC_HIS_ENTRY176" offset="0x6D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 177" name="ISC_HIS_ENTRY177" offset="0x6D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 178" name="ISC_HIS_ENTRY178" offset="0x6D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 179" name="ISC_HIS_ENTRY179" offset="0x6DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 180" name="ISC_HIS_ENTRY180" offset="0x6E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 181" name="ISC_HIS_ENTRY181" offset="0x6E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 182" name="ISC_HIS_ENTRY182" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 183" name="ISC_HIS_ENTRY183" offset="0x6EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 184" name="ISC_HIS_ENTRY184" offset="0x6F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 185" name="ISC_HIS_ENTRY185" offset="0x6F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 186" name="ISC_HIS_ENTRY186" offset="0x6F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 187" name="ISC_HIS_ENTRY187" offset="0x6FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 188" name="ISC_HIS_ENTRY188" offset="0x700" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 189" name="ISC_HIS_ENTRY189" offset="0x704" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 190" name="ISC_HIS_ENTRY190" offset="0x708" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 191" name="ISC_HIS_ENTRY191" offset="0x70C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 192" name="ISC_HIS_ENTRY192" offset="0x710" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 193" name="ISC_HIS_ENTRY193" offset="0x714" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 194" name="ISC_HIS_ENTRY194" offset="0x718" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 195" name="ISC_HIS_ENTRY195" offset="0x71C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 196" name="ISC_HIS_ENTRY196" offset="0x720" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 197" name="ISC_HIS_ENTRY197" offset="0x724" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 198" name="ISC_HIS_ENTRY198" offset="0x728" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 199" name="ISC_HIS_ENTRY199" offset="0x72C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 200" name="ISC_HIS_ENTRY200" offset="0x730" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 201" name="ISC_HIS_ENTRY201" offset="0x734" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 202" name="ISC_HIS_ENTRY202" offset="0x738" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 203" name="ISC_HIS_ENTRY203" offset="0x73C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 204" name="ISC_HIS_ENTRY204" offset="0x740" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 205" name="ISC_HIS_ENTRY205" offset="0x744" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 206" name="ISC_HIS_ENTRY206" offset="0x748" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 207" name="ISC_HIS_ENTRY207" offset="0x74C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 208" name="ISC_HIS_ENTRY208" offset="0x750" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 209" name="ISC_HIS_ENTRY209" offset="0x754" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 210" name="ISC_HIS_ENTRY210" offset="0x758" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 211" name="ISC_HIS_ENTRY211" offset="0x75C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 212" name="ISC_HIS_ENTRY212" offset="0x760" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 213" name="ISC_HIS_ENTRY213" offset="0x764" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 214" name="ISC_HIS_ENTRY214" offset="0x768" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 215" name="ISC_HIS_ENTRY215" offset="0x76C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 216" name="ISC_HIS_ENTRY216" offset="0x770" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 217" name="ISC_HIS_ENTRY217" offset="0x774" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 218" name="ISC_HIS_ENTRY218" offset="0x778" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 219" name="ISC_HIS_ENTRY219" offset="0x77C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 220" name="ISC_HIS_ENTRY220" offset="0x780" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 221" name="ISC_HIS_ENTRY221" offset="0x784" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 222" name="ISC_HIS_ENTRY222" offset="0x788" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 223" name="ISC_HIS_ENTRY223" offset="0x78C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 224" name="ISC_HIS_ENTRY224" offset="0x790" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 225" name="ISC_HIS_ENTRY225" offset="0x794" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 226" name="ISC_HIS_ENTRY226" offset="0x798" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 227" name="ISC_HIS_ENTRY227" offset="0x79C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 228" name="ISC_HIS_ENTRY228" offset="0x7A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 229" name="ISC_HIS_ENTRY229" offset="0x7A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 230" name="ISC_HIS_ENTRY230" offset="0x7A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 231" name="ISC_HIS_ENTRY231" offset="0x7AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 232" name="ISC_HIS_ENTRY232" offset="0x7B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 233" name="ISC_HIS_ENTRY233" offset="0x7B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 234" name="ISC_HIS_ENTRY234" offset="0x7B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 235" name="ISC_HIS_ENTRY235" offset="0x7BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 236" name="ISC_HIS_ENTRY236" offset="0x7C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 237" name="ISC_HIS_ENTRY237" offset="0x7C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 238" name="ISC_HIS_ENTRY238" offset="0x7C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 239" name="ISC_HIS_ENTRY239" offset="0x7CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 240" name="ISC_HIS_ENTRY240" offset="0x7D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 241" name="ISC_HIS_ENTRY241" offset="0x7D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 242" name="ISC_HIS_ENTRY242" offset="0x7D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 243" name="ISC_HIS_ENTRY243" offset="0x7DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 244" name="ISC_HIS_ENTRY244" offset="0x7E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 245" name="ISC_HIS_ENTRY245" offset="0x7E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 246" name="ISC_HIS_ENTRY246" offset="0x7E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 247" name="ISC_HIS_ENTRY247" offset="0x7EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 248" name="ISC_HIS_ENTRY248" offset="0x7F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 249" name="ISC_HIS_ENTRY249" offset="0x7F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 250" name="ISC_HIS_ENTRY250" offset="0x7F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 251" name="ISC_HIS_ENTRY251" offset="0x7FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 252" name="ISC_HIS_ENTRY252" offset="0x800" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 253" name="ISC_HIS_ENTRY253" offset="0x804" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 254" name="ISC_HIS_ENTRY254" offset="0x808" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 255" name="ISC_HIS_ENTRY255" offset="0x80C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 256" name="ISC_HIS_ENTRY256" offset="0x810" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 257" name="ISC_HIS_ENTRY257" offset="0x814" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 258" name="ISC_HIS_ENTRY258" offset="0x818" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 259" name="ISC_HIS_ENTRY259" offset="0x81C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 260" name="ISC_HIS_ENTRY260" offset="0x820" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 261" name="ISC_HIS_ENTRY261" offset="0x824" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 262" name="ISC_HIS_ENTRY262" offset="0x828" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 263" name="ISC_HIS_ENTRY263" offset="0x82C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 264" name="ISC_HIS_ENTRY264" offset="0x830" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 265" name="ISC_HIS_ENTRY265" offset="0x834" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 266" name="ISC_HIS_ENTRY266" offset="0x838" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 267" name="ISC_HIS_ENTRY267" offset="0x83C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 268" name="ISC_HIS_ENTRY268" offset="0x840" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 269" name="ISC_HIS_ENTRY269" offset="0x844" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 270" name="ISC_HIS_ENTRY270" offset="0x848" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 271" name="ISC_HIS_ENTRY271" offset="0x84C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 272" name="ISC_HIS_ENTRY272" offset="0x850" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 273" name="ISC_HIS_ENTRY273" offset="0x854" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 274" name="ISC_HIS_ENTRY274" offset="0x858" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 275" name="ISC_HIS_ENTRY275" offset="0x85C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 276" name="ISC_HIS_ENTRY276" offset="0x860" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 277" name="ISC_HIS_ENTRY277" offset="0x864" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 278" name="ISC_HIS_ENTRY278" offset="0x868" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 279" name="ISC_HIS_ENTRY279" offset="0x86C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 280" name="ISC_HIS_ENTRY280" offset="0x870" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 281" name="ISC_HIS_ENTRY281" offset="0x874" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 282" name="ISC_HIS_ENTRY282" offset="0x878" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 283" name="ISC_HIS_ENTRY283" offset="0x87C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 284" name="ISC_HIS_ENTRY284" offset="0x880" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 285" name="ISC_HIS_ENTRY285" offset="0x884" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 286" name="ISC_HIS_ENTRY286" offset="0x888" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 287" name="ISC_HIS_ENTRY287" offset="0x88C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 288" name="ISC_HIS_ENTRY288" offset="0x890" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 289" name="ISC_HIS_ENTRY289" offset="0x894" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 290" name="ISC_HIS_ENTRY290" offset="0x898" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 291" name="ISC_HIS_ENTRY291" offset="0x89C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 292" name="ISC_HIS_ENTRY292" offset="0x8A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 293" name="ISC_HIS_ENTRY293" offset="0x8A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 294" name="ISC_HIS_ENTRY294" offset="0x8A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 295" name="ISC_HIS_ENTRY295" offset="0x8AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 296" name="ISC_HIS_ENTRY296" offset="0x8B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 297" name="ISC_HIS_ENTRY297" offset="0x8B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 298" name="ISC_HIS_ENTRY298" offset="0x8B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 299" name="ISC_HIS_ENTRY299" offset="0x8BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 300" name="ISC_HIS_ENTRY300" offset="0x8C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 301" name="ISC_HIS_ENTRY301" offset="0x8C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 302" name="ISC_HIS_ENTRY302" offset="0x8C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 303" name="ISC_HIS_ENTRY303" offset="0x8CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 304" name="ISC_HIS_ENTRY304" offset="0x8D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 305" name="ISC_HIS_ENTRY305" offset="0x8D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 306" name="ISC_HIS_ENTRY306" offset="0x8D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 307" name="ISC_HIS_ENTRY307" offset="0x8DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 308" name="ISC_HIS_ENTRY308" offset="0x8E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 309" name="ISC_HIS_ENTRY309" offset="0x8E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 310" name="ISC_HIS_ENTRY310" offset="0x8E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 311" name="ISC_HIS_ENTRY311" offset="0x8EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 312" name="ISC_HIS_ENTRY312" offset="0x8F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 313" name="ISC_HIS_ENTRY313" offset="0x8F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 314" name="ISC_HIS_ENTRY314" offset="0x8F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 315" name="ISC_HIS_ENTRY315" offset="0x8FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 316" name="ISC_HIS_ENTRY316" offset="0x900" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 317" name="ISC_HIS_ENTRY317" offset="0x904" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 318" name="ISC_HIS_ENTRY318" offset="0x908" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 319" name="ISC_HIS_ENTRY319" offset="0x90C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 320" name="ISC_HIS_ENTRY320" offset="0x910" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 321" name="ISC_HIS_ENTRY321" offset="0x914" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 322" name="ISC_HIS_ENTRY322" offset="0x918" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 323" name="ISC_HIS_ENTRY323" offset="0x91C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 324" name="ISC_HIS_ENTRY324" offset="0x920" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 325" name="ISC_HIS_ENTRY325" offset="0x924" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 326" name="ISC_HIS_ENTRY326" offset="0x928" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 327" name="ISC_HIS_ENTRY327" offset="0x92C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 328" name="ISC_HIS_ENTRY328" offset="0x930" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 329" name="ISC_HIS_ENTRY329" offset="0x934" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 330" name="ISC_HIS_ENTRY330" offset="0x938" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 331" name="ISC_HIS_ENTRY331" offset="0x93C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 332" name="ISC_HIS_ENTRY332" offset="0x940" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 333" name="ISC_HIS_ENTRY333" offset="0x944" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 334" name="ISC_HIS_ENTRY334" offset="0x948" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 335" name="ISC_HIS_ENTRY335" offset="0x94C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 336" name="ISC_HIS_ENTRY336" offset="0x950" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 337" name="ISC_HIS_ENTRY337" offset="0x954" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 338" name="ISC_HIS_ENTRY338" offset="0x958" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 339" name="ISC_HIS_ENTRY339" offset="0x95C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 340" name="ISC_HIS_ENTRY340" offset="0x960" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 341" name="ISC_HIS_ENTRY341" offset="0x964" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 342" name="ISC_HIS_ENTRY342" offset="0x968" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 343" name="ISC_HIS_ENTRY343" offset="0x96C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 344" name="ISC_HIS_ENTRY344" offset="0x970" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 345" name="ISC_HIS_ENTRY345" offset="0x974" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 346" name="ISC_HIS_ENTRY346" offset="0x978" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 347" name="ISC_HIS_ENTRY347" offset="0x97C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 348" name="ISC_HIS_ENTRY348" offset="0x980" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 349" name="ISC_HIS_ENTRY349" offset="0x984" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 350" name="ISC_HIS_ENTRY350" offset="0x988" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 351" name="ISC_HIS_ENTRY351" offset="0x98C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 352" name="ISC_HIS_ENTRY352" offset="0x990" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 353" name="ISC_HIS_ENTRY353" offset="0x994" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 354" name="ISC_HIS_ENTRY354" offset="0x998" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 355" name="ISC_HIS_ENTRY355" offset="0x99C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 356" name="ISC_HIS_ENTRY356" offset="0x9A0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 357" name="ISC_HIS_ENTRY357" offset="0x9A4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 358" name="ISC_HIS_ENTRY358" offset="0x9A8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 359" name="ISC_HIS_ENTRY359" offset="0x9AC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 360" name="ISC_HIS_ENTRY360" offset="0x9B0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 361" name="ISC_HIS_ENTRY361" offset="0x9B4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 362" name="ISC_HIS_ENTRY362" offset="0x9B8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 363" name="ISC_HIS_ENTRY363" offset="0x9BC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 364" name="ISC_HIS_ENTRY364" offset="0x9C0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 365" name="ISC_HIS_ENTRY365" offset="0x9C4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 366" name="ISC_HIS_ENTRY366" offset="0x9C8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 367" name="ISC_HIS_ENTRY367" offset="0x9CC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 368" name="ISC_HIS_ENTRY368" offset="0x9D0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 369" name="ISC_HIS_ENTRY369" offset="0x9D4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 370" name="ISC_HIS_ENTRY370" offset="0x9D8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 371" name="ISC_HIS_ENTRY371" offset="0x9DC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 372" name="ISC_HIS_ENTRY372" offset="0x9E0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 373" name="ISC_HIS_ENTRY373" offset="0x9E4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 374" name="ISC_HIS_ENTRY374" offset="0x9E8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 375" name="ISC_HIS_ENTRY375" offset="0x9EC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 376" name="ISC_HIS_ENTRY376" offset="0x9F0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 377" name="ISC_HIS_ENTRY377" offset="0x9F4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 378" name="ISC_HIS_ENTRY378" offset="0x9F8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 379" name="ISC_HIS_ENTRY379" offset="0x9FC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 380" name="ISC_HIS_ENTRY380" offset="0xA00" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 381" name="ISC_HIS_ENTRY381" offset="0xA04" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 382" name="ISC_HIS_ENTRY382" offset="0xA08" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 383" name="ISC_HIS_ENTRY383" offset="0xA0C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 384" name="ISC_HIS_ENTRY384" offset="0xA10" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 385" name="ISC_HIS_ENTRY385" offset="0xA14" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 386" name="ISC_HIS_ENTRY386" offset="0xA18" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 387" name="ISC_HIS_ENTRY387" offset="0xA1C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 388" name="ISC_HIS_ENTRY388" offset="0xA20" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 389" name="ISC_HIS_ENTRY389" offset="0xA24" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 390" name="ISC_HIS_ENTRY390" offset="0xA28" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 391" name="ISC_HIS_ENTRY391" offset="0xA2C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 392" name="ISC_HIS_ENTRY392" offset="0xA30" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 393" name="ISC_HIS_ENTRY393" offset="0xA34" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 394" name="ISC_HIS_ENTRY394" offset="0xA38" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 395" name="ISC_HIS_ENTRY395" offset="0xA3C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 396" name="ISC_HIS_ENTRY396" offset="0xA40" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 397" name="ISC_HIS_ENTRY397" offset="0xA44" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 398" name="ISC_HIS_ENTRY398" offset="0xA48" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 399" name="ISC_HIS_ENTRY399" offset="0xA4C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 400" name="ISC_HIS_ENTRY400" offset="0xA50" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 401" name="ISC_HIS_ENTRY401" offset="0xA54" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 402" name="ISC_HIS_ENTRY402" offset="0xA58" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 403" name="ISC_HIS_ENTRY403" offset="0xA5C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 404" name="ISC_HIS_ENTRY404" offset="0xA60" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 405" name="ISC_HIS_ENTRY405" offset="0xA64" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 406" name="ISC_HIS_ENTRY406" offset="0xA68" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 407" name="ISC_HIS_ENTRY407" offset="0xA6C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 408" name="ISC_HIS_ENTRY408" offset="0xA70" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 409" name="ISC_HIS_ENTRY409" offset="0xA74" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 410" name="ISC_HIS_ENTRY410" offset="0xA78" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 411" name="ISC_HIS_ENTRY411" offset="0xA7C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 412" name="ISC_HIS_ENTRY412" offset="0xA80" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 413" name="ISC_HIS_ENTRY413" offset="0xA84" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 414" name="ISC_HIS_ENTRY414" offset="0xA88" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 415" name="ISC_HIS_ENTRY415" offset="0xA8C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 416" name="ISC_HIS_ENTRY416" offset="0xA90" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 417" name="ISC_HIS_ENTRY417" offset="0xA94" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 418" name="ISC_HIS_ENTRY418" offset="0xA98" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 419" name="ISC_HIS_ENTRY419" offset="0xA9C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 420" name="ISC_HIS_ENTRY420" offset="0xAA0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 421" name="ISC_HIS_ENTRY421" offset="0xAA4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 422" name="ISC_HIS_ENTRY422" offset="0xAA8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 423" name="ISC_HIS_ENTRY423" offset="0xAAC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 424" name="ISC_HIS_ENTRY424" offset="0xAB0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 425" name="ISC_HIS_ENTRY425" offset="0xAB4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 426" name="ISC_HIS_ENTRY426" offset="0xAB8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 427" name="ISC_HIS_ENTRY427" offset="0xABC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 428" name="ISC_HIS_ENTRY428" offset="0xAC0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 429" name="ISC_HIS_ENTRY429" offset="0xAC4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 430" name="ISC_HIS_ENTRY430" offset="0xAC8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 431" name="ISC_HIS_ENTRY431" offset="0xACC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 432" name="ISC_HIS_ENTRY432" offset="0xAD0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 433" name="ISC_HIS_ENTRY433" offset="0xAD4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 434" name="ISC_HIS_ENTRY434" offset="0xAD8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 435" name="ISC_HIS_ENTRY435" offset="0xADC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 436" name="ISC_HIS_ENTRY436" offset="0xAE0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 437" name="ISC_HIS_ENTRY437" offset="0xAE4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 438" name="ISC_HIS_ENTRY438" offset="0xAE8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 439" name="ISC_HIS_ENTRY439" offset="0xAEC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 440" name="ISC_HIS_ENTRY440" offset="0xAF0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 441" name="ISC_HIS_ENTRY441" offset="0xAF4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 442" name="ISC_HIS_ENTRY442" offset="0xAF8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 443" name="ISC_HIS_ENTRY443" offset="0xAFC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 444" name="ISC_HIS_ENTRY444" offset="0xB00" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 445" name="ISC_HIS_ENTRY445" offset="0xB04" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 446" name="ISC_HIS_ENTRY446" offset="0xB08" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 447" name="ISC_HIS_ENTRY447" offset="0xB0C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 448" name="ISC_HIS_ENTRY448" offset="0xB10" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 449" name="ISC_HIS_ENTRY449" offset="0xB14" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 450" name="ISC_HIS_ENTRY450" offset="0xB18" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 451" name="ISC_HIS_ENTRY451" offset="0xB1C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 452" name="ISC_HIS_ENTRY452" offset="0xB20" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 453" name="ISC_HIS_ENTRY453" offset="0xB24" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 454" name="ISC_HIS_ENTRY454" offset="0xB28" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 455" name="ISC_HIS_ENTRY455" offset="0xB2C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 456" name="ISC_HIS_ENTRY456" offset="0xB30" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 457" name="ISC_HIS_ENTRY457" offset="0xB34" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 458" name="ISC_HIS_ENTRY458" offset="0xB38" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 459" name="ISC_HIS_ENTRY459" offset="0xB3C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 460" name="ISC_HIS_ENTRY460" offset="0xB40" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 461" name="ISC_HIS_ENTRY461" offset="0xB44" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 462" name="ISC_HIS_ENTRY462" offset="0xB48" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 463" name="ISC_HIS_ENTRY463" offset="0xB4C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 464" name="ISC_HIS_ENTRY464" offset="0xB50" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 465" name="ISC_HIS_ENTRY465" offset="0xB54" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 466" name="ISC_HIS_ENTRY466" offset="0xB58" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 467" name="ISC_HIS_ENTRY467" offset="0xB5C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 468" name="ISC_HIS_ENTRY468" offset="0xB60" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 469" name="ISC_HIS_ENTRY469" offset="0xB64" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 470" name="ISC_HIS_ENTRY470" offset="0xB68" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 471" name="ISC_HIS_ENTRY471" offset="0xB6C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 472" name="ISC_HIS_ENTRY472" offset="0xB70" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 473" name="ISC_HIS_ENTRY473" offset="0xB74" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 474" name="ISC_HIS_ENTRY474" offset="0xB78" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 475" name="ISC_HIS_ENTRY475" offset="0xB7C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 476" name="ISC_HIS_ENTRY476" offset="0xB80" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 477" name="ISC_HIS_ENTRY477" offset="0xB84" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 478" name="ISC_HIS_ENTRY478" offset="0xB88" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 479" name="ISC_HIS_ENTRY479" offset="0xB8C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 480" name="ISC_HIS_ENTRY480" offset="0xB90" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 481" name="ISC_HIS_ENTRY481" offset="0xB94" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 482" name="ISC_HIS_ENTRY482" offset="0xB98" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 483" name="ISC_HIS_ENTRY483" offset="0xB9C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 484" name="ISC_HIS_ENTRY484" offset="0xBA0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 485" name="ISC_HIS_ENTRY485" offset="0xBA4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 486" name="ISC_HIS_ENTRY486" offset="0xBA8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 487" name="ISC_HIS_ENTRY487" offset="0xBAC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 488" name="ISC_HIS_ENTRY488" offset="0xBB0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 489" name="ISC_HIS_ENTRY489" offset="0xBB4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 490" name="ISC_HIS_ENTRY490" offset="0xBB8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 491" name="ISC_HIS_ENTRY491" offset="0xBBC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 492" name="ISC_HIS_ENTRY492" offset="0xBC0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 493" name="ISC_HIS_ENTRY493" offset="0xBC4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 494" name="ISC_HIS_ENTRY494" offset="0xBC8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 495" name="ISC_HIS_ENTRY495" offset="0xBCC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 496" name="ISC_HIS_ENTRY496" offset="0xBD0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 497" name="ISC_HIS_ENTRY497" offset="0xBD4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 498" name="ISC_HIS_ENTRY498" offset="0xBD8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 499" name="ISC_HIS_ENTRY499" offset="0xBDC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 500" name="ISC_HIS_ENTRY500" offset="0xBE0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 501" name="ISC_HIS_ENTRY501" offset="0xBE4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 502" name="ISC_HIS_ENTRY502" offset="0xBE8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 503" name="ISC_HIS_ENTRY503" offset="0xBEC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 504" name="ISC_HIS_ENTRY504" offset="0xBF0" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 505" name="ISC_HIS_ENTRY505" offset="0xBF4" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 506" name="ISC_HIS_ENTRY506" offset="0xBF8" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 507" name="ISC_HIS_ENTRY507" offset="0xBFC" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 508" name="ISC_HIS_ENTRY508" offset="0xC00" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 509" name="ISC_HIS_ENTRY509" offset="0xC04" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 510" name="ISC_HIS_ENTRY510" offset="0xC08" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
        <register caption="Histogram Entry 511" name="ISC_HIS_ENTRY511" offset="0xC0C" rw="R" size="4">
          <bitfield caption="Entry Counter" mask="0x000FFFFF" name="COUNT"/>
        </register>
      </register-group>
      <value-group caption="" name="ISC_PFE_CFG0__MODE">
        <value caption="Video source is progressive." name="PROGRESSIVE" value="0x0"/>
        <value caption="Video source is interlaced, two fields are captured starting with top field." name="DF_TOP" value="0x1"/>
        <value caption="Video source is interlaced, two fields are captured starting with bottom field." name="DF_BOTTOM" value="0x2"/>
        <value caption="Video source is interlaced, two fields are captured immediately." name="DF_IMMEDIATE" value="0x3"/>
        <value caption="Video source is interlaced, one field is captured starting with the top field." name="SF_TOP" value="0x4"/>
        <value caption="Video source is interlaced, one field is captured starting with the bottom field." name="SF_BOTTOM" value="0x5"/>
        <value caption="Video source is interlaced, one field is captured starting immediately." name="SF_IMMEDIATE" value="0x6"/>
      </value-group>
      <value-group caption="" name="ISC_PFE_CFG0__BPS">
        <value caption="12-bit input" name="TWELVE" value="0x0"/>
        <value caption="11-bit input" name="ELEVEN" value="0x1"/>
        <value caption="10-bit input" name="TEN" value="0x2"/>
        <value caption="9-bit input" name="NINE" value="0x3"/>
        <value caption="8-bit input" name="EIGHT" value="0x4"/>
      </value-group>
      <value-group caption="" name="ISC_INTSR__WERRID">
        <value caption="An error occurred for Channel 0 (RAW/RGB/Y)" name="CH0" value="0x0"/>
        <value caption="An error occurred for Channel 1 (CbCr/Cb)" name="CH1" value="0x1"/>
        <value caption="An error occurred for Channel 2 (Cr)" name="CH2" value="0x2"/>
        <value caption="Write back channel error" name="WB" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_WB_CFG__BAYCFG">
        <value caption="Starting Row configuration is G R G R (Red Row)" name="GRGR" value="0x0"/>
        <value caption="Starting Row configuration is R G R G (Red Row" name="RGRG" value="0x1"/>
        <value caption="Starting Row configuration is G B G B (Blue Row" name="GBGB" value="0x2"/>
        <value caption="Starting Row configuration is B G B G (Blue Row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_CFA_CFG__BAYCFG">
        <value caption="Starting row configuration is G R G R (red row)" name="GRGR" value="0x0"/>
        <value caption="Starting row configuration is R G R G (red row" name="RGRG" value="0x1"/>
        <value caption="Starting row configuration is G B G B (blue row" name="GBGB" value="0x2"/>
        <value caption="Starting row configuration is B G B G (blue row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_CBC_CFG__CCIRMODE">
        <value caption="Byte ordering Cb0, Y0, Cr0, Y1" name="CBY" value="0x0"/>
        <value caption="Byte ordering Cr0, Y0, Cb0, Y1" name="CRY" value="0x1"/>
        <value caption="Byte ordering Y0, Cb0, Y1, Cr0" name="YCB" value="0x2"/>
        <value caption="Byte ordering Y0, Cr0, Y1, Cb0" name="YCR" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_SUB422_CFG__CCIRMODE">
        <value caption="Byte ordering Cb0, Y0, Cr0, Y1" name="CBY" value="0x0"/>
        <value caption="Byte ordering Cr0, Y0, Cb0, Y1" name="CRY" value="0x1"/>
        <value caption="Byte ordering Y0, Cb0, Y1, Cr0" name="YCB" value="0x2"/>
        <value caption="Byte ordering Y0, Cr0, Y1, Cb0" name="YCR" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_SUB422_CFG__FILTER">
        <value caption="Cosited, {1}" name="FILT0CO" value="0x0"/>
        <value caption="Centered {1, 1}" name="FILT1CE" value="0x1"/>
        <value caption="Cosited {1,2,1}" name="FILT2CO" value="0x2"/>
        <value caption="Centered {1, 3, 3, 1}" name="FILT3CE" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_RLP_CFG__MODE">
        <value caption="8-bit data" name="DAT8" value="0x0"/>
        <value caption="9-bit data" name="DAT9" value="0x1"/>
        <value caption="10-bit data" name="DAT10" value="0x2"/>
        <value caption="11-bit data" name="DAT11" value="0x3"/>
        <value caption="12-bit data" name="DAT12" value="0x4"/>
        <value caption="8-bit luminance only" name="DATY8" value="0x5"/>
        <value caption="10-bit luminance only" name="DATY10" value="0x6"/>
        <value caption="12-bit RGB+4-bit Alpha (MSB)" name="ARGB444" value="0x7"/>
        <value caption="15-bit RGB+1-bit Alpha (MSB)" name="ARGB555" value="0x8"/>
        <value caption="16-bit RGB" name="RGB565" value="0x9"/>
        <value caption="24-bits RGB mode+8-bit Alpha" name="ARGB32" value="0xA"/>
        <value caption="YCbCr mode (full range, [0-255])" name="YYCC" value="0xB"/>
        <value caption="YCbCr mode (limited range)" name="YYCC_LIMITED" value="0xC"/>
      </value-group>
      <value-group caption="" name="ISC_HIS_CFG__MODE">
        <value caption="Gr sampling" name="Gr" value="0x0"/>
        <value caption="R sampling" name="R" value="0x1"/>
        <value caption="Gb sampling" name="Gb" value="0x2"/>
        <value caption="B sampling" name="B" value="0x3"/>
        <value caption="Luminance-only mode" name="Y" value="0x4"/>
        <value caption="Raw sampling" name="RAW" value="0x5"/>
        <value caption="Luminance only with CCIR656 10-bit or 8-bit mode" name="YCCIR656" value="0x6"/>
      </value-group>
      <value-group caption="" name="ISC_HIS_CFG__BAYSEL">
        <value caption="Starting row configuration is G R G R (red row)" name="GRGR" value="0x0"/>
        <value caption="Starting row configuration is R G R G (red row" name="RGRG" value="0x1"/>
        <value caption="Starting row configuration is G B G B (blue row" name="GBGB" value="0x2"/>
        <value caption="Starting row configuration is B G B G (blue row)" name="BGBG" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_DCFG__IMODE">
        <value caption="8 bits, single channel packed" name="PACKED8" value="0x0"/>
        <value caption="16 bits, single channel packed" name="PACKED16" value="0x1"/>
        <value caption="32 bits, single channel packed" name="PACKED32" value="0x2"/>
        <value caption="32 bits, dual channel" name="YC422SP" value="0x3"/>
        <value caption="32 bits, triple channel" name="YC422P" value="0x4"/>
        <value caption="32 bits, dual channel" name="YC420SP" value="0x5"/>
        <value caption="32 bits, triple channel" name="YC420P" value="0x6"/>
      </value-group>
      <value-group caption="" name="ISC_DCFG__YMBSIZE">
        <value caption="DMA single access" name="SINGLE" value="0x0"/>
        <value caption="4-beat burst access" name="BEATS4" value="0x1"/>
        <value caption="8-beat burst access" name="BEATS8" value="0x2"/>
        <value caption="16-beat burst access" name="BEATS16" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_DCFG__CMBSIZE">
        <value caption="DMA single access" name="SINGLE" value="0x0"/>
        <value caption="4-beat burst access" name="BEATS4" value="0x1"/>
        <value caption="8-beat burst access" name="BEATS8" value="0x2"/>
        <value caption="16-beat burst access" name="BEATS16" value="0x3"/>
      </value-group>
      <value-group caption="" name="ISC_DCTRL__DVIEW">
        <value caption="Address {0} Stride {0} are updated" name="PACKED" value="0x0"/>
        <value caption="Address {0,1} Stride {0,1} are updated" name="SEMIPLANAR" value="0x1"/>
        <value caption="Address {0,1,2} Stride {0,1,2} are updated" name="PLANAR" value="0x2"/>
      </value-group>
    </module>
    <module caption="L2 Cache Controller" name="L2CC" version="11160B">
      <register-group name="L2CC">
        <register caption="Cache ID Register" name="L2CC_IDR" offset="0x000" rw="R" size="4">
          <bitfield caption="Cache Controller ID" mask="0xFFFFFFFF" name="ID"/>
        </register>
        <register caption="Cache Type Register" name="L2CC_TYPR" offset="0x004" rw="R" size="4">
          <bitfield caption="Instruction L2 Cache Associativity" mask="0x00000040" name="IL2ASS"/>
          <bitfield caption="Instruction L2 Cache Way Size" mask="0x00000700" name="IL2WSIZE"/>
          <bitfield caption="Data L2 Cache Associativity" mask="0x00040000" name="DL2ASS"/>
          <bitfield caption="Data L2 Cache Way Size" mask="0x00700000" name="DL2WSIZE"/>
        </register>
        <register caption="Control Register" name="L2CC_CR" offset="0x100" rw="RW" size="4">
          <bitfield caption="L2 Cache Enable" mask="0x00000001" name="L2CEN"/>
        </register>
        <register caption="Auxiliary Control Register" name="L2CC_ACR" offset="0x104" rw="RW" size="4">
          <bitfield caption="High Priority for SO and Dev Reads Enable" mask="0x00000400" name="HPSO"/>
          <bitfield caption="Store Buffer Device Limitation Enable" mask="0x00000800" name="SBDLE"/>
          <bitfield caption="Exclusive Cache Configuration" mask="0x00001000" name="EXCC"/>
          <bitfield caption="Shared Attribute Invalidate Enable" mask="0x00002000" name="SAIE"/>
          <bitfield caption="Associativity" mask="0x00010000" name="ASS"/>
          <bitfield caption="Way Size" mask="0x000E0000" name="WAYSIZE" values="L2CC_ACR__WAYSIZE"/>
          <bitfield caption="Event Monitor Bus Enable" mask="0x00100000" name="EMBEN"/>
          <bitfield caption="Parity Enable" mask="0x00200000" name="PEN"/>
          <bitfield caption="Shared Attribute Override Enable" mask="0x00400000" name="SAOEN"/>
          <bitfield caption="Force Write Allocate" mask="0x01800000" name="FWA"/>
          <bitfield caption="Cache Replacement Policy" mask="0x02000000" name="CRPOL"/>
          <bitfield caption="Non-Secure Lockdown Enable" mask="0x04000000" name="NSLEN"/>
          <bitfield caption="Non-Secure Interrupt Access Control" mask="0x08000000" name="NSIAC"/>
          <bitfield caption="Data Prefetch Enable" mask="0x10000000" name="DPEN"/>
          <bitfield caption="Instruction Prefetch Enable" mask="0x20000000" name="IPEN"/>
        </register>
        <register caption="Tag RAM Control Register" name="L2CC_TRCR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Setup Latency" mask="0x00000007" name="TSETLAT"/>
          <bitfield caption="Read Access Latency" mask="0x00000070" name="TRDLAT"/>
          <bitfield caption="Write Access Latency" mask="0x00000700" name="TWRLAT"/>
        </register>
        <register caption="Data RAM Control Register" name="L2CC_DRCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Setup Latency" mask="0x00000007" name="DSETLAT"/>
          <bitfield caption="Read Access Latency" mask="0x00000070" name="DRDLAT"/>
          <bitfield caption="Write Access Latency" mask="0x00000700" name="DWRLAT"/>
        </register>
        <register caption="Event Counter Control Register" name="L2CC_ECR" offset="0x200" rw="RW" size="4">
          <bitfield caption="Event Counter Enable" mask="0x00000001" name="EVCEN"/>
          <bitfield caption="Event Counter 0 Reset" mask="0x00000002" name="EVC0RST"/>
          <bitfield caption="Event Counter 1 Reset" mask="0x00000004" name="EVC1RST"/>
        </register>
        <register caption="Event Counter 1 Configuration Register" name="L2CC_ECFGR1" offset="0x204" rw="RW" size="4">
          <bitfield caption="Event Counter Interrupt Generation" mask="0x00000003" name="EIGEN" values="L2CC_ECFGR1__EIGEN"/>
          <bitfield caption="Event Counter Source" mask="0x0000003C" name="ESRC" values="L2CC_ECFGR1__ESRC"/>
        </register>
        <register caption="Event Counter 0 Configuration Register" name="L2CC_ECFGR0" offset="0x208" rw="RW" size="4">
          <bitfield caption="Event Counter Interrupt Generation" mask="0x00000003" name="EIGEN" values="L2CC_ECFGR0__EIGEN"/>
          <bitfield caption="Event Counter Source" mask="0x0000003C" name="ESRC" values="L2CC_ECFGR0__ESRC"/>
        </register>
        <register caption="Event Counter 1 Value Register" name="L2CC_EVR1" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Event Counter Value" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
        <register caption="Event Counter 0 Value Register" name="L2CC_EVR0" offset="0x210" rw="RW" size="4">
          <bitfield caption="Event Counter Value" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
        <register caption="Interrupt Mask Register" name="L2CC_IMR" offset="0x214" rw="RW" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 Memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 Memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Masked Interrupt Status Register" name="L2CC_MISR" offset="0x218" rw="R" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Raw Interrupt Status Register" name="L2CC_RISR" offset="0x21C" rw="R" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Interrupt Clear Register" name="L2CC_ICR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Event Counter 1/0 Overflow Increment" mask="0x00000001" name="ECNTR"/>
          <bitfield caption="Parity Error on L2 Tag RAM, Read" mask="0x00000002" name="PARRT"/>
          <bitfield caption="Parity Error on L2 Data RAM, Read" mask="0x00000004" name="PARRD"/>
          <bitfield caption="Error on L2 Tag RAM, Write" mask="0x00000008" name="ERRWT"/>
          <bitfield caption="Error on L2 Data RAM, Write" mask="0x00000010" name="ERRWD"/>
          <bitfield caption="Error on L2 Tag RAM, Read" mask="0x00000020" name="ERRRT"/>
          <bitfield caption="Error on L2 Data RAM, Read" mask="0x00000040" name="ERRRD"/>
          <bitfield caption="SLVERR from L3 memory" mask="0x00000080" name="SLVERR"/>
          <bitfield caption="DECERR from L3 memory" mask="0x00000100" name="DECERR"/>
        </register>
        <register caption="Cache Synchronization Register" name="L2CC_CSR" offset="0x730" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
        </register>
        <register caption="Invalidate Physical Address Line Register" name="L2CC_IPALR" offset="0x770" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag Number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Invalidate Way Register" name="L2CC_IWR" offset="0x77C" rw="RW" size="4">
          <bitfield caption="Invalidate Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Invalidate Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Invalidate Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Invalidate Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Invalidate Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Invalidate Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Invalidate Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Invalidate Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Clean Physical Address Line Register" name="L2CC_CPALR" offset="0x7B0" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Clean Index Register" name="L2CC_CIR" offset="0x7B8" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Way number" mask="0x70000000" name="WAY"/>
        </register>
        <register caption="Clean Way Register" name="L2CC_CWR" offset="0x7BC" rw="RW" size="4">
          <bitfield caption="Clean Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Clean Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Clean Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Clean Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Clean Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Clean Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Clean Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Clean Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Clean Invalidate Physical Address Line Register" name="L2CC_CIPALR" offset="0x7F0" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Tag Number" mask="0xFFFFC000" name="TAG"/>
        </register>
        <register caption="Clean Invalidate Index Register" name="L2CC_CIIR" offset="0x7F8" rw="RW" size="4">
          <bitfield caption="Cache Synchronization Status" mask="0x00000001" name="C"/>
          <bitfield caption="Index Number" mask="0x00003FE0" name="IDX"/>
          <bitfield caption="Way Number" mask="0x70000000" name="WAY"/>
        </register>
        <register caption="Clean Invalidate Way Register" name="L2CC_CIWR" offset="0x7FC" rw="RW" size="4">
          <bitfield caption="Clean Invalidate Way Number 0" mask="0x00000001" name="WAY0"/>
          <bitfield caption="Clean Invalidate Way Number 1" mask="0x00000002" name="WAY1"/>
          <bitfield caption="Clean Invalidate Way Number 2" mask="0x00000004" name="WAY2"/>
          <bitfield caption="Clean Invalidate Way Number 3" mask="0x00000008" name="WAY3"/>
          <bitfield caption="Clean Invalidate Way Number 4" mask="0x00000010" name="WAY4"/>
          <bitfield caption="Clean Invalidate Way Number 5" mask="0x00000020" name="WAY5"/>
          <bitfield caption="Clean Invalidate Way Number 6" mask="0x00000040" name="WAY6"/>
          <bitfield caption="Clean Invalidate Way Number 7" mask="0x00000080" name="WAY7"/>
        </register>
        <register caption="Data Lockdown Register" name="L2CC_DLKR" offset="0x900" rw="RW" size="4">
          <bitfield caption="Data Lockdown in Way Number 0" mask="0x00000001" name="DLK0"/>
          <bitfield caption="Data Lockdown in Way Number 1" mask="0x00000002" name="DLK1"/>
          <bitfield caption="Data Lockdown in Way Number 2" mask="0x00000004" name="DLK2"/>
          <bitfield caption="Data Lockdown in Way Number 3" mask="0x00000008" name="DLK3"/>
          <bitfield caption="Data Lockdown in Way Number 4" mask="0x00000010" name="DLK4"/>
          <bitfield caption="Data Lockdown in Way Number 5" mask="0x00000020" name="DLK5"/>
          <bitfield caption="Data Lockdown in Way Number 6" mask="0x00000040" name="DLK6"/>
          <bitfield caption="Data Lockdown in Way Number 7" mask="0x00000080" name="DLK7"/>
        </register>
        <register caption="Instruction Lockdown Register" name="L2CC_ILKR" offset="0x904" rw="RW" size="4">
          <bitfield caption="Instruction Lockdown in Way Number 0" mask="0x00000001" name="ILK0"/>
          <bitfield caption="Instruction Lockdown in Way Number 1" mask="0x00000002" name="ILK1"/>
          <bitfield caption="Instruction Lockdown in Way Number 2" mask="0x00000004" name="ILK2"/>
          <bitfield caption="Instruction Lockdown in Way Number 3" mask="0x00000008" name="ILK3"/>
          <bitfield caption="Instruction Lockdown in Way Number 4" mask="0x00000010" name="ILK4"/>
          <bitfield caption="Instruction Lockdown in Way Number 5" mask="0x00000020" name="ILK5"/>
          <bitfield caption="Instruction Lockdown in Way Number 6" mask="0x00000040" name="ILK6"/>
          <bitfield caption="Instruction Lockdown in Way Number 7" mask="0x00000080" name="ILK7"/>
        </register>
        <register caption="Debug Control Register" name="L2CC_DCR" offset="0xF40" rw="RW" size="4">
          <bitfield caption="Disable Cache Linefill" mask="0x00000001" name="DCL"/>
          <bitfield caption="Disable Write-back, Force Write-through" mask="0x00000002" name="DWB"/>
          <bitfield caption="SPNIDEN Value" mask="0x00000004" name="SPNIDEN"/>
        </register>
        <register caption="Prefetch Control Register" name="L2CC_PCR" offset="0xF60" rw="RW" size="4">
          <bitfield caption="Prefetch Offset" mask="0x0000001F" name="OFFSET"/>
          <bitfield caption="Not Same ID on Exclusive Sequence Enable" mask="0x00200000" name="NSIDEN"/>
          <bitfield caption="INCR Double Linefill Enable" mask="0x00800000" name="IDLEN"/>
          <bitfield caption="Prefetch Drop Enable" mask="0x01000000" name="PDEN"/>
          <bitfield caption="Double Linefill on WRAP Read Disable" mask="0x08000000" name="DLFWRDIS"/>
          <bitfield caption="Data Prefetch Enable" mask="0x10000000" name="DATPEN"/>
          <bitfield caption="Instruction Prefetch Enable" mask="0x20000000" name="INSPEN"/>
          <bitfield caption="Double Linefill Enable" mask="0x40000000" name="DLEN"/>
        </register>
        <register caption="Power Control Register" name="L2CC_POWCR" offset="0xF80" rw="RW" size="4">
          <bitfield caption="Standby Mode Enable" mask="0x00000001" name="STBYEN"/>
          <bitfield caption="Dynamic Clock Gating Enable" mask="0x00000002" name="DCKGATEN"/>
        </register>
      </register-group>
      <value-group caption="" name="L2CC_ACR__WAYSIZE">
        <value caption="16-Kbyte way set associative" name="_16KB_WAY" value="0x1"/>
      </value-group>
      <value-group caption="" name="L2CC_ECFGR1__EIGEN">
        <value caption="Disables (default)" name="INT_DIS" value="0x0"/>
        <value caption="Enables with Increment condition" name="INT_EN_INCR" value="0x1"/>
        <value caption="Enables with Overflow condition" name="INT_EN_OVER" value="0x2"/>
        <value caption="Disables Interrupt generation" name="INT_GEN_DIS" value="0x3"/>
      </value-group>
      <value-group caption="" name="L2CC_ECFGR1__ESRC">
        <value caption="Counter Disabled" name="CNT_DIS" value="0x0"/>
        <value caption="Source is CO" name="SRC_CO" value="0x1"/>
        <value caption="Source is DRHIT" name="SRC_DRHIT" value="0x2"/>
        <value caption="Source is DRREQ" name="SRC_DRREQ" value="0x3"/>
        <value caption="Source is DWHIT" name="SRC_DWHIT" value="0x4"/>
        <value caption="Source is DWREQ" name="SRC_DWREQ" value="0x5"/>
        <value caption="Source is DWTREQ" name="SRC_DWTREQ" value="0x6"/>
        <value caption="Source is IRHIT" name="SRC_IRHIT" value="0x7"/>
        <value caption="Source is IRREQ" name="SRC_IRREQ" value="0x8"/>
        <value caption="Source is WA" name="SRC_WA" value="0x9"/>
        <value caption="Source is IPFALLOC" name="SRC_IPFALLOC" value="0xa"/>
        <value caption="Source is EPFHIT" name="SRC_EPFHIT" value="0xb"/>
        <value caption="Source is EPFALLOC" name="SRC_EPFALLOC" value="0xc"/>
        <value caption="Source is SRRCVD" name="SRC_SRRCVD" value="0xd"/>
        <value caption="Source is SRCONF" name="SRC_SRCONF" value="0xe"/>
        <value caption="Source is EPFRCVD" name="SRC_EPFRCVD" value="0xf"/>
      </value-group>
      <value-group caption="" name="L2CC_ECFGR0__EIGEN">
        <value caption="Disables (default)" name="INT_DIS" value="0x0"/>
        <value caption="Enables with Increment condition" name="INT_EN_INCR" value="0x1"/>
        <value caption="Enables with Overflow condition" name="INT_EN_OVER" value="0x2"/>
        <value caption="Disables Interrupt generation" name="INT_GEN_DIS" value="0x3"/>
      </value-group>
      <value-group caption="" name="L2CC_ECFGR0__ESRC">
        <value caption="Counter Disabled" name="CNT_DIS" value="0x0"/>
        <value caption="Source is CO" name="SRC_CO" value="0x1"/>
        <value caption="Source is DRHIT" name="SRC_DRHIT" value="0x2"/>
        <value caption="Source is DRREQ" name="SRC_DRREQ" value="0x3"/>
        <value caption="Source is DWHIT" name="SRC_DWHIT" value="0x4"/>
        <value caption="Source is DWREQ" name="SRC_DWREQ" value="0x5"/>
        <value caption="Source is DWTREQ" name="SRC_DWTREQ" value="0x6"/>
        <value caption="Source is IRHIT" name="SRC_IRHIT" value="0x7"/>
        <value caption="Source is IRREQ" name="SRC_IRREQ" value="0x8"/>
        <value caption="Source is WA" name="SRC_WA" value="0x9"/>
        <value caption="Source is IPFALLOC" name="SRC_IPFALLOC" value="0xa"/>
        <value caption="Source is EPFHIT" name="SRC_EPFHIT" value="0xb"/>
        <value caption="Source is EPFALLOC" name="SRC_EPFALLOC" value="0xc"/>
        <value caption="Source is SRRCVD" name="SRC_SRRCVD" value="0xd"/>
        <value caption="Source is SRCONF" name="SRC_SRCONF" value="0xe"/>
        <value caption="Source is EPFRCVD" name="SRC_EPFRCVD" value="0xf"/>
      </value-group>
    </module>
    <module caption="LCD Controller" name="LCDC" version="11062H">
      <register-group name="LCDC">
        <register caption="LCD Controller Configuration Register 0" name="LCDC_LCDCFG0" offset="0x00000000" rw="RW" size="4">
          <bitfield caption="LCD Controller Clock Polarity" mask="0x00000001" name="CLKPOL"/>
          <bitfield caption="LCD Controller Clock Source Selection" mask="0x00000004" name="CLKSEL"/>
          <bitfield caption="LCD Controller PWM Clock Source Selection" mask="0x00000008" name="CLKPWMSEL"/>
          <bitfield caption="Clock Gating Disable Control for the Base Layer" mask="0x00000100" name="CGDISBASE"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 1 Layer" mask="0x00000200" name="CGDISOVR1"/>
          <bitfield caption="Clock Gating Disable Control for the Overlay 2 Layer" mask="0x00000400" name="CGDISOVR2"/>
          <bitfield caption="Clock Gating Disable Control for the High End Overlay" mask="0x00000800" name="CGDISHEO"/>
          <bitfield caption="Clock Gating Disable Control for the Post Processing Layer" mask="0x00002000" name="CGDISPP"/>
          <bitfield caption="LCD Controller Clock Divider" mask="0x00FF0000" name="CLKDIV"/>
        </register>
        <register caption="LCD Controller Configuration Register 1" name="LCDC_LCDCFG1" offset="0x00000004" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Width" mask="0x000000FF" name="HSPW"/>
          <bitfield caption="Vertical Synchronization Pulse Width" mask="0x00FF0000" name="VSPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 2" name="LCDC_LCDCFG2" offset="0x00000008" rw="RW" size="4">
          <bitfield caption="Vertical Front Porch Width" mask="0x000000FF" name="VFPW"/>
          <bitfield caption="Vertical Back Porch Width" mask="0x00FF0000" name="VBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 3" name="LCDC_LCDCFG3" offset="0x0000000C" rw="RW" size="4">
          <bitfield caption="Horizontal Front Porch Width" mask="0x000003FF" name="HFPW"/>
          <bitfield caption="Horizontal Back Porch Width" mask="0x03FF0000" name="HBPW"/>
        </register>
        <register caption="LCD Controller Configuration Register 4" name="LCDC_LCDCFG4" offset="0x00000010" rw="RW" size="4">
          <bitfield caption="Number of Pixels Per Line" mask="0x000007FF" name="PPL"/>
          <bitfield caption="Number of Active Row Per Frame" mask="0x07FF0000" name="RPF"/>
        </register>
        <register caption="LCD Controller Configuration Register 5" name="LCDC_LCDCFG5" offset="0x00000014" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Pulse Polarity" mask="0x00000001" name="HSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Polarity" mask="0x00000002" name="VSPOL"/>
          <bitfield caption="Vertical Synchronization Pulse Start" mask="0x00000004" name="VSPDLYS"/>
          <bitfield caption="Vertical Synchronization Pulse End" mask="0x00000008" name="VSPDLYE"/>
          <bitfield caption="Display Signal Polarity" mask="0x00000010" name="DISPPOL"/>
          <bitfield caption="LCD Controller Dithering" mask="0x00000040" name="DITHER"/>
          <bitfield caption="LCD Controller Display Power Signal Synchronization" mask="0x00000080" name="DISPDLY"/>
          <bitfield caption="LCD Controller Output Mode" mask="0x00000300" name="MODE" values="LCDC_LCDCFG5__MODE"/>
          <bitfield caption="Post Processing Enable" mask="0x00000400" name="PP"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Setup Configuration" mask="0x00001000" name="VSPSU"/>
          <bitfield caption="LCD Controller Vertical synchronization Pulse Hold Configuration" mask="0x00002000" name="VSPHO"/>
          <bitfield caption="LCD DISPLAY Guard Time" mask="0x00FF0000" name="GUARDTIME"/>
        </register>
        <register caption="LCD Controller Configuration Register 6" name="LCDC_LCDCFG6" offset="0x00000018" rw="RW" size="4">
          <bitfield caption="PWM Clock Prescaler" mask="0x00000007" name="PWMPS" values="LCDC_LCDCFG6__PWMPS"/>
          <bitfield caption="LCD Controller PWM Signal Polarity" mask="0x00000010" name="PWMPOL"/>
          <bitfield caption="LCD Controller PWM Compare Value" mask="0x0000FF00" name="PWMCVAL"/>
        </register>
        <register caption="LCD Controller Enable Register" name="LCDC_LCDEN" offset="0x00000020" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Enable" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Enable" mask="0x00000002" name="SYNCEN"/>
          <bitfield caption="LCD Controller DISP Signal Enable" mask="0x00000004" name="DISPEN"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Enable" mask="0x00000008" name="PWMEN"/>
        </register>
        <register caption="LCD Controller Disable Register" name="LCDC_LCDDIS" offset="0x00000024" rw="W" size="4">
          <bitfield caption="LCD Controller Pixel Clock Disable" mask="0x00000001" name="CLKDIS"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Disable" mask="0x00000002" name="SYNCDIS"/>
          <bitfield caption="LCD Controller DISP Signal Disable" mask="0x00000004" name="DISPDIS"/>
          <bitfield caption="LCD Controller Pulse Width Modulation Disable" mask="0x00000008" name="PWMDIS"/>
          <bitfield caption="LCD Controller Clock Reset" mask="0x00000100" name="CLKRST"/>
          <bitfield caption="LCD Controller Horizontal and Vertical Synchronization Reset" mask="0x00000200" name="SYNCRST"/>
          <bitfield caption="LCD Controller DISP Signal Reset" mask="0x00000400" name="DISPRST"/>
          <bitfield caption="LCD Controller PWM Reset" mask="0x00000800" name="PWMRST"/>
        </register>
        <register caption="LCD Controller Status Register" name="LCDC_LCDSR" offset="0x00000028" rw="R" size="4">
          <bitfield caption="Clock Status" mask="0x00000001" name="CLKSTS"/>
          <bitfield caption="LCD Controller Synchronization status" mask="0x00000002" name="LCDSTS"/>
          <bitfield caption="LCD Controller DISP Signal Status" mask="0x00000004" name="DISPSTS"/>
          <bitfield caption="LCD Controller PWM Signal Status" mask="0x00000008" name="PWMSTS"/>
          <bitfield caption="Synchronization In Progress" mask="0x00000010" name="SIPSTS"/>
        </register>
        <register caption="LCD Controller Interrupt Enable Register" name="LCDC_LCDIER" offset="0x0000002C" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Enable Register" mask="0x00000001" name="SOFIE"/>
          <bitfield caption="LCD Disable Interrupt Enable Register" mask="0x00000002" name="DISIE"/>
          <bitfield caption="Power UP/Down Sequence Terminated Interrupt Enable Register" mask="0x00000004" name="DISPIE"/>
          <bitfield caption="Output FIFO Error Interrupt Enable Register" mask="0x00000010" name="FIFOERRIE"/>
          <bitfield caption="Base Layer Interrupt Enable Register" mask="0x00000100" name="BASEIE"/>
          <bitfield caption="Overlay 1 Interrupt Enable Register" mask="0x00000200" name="OVR1IE"/>
          <bitfield caption="Overlay 2 Interrupt Enable Register" mask="0x00000400" name="OVR2IE"/>
          <bitfield caption="High End Overlay Interrupt Enable Register" mask="0x00000800" name="HEOIE"/>
          <bitfield caption="Post Processing Interrupt Enable Register" mask="0x00002000" name="PPIE"/>
        </register>
        <register caption="LCD Controller Interrupt Disable Register" name="LCDC_LCDIDR" offset="0x00000030" rw="W" size="4">
          <bitfield caption="Start of Frame Interrupt Disable Register" mask="0x00000001" name="SOFID"/>
          <bitfield caption="LCD Disable Interrupt Disable Register" mask="0x00000002" name="DISID"/>
          <bitfield caption="Power UP/Down Sequence Terminated Interrupt Disable Register" mask="0x00000004" name="DISPID"/>
          <bitfield caption="Output FIFO Error Interrupt Disable Register" mask="0x00000010" name="FIFOERRID"/>
          <bitfield caption="Base Layer Interrupt Disable Register" mask="0x00000100" name="BASEID"/>
          <bitfield caption="Overlay 1 Interrupt Disable Register" mask="0x00000200" name="OVR1ID"/>
          <bitfield caption="Overlay 2 Interrupt Disable Register" mask="0x00000400" name="OVR2ID"/>
          <bitfield caption="High End Overlay Interrupt Disable Register" mask="0x00000800" name="HEOID"/>
          <bitfield caption="Post Processing Interrupt Disable Register" mask="0x00002000" name="PPID"/>
        </register>
        <register caption="LCD Controller Interrupt Mask Register" name="LCDC_LCDIMR" offset="0x00000034" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Mask Register" mask="0x00000001" name="SOFIM"/>
          <bitfield caption="LCD Disable Interrupt Mask Register" mask="0x00000002" name="DISIM"/>
          <bitfield caption="Power UP/Down Sequence Terminated Interrupt Mask Register" mask="0x00000004" name="DISPIM"/>
          <bitfield caption="Output FIFO Error Interrupt Mask Register" mask="0x00000010" name="FIFOERRIM"/>
          <bitfield caption="Base Layer Interrupt Mask Register" mask="0x00000100" name="BASEIM"/>
          <bitfield caption="Overlay 1 Interrupt Mask Register" mask="0x00000200" name="OVR1IM"/>
          <bitfield caption="Overlay 2 Interrupt Mask Register" mask="0x00000400" name="OVR2IM"/>
          <bitfield caption="High End Overlay Interrupt Mask Register" mask="0x00000800" name="HEOIM"/>
          <bitfield caption="Post Processing Interrupt Mask Register" mask="0x00002000" name="PPIM"/>
        </register>
        <register caption="LCD Controller Interrupt Status Register" name="LCDC_LCDISR" offset="0x00000038" rw="R" size="4">
          <bitfield caption="Start of Frame Interrupt Status Register" mask="0x00000001" name="SOF"/>
          <bitfield caption="LCD Disable Interrupt Status Register" mask="0x00000002" name="DIS"/>
          <bitfield caption="Power-up/Power-down Sequence Terminated Interrupt Status Register" mask="0x00000004" name="DISP"/>
          <bitfield caption="Output FIFO Error" mask="0x00000010" name="FIFOERR"/>
          <bitfield caption="Base Layer Raw Interrupt Status Register" mask="0x00000100" name="BASE"/>
          <bitfield caption="Overlay 1 Raw Interrupt Status Register" mask="0x00000200" name="OVR1"/>
          <bitfield caption="Overlay 2 Raw Interrupt Status Register" mask="0x00000400" name="OVR2"/>
          <bitfield caption="High End Overlay Raw Interrupt Status Register" mask="0x00000800" name="HEO"/>
          <bitfield caption="Post Processing Raw Interrupt Status Register" mask="0x00002000" name="PP"/>
        </register>
        <register caption="LCD Controller Attribute Register" name="LCDC_ATTR" offset="0x0000003C" rw="W" size="4">
          <bitfield caption="Base Layer Update Attribute Register" mask="0x00000001" name="BASE"/>
          <bitfield caption="Overlay 1 Update Attribute Register" mask="0x00000002" name="OVR1"/>
          <bitfield caption="Overlay 2 Update Attribute Register" mask="0x00000004" name="OVR2"/>
          <bitfield caption="High End Overlay Update Attribute Register" mask="0x00000008" name="HEO"/>
          <bitfield caption="Post-Processing Update Attribute Register" mask="0x00000020" name="PP"/>
          <bitfield caption="Base Layer Update Add To Queue" mask="0x00000100" name="BASEA2Q"/>
          <bitfield caption="Overlay 1 Update Add To Queue" mask="0x00000200" name="OVR1A2Q"/>
          <bitfield caption="Overlay 2 Update Add to Queue" mask="0x00000400" name="OVR2A2Q"/>
          <bitfield caption="High End Overlay Update Add To Queue" mask="0x00000800" name="HEOA2Q"/>
          <bitfield caption="Post-Processing Update Add To Queue" mask="0x00002000" name="PPA2Q"/>
        </register>
        <register caption="Base Layer Channel Enable Register" name="LCDC_BASECHER" offset="0x00000040" rw="W" size="4">
          <bitfield caption="Channel Enable Register" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable Register" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable Register" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Base Layer Channel Disable Register" name="LCDC_BASECHDR" offset="0x00000044" rw="W" size="4">
          <bitfield caption="Channel Disable Register" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset Register" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Base Layer Channel Status Register" name="LCDC_BASECHSR" offset="0x00000048" rw="R" size="4">
          <bitfield caption="Channel Status Register" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status Register" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status Register" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Base Layer Interrupt Enable Register" name="LCDC_BASEIER" offset="0x0000004C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Disabled Register" name="LCDC_BASEIDR" offset="0x00000050" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Mask Register" name="LCDC_BASEIMR" offset="0x00000054" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base Layer Interrupt Status Register" name="LCDC_BASEISR" offset="0x00000058" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Base DMA Head Register" name="LCDC_BASEHEAD" offset="0x0000005C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Base DMA Address Register" name="LCDC_BASEADDR" offset="0x00000060" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Base DMA Control Register" name="LCDC_BASECTRL" offset="0x00000064" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Base DMA Next Register" name="LCDC_BASENEXT" offset="0x00000068" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Base Layer Configuration Register 0" name="LCDC_BASECFG0" offset="0x0000006C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_BASECFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction" mask="0x00000100" name="DLBO"/>
        </register>
        <register caption="Base Layer Configuration Register 1" name="LCDC_BASECFG1" offset="0x00000070" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_BASECFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_BASECFG1__CLUTMODE"/>
        </register>
        <register caption="Base Layer Configuration Register 2" name="LCDC_BASECFG2" offset="0x00000074" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Base Layer Configuration Register 3" name="LCDC_BASECFG3" offset="0x00000078" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Base Layer Configuration Register 4" name="LCDC_BASECFG4" offset="0x0000007C" rw="RW" size="4">
          <bitfield caption="Use DMA Data Path" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Discard Area Enable" mask="0x00000800" name="DISCEN"/>
        </register>
        <register caption="Base Layer Configuration Register 5" name="LCDC_BASECFG5" offset="0x00000080" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Coordinate" mask="0x000007FF" name="DISCXPOS"/>
          <bitfield caption="Discard Area Vertical Coordinate" mask="0x07FF0000" name="DISCYPOS"/>
        </register>
        <register caption="Base Layer Configuration Register 6" name="LCDC_BASECFG6" offset="0x00000084" rw="RW" size="4">
          <bitfield caption="Discard Area Horizontal Size" mask="0x000007FF" name="DISCXSIZE"/>
          <bitfield caption="Discard Area Vertical Size" mask="0x07FF0000" name="DISCYSIZE"/>
        </register>
        <register caption="Overlay 1 Channel Enable Register" name="LCDC_OVR1CHER" offset="0x00000140" rw="W" size="4">
          <bitfield caption="Channel Enable Register" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable Register" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable Register" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 1 Channel Disable Register" name="LCDC_OVR1CHDR" offset="0x00000144" rw="W" size="4">
          <bitfield caption="Channel Disable Register" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset Register" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 1 Channel Status Register" name="LCDC_OVR1CHSR" offset="0x00000148" rw="R" size="4">
          <bitfield caption="Channel Status Register" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status Register" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status Register" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 1 Interrupt Enable Register" name="LCDC_OVR1IER" offset="0x0000014C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Disable Register" name="LCDC_OVR1IDR" offset="0x00000150" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Mask Register" name="LCDC_OVR1IMR" offset="0x00000154" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 Interrupt Status Register" name="LCDC_OVR1ISR" offset="0x00000158" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 1 DMA Head Register" name="LCDC_OVR1HEAD" offset="0x0000015C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 1 DMA Address Register" name="LCDC_OVR1ADDR" offset="0x00000160" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 1 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 1 DMA Control Register" name="LCDC_OVR1CTRL" offset="0x00000164" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 1 DMA Next Register" name="LCDC_OVR1NEXT" offset="0x00000168" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 1 Configuration Register 0" name="LCDC_OVR1CFG0" offset="0x0000016C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR1CFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only for Channel Bus Transaction." mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 1" name="LCDC_OVR1CFG1" offset="0x00000170" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR1CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR1CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 2" name="LCDC_OVR1CFG2" offset="0x00000174" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 1 Configuration Register 3" name="LCDC_OVR1CFG3" offset="0x00000178" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 4" name="LCDC_OVR1CFG4" offset="0x0000017C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 5" name="LCDC_OVR1CFG5" offset="0x00000180" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 1 Configuration Register 6" name="LCDC_OVR1CFG6" offset="0x00000184" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 1 Configuration Register 7" name="LCDC_OVR1CFG7" offset="0x00000188" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 1 Configuration Register 8" name="LCDC_OVR1CFG8" offset="0x0000018C" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 1 Configuration Register 9" name="LCDC_OVR1CFG9" offset="0x00000190" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="Overlay 2 Channel Enable Register" name="LCDC_OVR2CHER" offset="0x00000240" rw="W" size="4">
          <bitfield caption="Channel Enable Register" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable Register" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable Register" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Overlay 2 Channel Disable Register" name="LCDC_OVR2CHDR" offset="0x00000244" rw="W" size="4">
          <bitfield caption="Channel Disable Register" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset Register" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Overlay 2 Channel Status Register" name="LCDC_OVR2CHSR" offset="0x00000248" rw="R" size="4">
          <bitfield caption="Channel Status Register" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status Register" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status Register" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Overlay 2 Interrupt Enable Register" name="LCDC_OVR2IER" offset="0x0000024C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Disable Register" name="LCDC_OVR2IDR" offset="0x00000250" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Mask Register" name="LCDC_OVR2IMR" offset="0x00000254" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask Register" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 Interrupt Status Register" name="LCDC_OVR2ISR" offset="0x00000258" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
        </register>
        <register caption="Overlay 2 DMA Head Register" name="LCDC_OVR2HEAD" offset="0x0000025C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Overlay 2 DMA Address Register" name="LCDC_OVR2ADDR" offset="0x00000260" rw="RW" size="4">
          <bitfield caption="DMA Transfer Overlay 2 Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Overlay 2 DMA Control Register" name="LCDC_OVR2CTRL" offset="0x00000264" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Overlay 2 DMA Next Register" name="LCDC_OVR2NEXT" offset="0x00000268" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Overlay 2 Configuration Register 0" name="LCDC_OVR2CFG0" offset="0x0000026C" rw="RW" size="4">
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_OVR2CFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction." mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 1" name="LCDC_OVR2CFG1" offset="0x00000270" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="RGB Mode Input Selection" mask="0x000000F0" name="RGBMODE" values="LCDC_OVR2CFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_OVR2CFG1__CLUTMODE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 2" name="LCDC_OVR2CFG2" offset="0x00000274" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="Overlay 2 Configuration Register 3" name="LCDC_OVR2CFG3" offset="0x00000278" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 4" name="LCDC_OVR2CFG4" offset="0x0000027C" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 5" name="LCDC_OVR2CFG5" offset="0x00000280" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="Overlay 2 Configuration Register 6" name="LCDC_OVR2CFG6" offset="0x00000284" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="Overlay 2 Configuration Register 7" name="LCDC_OVR2CFG7" offset="0x00000288" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="Overlay 2 Configuration Register 8" name="LCDC_OVR2CFG8" offset="0x0000028C" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="Overlay 2 Configuration Register 8" name="LCDC_OVR2CFG9" offset="0x00000290" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High End Overlay Channel Enable Register" name="LCDC_HEOCHER" offset="0x00000340" rw="W" size="4">
          <bitfield caption="Channel Enable Register" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable Register" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable Register" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="High End Overlay Channel Disable Register" name="LCDC_HEOCHDR" offset="0x00000344" rw="W" size="4">
          <bitfield caption="Channel Disable Register" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset Register" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="High End Overlay Channel Status Register" name="LCDC_HEOCHSR" offset="0x00000348" rw="R" size="4">
          <bitfield caption="Channel Status Register" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status Register" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status Register" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="High End Overlay Interrupt Enable Register" name="LCDC_HEOIER" offset="0x0000034C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Enable Register" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Interrupt Enable Register" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Interrupt Enable Register" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Interrupt Enable Register" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Interrupt Enable Register" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U or UV Chrominance Interrupt Enable Register" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA for V Chrominance Transfer Interrupt Enable Register" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Interrupt Enable Register" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Interrupt Enable Register" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Interrupt Enable Register" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Enable Register" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High End Overlay Interrupt Disable Register" name="LCDC_HEOIDR" offset="0x00000350" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Disable Register" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Disable Register" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Disable Register" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Interrupt Disable Register" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Interrupt for U or UV Chrominance Component Disable Register" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Interrupt for U or UV Chrominance Component Disable Register" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Disable Register" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Disable Register" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Interrupt Disable Register" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Interrupt Disable Register" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Component Interrupt Disable Register" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High End Overlay Interrupt Mask Register" name="LCDC_HEOIMR" offset="0x00000354" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask Register" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Interrupt Mask Register" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U or UV Chrominance Component Interrupt Mask Register" mask="0x00000400" name="UDMA"/>
          <bitfield caption="Descriptor Loaded for U or UV Chrominance Component Interrupt Mask Register" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U or UV Chrominance Component Mask Register" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List for U or UV Chrominance Component Mask Register" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow for U Chrominance Interrupt Mask Register" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Chrominance Component Interrupt Mask Register" mask="0x00040000" name="VDMA"/>
          <bitfield caption="Descriptor Loaded for V Chrominance Component Interrupt Mask Register" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Chrominance Component Mask Register" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List for V Chrominance Component Mask Register" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow for V Chrominance Interrupt Mask Register" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High End Overlay Interrupt Status Register" name="LCDC_HEOISR" offset="0x00000358" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
          <bitfield caption="Overflow Detected" mask="0x00000040" name="OVR"/>
          <bitfield caption="End of DMA Transfer for U Component" mask="0x00000400" name="UDMA"/>
          <bitfield caption="DMA Descriptor Loaded for U Component" mask="0x00000800" name="UDSCR"/>
          <bitfield caption="Head Descriptor Loaded for U Component" mask="0x00001000" name="UADD"/>
          <bitfield caption="End of List Detected for U Component" mask="0x00002000" name="UDONE"/>
          <bitfield caption="Overflow Detected for U Component" mask="0x00004000" name="UOVR"/>
          <bitfield caption="End of DMA Transfer for V Component" mask="0x00040000" name="VDMA"/>
          <bitfield caption="DMA Descriptor Loaded for V Component" mask="0x00080000" name="VDSCR"/>
          <bitfield caption="Head Descriptor Loaded for V Component" mask="0x00100000" name="VADD"/>
          <bitfield caption="End of List Detected for V Component" mask="0x00200000" name="VDONE"/>
          <bitfield caption="Overflow Detected for V Component" mask="0x00400000" name="VOVR"/>
        </register>
        <register caption="High End Overlay DMA Head Register" name="LCDC_HEOHEAD" offset="0x0000035C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="High End Overlay DMA Address Register" name="LCDC_HEOADDR" offset="0x00000360" rw="RW" size="4">
          <bitfield caption="DMA Transfer start Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="High End Overlay DMA Control Register" name="LCDC_HEOCTRL" offset="0x00000364" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="Lookup Table Fetch Enable" mask="0x00000002" name="LFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="High End Overlay DMA Next Register" name="LCDC_HEONEXT" offset="0x00000368" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="High End Overlay U-UV DMA Head Register" name="LCDC_HEOUHEAD" offset="0x0000036C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="UHEAD"/>
        </register>
        <register caption="High End Overlay U-UV DMA Address Register" name="LCDC_HEOUADDR" offset="0x00000370" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for U or UV Chrominance" mask="0xFFFFFFFF" name="UADDR"/>
        </register>
        <register caption="High End Overlay U-UV DMA Control Register" name="LCDC_HEOUCTRL" offset="0x00000374" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="UDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="UDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="UDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="UADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="UDONEIEN"/>
        </register>
        <register caption="High End Overlay U-UV DMA Next Register" name="LCDC_HEOUNEXT" offset="0x00000378" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="UNEXT"/>
        </register>
        <register caption="High End Overlay V DMA Head Register" name="LCDC_HEOVHEAD" offset="0x0000037C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFF" name="VHEAD"/>
        </register>
        <register caption="High End Overlay V DMA Address Register" name="LCDC_HEOVADDR" offset="0x00000380" rw="RW" size="4">
          <bitfield caption="DMA Transfer Start Address for V Chrominance" mask="0xFFFFFFFF" name="VADDR"/>
        </register>
        <register caption="High End Overlay V DMA Control Register" name="LCDC_HEOVCTRL" offset="0x00000384" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="VDFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="VDMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="VDSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="VADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="VDONEIEN"/>
        </register>
        <register caption="High End Overlay V DMA Next Register" name="LCDC_HEOVNEXT" offset="0x00000388" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="VNEXT"/>
        </register>
        <register caption="High End Overlay Configuration Register 0" name="LCDC_HEOCFG0" offset="0x0000038C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_HEOCFG0__BLEN"/>
          <bitfield caption="AHB Burst Length for U-V channel" mask="0x000000C0" name="BLENUV" values="LCDC_HEOCFG0__BLENUV"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction." mask="0x00000100" name="DLBO"/>
          <bitfield caption="Hardware Rotation Optimization Disable" mask="0x00001000" name="ROTDIS"/>
          <bitfield caption="Hardware Rotation Lock Disable" mask="0x00002000" name="LOCKDIS"/>
        </register>
        <register caption="High End Overlay Configuration Register 1" name="LCDC_HEOCFG1" offset="0x00000390" rw="RW" size="4">
          <bitfield caption="Color Lookup Table Mode Enable" mask="0x00000001" name="CLUTEN"/>
          <bitfield caption="YUV Color Space Enable" mask="0x00000002" name="YUVEN"/>
          <bitfield caption="RGB Mode Input selection" mask="0x000000F0" name="RGBMODE" values="LCDC_HEOCFG1__RGBMODE"/>
          <bitfield caption="Color Lookup Table Mode Input Selection" mask="0x00000300" name="CLUTMODE" values="LCDC_HEOCFG1__CLUTMODE"/>
          <bitfield caption="YUV Mode Input Selection" mask="0x0000F000" name="YUVMODE" values="LCDC_HEOCFG1__YUVMODE"/>
          <bitfield caption="YUV 4:2:2 Rotation" mask="0x00010000" name="YUV422ROT"/>
          <bitfield caption="YUV 4:2:2 Swap" mask="0x00020000" name="YUV422SWP"/>
          <bitfield caption="Down Scaling Bandwidth Optimization" mask="0x00100000" name="DSCALEOPT"/>
        </register>
        <register caption="High End Overlay Configuration Register 2" name="LCDC_HEOCFG2" offset="0x00000394" rw="RW" size="4">
          <bitfield caption="Horizontal Window Position" mask="0x000007FF" name="XPOS"/>
          <bitfield caption="Vertical Window Position" mask="0x07FF0000" name="YPOS"/>
        </register>
        <register caption="High End Overlay Configuration Register 3" name="LCDC_HEOCFG3" offset="0x00000398" rw="RW" size="4">
          <bitfield caption="Horizontal Window Size" mask="0x000007FF" name="XSIZE"/>
          <bitfield caption="Vertical Window Size" mask="0x07FF0000" name="YSIZE"/>
        </register>
        <register caption="High End Overlay Configuration Register 4" name="LCDC_HEOCFG4" offset="0x0000039C" rw="RW" size="4">
          <bitfield caption="Horizontal image Size in Memory" mask="0x000007FF" name="XMEMSIZE"/>
          <bitfield caption="Vertical image Size in Memory" mask="0x07FF0000" name="YMEMSIZE"/>
        </register>
        <register caption="High End Overlay Configuration Register 5" name="LCDC_HEOCFG5" offset="0x000003A0" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="High End Overlay Configuration Register 6" name="LCDC_HEOCFG6" offset="0x000003A4" rw="RW" size="4">
          <bitfield caption="Pixel Stride" mask="0xFFFFFFFF" name="PSTRIDE"/>
        </register>
        <register caption="High End Overlay Configuration Register 7" name="LCDC_HEOCFG7" offset="0x000003A8" rw="RW" size="4">
          <bitfield caption="UV Horizontal Stride" mask="0xFFFFFFFF" name="UVXSTRIDE"/>
        </register>
        <register caption="High End Overlay Configuration Register 8" name="LCDC_HEOCFG8" offset="0x000003AC" rw="RW" size="4">
          <bitfield caption="UV Pixel Stride" mask="0xFFFFFFFF" name="UVPSTRIDE"/>
        </register>
        <register caption="High End Overlay Configuration Register 9" name="LCDC_HEOCFG9" offset="0x000003B0" rw="RW" size="4">
          <bitfield caption="Blue Default" mask="0x000000FF" name="BDEF"/>
          <bitfield caption="Green Default" mask="0x0000FF00" name="GDEF"/>
          <bitfield caption="Red Default" mask="0x00FF0000" name="RDEF"/>
        </register>
        <register caption="High End Overlay Configuration Register 10" name="LCDC_HEOCFG10" offset="0x000003B4" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key" mask="0x000000FF" name="BKEY"/>
          <bitfield caption="Green Color Component Chroma Key" mask="0x0000FF00" name="GKEY"/>
          <bitfield caption="Red Color Component Chroma Key" mask="0x00FF0000" name="RKEY"/>
        </register>
        <register caption="High End Overlay Configuration Register 11" name="LCDC_HEOCFG11" offset="0x000003B8" rw="RW" size="4">
          <bitfield caption="Blue Color Component Chroma Key Mask" mask="0x000000FF" name="BMASK"/>
          <bitfield caption="Green Color Component Chroma Key Mask" mask="0x0000FF00" name="GMASK"/>
          <bitfield caption="Red Color Component Chroma Key Mask" mask="0x00FF0000" name="RMASK"/>
        </register>
        <register caption="High End Overlay Configuration Register 12" name="LCDC_HEOCFG12" offset="0x000003BC" rw="RW" size="4">
          <bitfield caption="Blender Chroma Key Enable" mask="0x00000001" name="CRKEY"/>
          <bitfield caption="Blender Inverted Blender Output Enable" mask="0x00000002" name="INV"/>
          <bitfield caption="Blender Iterated Color Enable" mask="0x00000004" name="ITER2BL"/>
          <bitfield caption="Blender Use Iterated Color" mask="0x00000008" name="ITER"/>
          <bitfield caption="Blender Reverse Alpha" mask="0x00000010" name="REVALPHA"/>
          <bitfield caption="Blender Global Alpha Enable" mask="0x00000020" name="GAEN"/>
          <bitfield caption="Blender Local Alpha Enable" mask="0x00000040" name="LAEN"/>
          <bitfield caption="Blender Overlay Layer Enable" mask="0x00000080" name="OVR"/>
          <bitfield caption="Blender DMA Layer Enable" mask="0x00000100" name="DMA"/>
          <bitfield caption="Use Replication logic to expand RGB color to 24 bits" mask="0x00000200" name="REP"/>
          <bitfield caption="Destination Chroma Keying" mask="0x00000400" name="DSTKEY"/>
          <bitfield caption="Video Priority" mask="0x00001000" name="VIDPRI"/>
          <bitfield caption="Blender Global Alpha" mask="0x00FF0000" name="GA"/>
        </register>
        <register caption="High End Overlay Configuration Register 13" name="LCDC_HEOCFG13" offset="0x000003C0" rw="RW" size="4">
          <bitfield caption="Horizontal Scaling Factor" mask="0x00003FFF" name="XFACTOR"/>
          <bitfield caption="Vertical Scaling Factor" mask="0x3FFF0000" name="YFACTOR"/>
          <bitfield caption="Hardware Scaler Enable" mask="0x80000000" name="SCALEN"/>
        </register>
        <register caption="High End Overlay Configuration Register 14" name="LCDC_HEOCFG14" offset="0x000003C4" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Red Component 1:2:7 format" mask="0x000003FF" name="CSCRY"/>
          <bitfield caption="Color Space Conversion U coefficient for Red Component 1:2:7 format" mask="0x000FFC00" name="CSCRU"/>
          <bitfield caption="Color Space Conversion V coefficient for Red Component 1:2:7 format" mask="0x3FF00000" name="CSCRV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCYOFF"/>
        </register>
        <register caption="High End Overlay Configuration Register 15" name="LCDC_HEOCFG15" offset="0x000003C8" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Green Component 1:2:7 format" mask="0x000003FF" name="CSCGY"/>
          <bitfield caption="Color Space Conversion U coefficient for Green Component 1:2:7 format" mask="0x000FFC00" name="CSCGU"/>
          <bitfield caption="Color Space Conversion V coefficient for Green Component 1:2:7 format" mask="0x3FF00000" name="CSCGV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCUOFF"/>
        </register>
        <register caption="High End Overlay Configuration Register 16" name="LCDC_HEOCFG16" offset="0x000003CC" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Y coefficient for Blue Component 1:2:7 format" mask="0x000003FF" name="CSCBY"/>
          <bitfield caption="Color Space Conversion U coefficient for Blue Component 1:2:7 format" mask="0x000FFC00" name="CSCBU"/>
          <bitfield caption="Color Space Conversion V coefficient for Blue Component 1:2:7 format" mask="0x3FF00000" name="CSCBV"/>
          <bitfield caption="Color Space Conversion Offset" mask="0x40000000" name="CSCVOFF"/>
        </register>
        <register caption="High End Overlay Configuration Register 17" name="LCDC_HEOCFG17" offset="0x000003D0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 0" mask="0x000000FF" name="XPHI0COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 1" mask="0x0000FF00" name="XPHI0COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 2" mask="0x00FF0000" name="XPHI0COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 0 tap 3" mask="0xFF000000" name="XPHI0COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 18" name="LCDC_HEOCFG18" offset="0x000003D4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 0 tap 4" mask="0x000000FF" name="XPHI0COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 19" name="LCDC_HEOCFG19" offset="0x000003D8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 0" mask="0x000000FF" name="XPHI1COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 1" mask="0x0000FF00" name="XPHI1COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 2" mask="0x00FF0000" name="XPHI1COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 1 tap 3" mask="0xFF000000" name="XPHI1COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 20" name="LCDC_HEOCFG20" offset="0x000003DC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 1 tap 4" mask="0x000000FF" name="XPHI1COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 21" name="LCDC_HEOCFG21" offset="0x000003E0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 0" mask="0x000000FF" name="XPHI2COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 1" mask="0x0000FF00" name="XPHI2COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 2" mask="0x00FF0000" name="XPHI2COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 2 tap 3" mask="0xFF000000" name="XPHI2COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 22" name="LCDC_HEOCFG22" offset="0x000003E4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 2 tap 4" mask="0x000000FF" name="XPHI2COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 23" name="LCDC_HEOCFG23" offset="0x000003E8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 0" mask="0x000000FF" name="XPHI3COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 1" mask="0x0000FF00" name="XPHI3COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 2" mask="0x00FF0000" name="XPHI3COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 3 tap 3" mask="0xFF000000" name="XPHI3COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 24" name="LCDC_HEOCFG24" offset="0x000003EC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 3 tap 4" mask="0x000000FF" name="XPHI3COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 25" name="LCDC_HEOCFG25" offset="0x000003F0" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 0" mask="0x000000FF" name="XPHI4COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 1" mask="0x0000FF00" name="XPHI4COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 2" mask="0x00FF0000" name="XPHI4COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 4 tap 3" mask="0xFF000000" name="XPHI4COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 26" name="LCDC_HEOCFG26" offset="0x000003F4" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 4 tap 4" mask="0x000000FF" name="XPHI4COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 27" name="LCDC_HEOCFG27" offset="0x000003F8" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 0" mask="0x000000FF" name="XPHI5COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 1" mask="0x0000FF00" name="XPHI5COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 2" mask="0x00FF0000" name="XPHI5COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 5 tap 3" mask="0xFF000000" name="XPHI5COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 28" name="LCDC_HEOCFG28" offset="0x000003FC" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 5 tap 4" mask="0x000000FF" name="XPHI5COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 29" name="LCDC_HEOCFG29" offset="0x00000400" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 0" mask="0x000000FF" name="XPHI6COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 1" mask="0x0000FF00" name="XPHI6COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 2" mask="0x00FF0000" name="XPHI6COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 6 tap 3" mask="0xFF000000" name="XPHI6COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 30" name="LCDC_HEOCFG30" offset="0x00000404" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 6 tap 4" mask="0x000000FF" name="XPHI6COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 31" name="LCDC_HEOCFG31" offset="0x00000408" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 0" mask="0x000000FF" name="XPHI7COEFF0"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 1" mask="0x0000FF00" name="XPHI7COEFF1"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 2" mask="0x00FF0000" name="XPHI7COEFF2"/>
          <bitfield caption="Horizontal Coefficient for phase 7 tap 3" mask="0xFF000000" name="XPHI7COEFF3"/>
        </register>
        <register caption="High End Overlay Configuration Register 32" name="LCDC_HEOCFG32" offset="0x0000040C" rw="RW" size="4">
          <bitfield caption="Horizontal Coefficient for phase 7 tap 4" mask="0x000000FF" name="XPHI7COEFF4"/>
        </register>
        <register caption="High End Overlay Configuration Register 33" name="LCDC_HEOCFG33" offset="0x00000410" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 0 tap 0" mask="0x000000FF" name="YPHI0COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 1" mask="0x0000FF00" name="YPHI0COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 0 tap 2" mask="0x00FF0000" name="YPHI0COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 34" name="LCDC_HEOCFG34" offset="0x00000414" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 1 tap 0" mask="0x000000FF" name="YPHI1COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 1" mask="0x0000FF00" name="YPHI1COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 1 tap 2" mask="0x00FF0000" name="YPHI1COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 35" name="LCDC_HEOCFG35" offset="0x00000418" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 2 tap 0" mask="0x000000FF" name="YPHI2COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 1" mask="0x0000FF00" name="YPHI2COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 2 tap 2" mask="0x00FF0000" name="YPHI2COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 36" name="LCDC_HEOCFG36" offset="0x0000041C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 3 tap 0" mask="0x000000FF" name="YPHI3COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 1" mask="0x0000FF00" name="YPHI3COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 3 tap 2" mask="0x00FF0000" name="YPHI3COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 37" name="LCDC_HEOCFG37" offset="0x00000420" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 4 tap 0" mask="0x000000FF" name="YPHI4COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 1" mask="0x0000FF00" name="YPHI4COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 4 tap 2" mask="0x00FF0000" name="YPHI4COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 38" name="LCDC_HEOCFG38" offset="0x00000424" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 5 tap 0" mask="0x000000FF" name="YPHI5COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 1" mask="0x0000FF00" name="YPHI5COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 5 tap 2" mask="0x00FF0000" name="YPHI5COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 39" name="LCDC_HEOCFG39" offset="0x00000428" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 6 tap 0" mask="0x000000FF" name="YPHI6COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 1" mask="0x0000FF00" name="YPHI6COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 6 tap 2" mask="0x00FF0000" name="YPHI6COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 40" name="LCDC_HEOCFG40" offset="0x0000042C" rw="RW" size="4">
          <bitfield caption="Vertical Coefficient for phase 7 tap 0" mask="0x000000FF" name="YPHI7COEFF0"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 1" mask="0x0000FF00" name="YPHI7COEFF1"/>
          <bitfield caption="Vertical Coefficient for phase 7 tap 2" mask="0x00FF0000" name="YPHI7COEFF2"/>
        </register>
        <register caption="High End Overlay Configuration Register 41" name="LCDC_HEOCFG41" offset="0x00000430" rw="RW" size="4">
          <bitfield caption="Horizontal Filter Phase Offset" mask="0x00000007" name="XPHIDEF"/>
          <bitfield caption="Vertical Filter Phase Offset" mask="0x00070000" name="YPHIDEF"/>
        </register>
        <register caption="Post Processing Channel Enable Register" name="LCDC_PPCHER" offset="0x00000540" rw="W" size="4">
          <bitfield caption="Channel Enable Register" mask="0x00000001" name="CHEN"/>
          <bitfield caption="Update Overlay Attributes Enable Register" mask="0x00000002" name="UPDATEEN"/>
          <bitfield caption="Add To Queue Enable Register" mask="0x00000004" name="A2QEN"/>
        </register>
        <register caption="Post Processing Channel Disable Register" name="LCDC_PPCHDR" offset="0x00000544" rw="W" size="4">
          <bitfield caption="Channel Disable Register" mask="0x00000001" name="CHDIS"/>
          <bitfield caption="Channel Reset Register" mask="0x00000100" name="CHRST"/>
        </register>
        <register caption="Post Processing Channel Status Register" name="LCDC_PPCHSR" offset="0x00000548" rw="R" size="4">
          <bitfield caption="Channel Status Register" mask="0x00000001" name="CHSR"/>
          <bitfield caption="Update Overlay Attributes In Progress Status Register" mask="0x00000002" name="UPDATESR"/>
          <bitfield caption="Add To Queue Status Register" mask="0x00000004" name="A2QSR"/>
        </register>
        <register caption="Post Processing Interrupt Enable Register" name="LCDC_PPIER" offset="0x0000054C" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Enable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Enable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Enable Register" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Disable Register" name="LCDC_PPIDR" offset="0x00000550" rw="W" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Disable Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Disable Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Disable Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Disable Register" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Mask Register" name="LCDC_PPIMR" offset="0x00000554" rw="R" size="4">
          <bitfield caption="End of DMA Transfer Interrupt Mask Register" mask="0x00000004" name="DMA"/>
          <bitfield caption="Descriptor Loaded Interrupt Mask Register" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded Interrupt Mask Register" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Interrupt Mask Register" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Interrupt Status Register" name="LCDC_PPISR" offset="0x00000558" rw="R" size="4">
          <bitfield caption="End of DMA Transfer" mask="0x00000004" name="DMA"/>
          <bitfield caption="DMA Descriptor Loaded" mask="0x00000008" name="DSCR"/>
          <bitfield caption="Head Descriptor Loaded" mask="0x00000010" name="ADD"/>
          <bitfield caption="End of List Detected" mask="0x00000020" name="DONE"/>
        </register>
        <register caption="Post Processing Head Register" name="LCDC_PPHEAD" offset="0x0000055C" rw="RW" size="4">
          <bitfield caption="DMA Head Pointer" mask="0xFFFFFFFC" name="HEAD"/>
        </register>
        <register caption="Post Processing Address Register" name="LCDC_PPADDR" offset="0x00000560" rw="RW" size="4">
          <bitfield caption="DMA Transfer start address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Post Processing Control Register" name="LCDC_PPCTRL" offset="0x00000564" rw="RW" size="4">
          <bitfield caption="Transfer Descriptor Fetch Enable" mask="0x00000001" name="DFETCH"/>
          <bitfield caption="End of DMA Transfer Interrupt Enable" mask="0x00000004" name="DMAIEN"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000008" name="DSCRIEN"/>
          <bitfield caption="Add Head Descriptor to Queue Interrupt Enable" mask="0x00000010" name="ADDIEN"/>
          <bitfield caption="End of List Interrupt Enable" mask="0x00000020" name="DONEIEN"/>
        </register>
        <register caption="Post Processing Next Register" name="LCDC_PPNEXT" offset="0x00000568" rw="RW" size="4">
          <bitfield caption="DMA Descriptor Next Address" mask="0xFFFFFFFF" name="NEXT"/>
        </register>
        <register caption="Post Processing Configuration Register 0" name="LCDC_PPCFG0" offset="0x0000056C" rw="RW" size="4">
          <bitfield caption="Source Interface" mask="0x00000001" name="SIF"/>
          <bitfield caption="AHB Burst Length" mask="0x00000030" name="BLEN" values="LCDC_PPCFG0__BLEN"/>
          <bitfield caption="Defined Length Burst Only For Channel Bus Transaction." mask="0x00000100" name="DLBO"/>
        </register>
        <register caption="Post Processing Configuration Register 1" name="LCDC_PPCFG1" offset="0x00000570" rw="RW" size="4">
          <bitfield caption="Post Processing Output Format selection" mask="0x00000007" name="PPMODE" values="LCDC_PPCFG1__PPMODE"/>
          <bitfield caption="Color Space Conversion Luminance" mask="0x00000010" name="ITUBT601"/>
        </register>
        <register caption="Post Processing Configuration Register 2" name="LCDC_PPCFG2" offset="0x00000574" rw="RW" size="4">
          <bitfield caption="Horizontal Stride" mask="0xFFFFFFFF" name="XSTRIDE"/>
        </register>
        <register caption="Post Processing Configuration Register 3" name="LCDC_PPCFG3" offset="0x00000578" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Luminance component, signed format, step set to 1/1024" mask="0x000003FF" name="CSCYR"/>
          <bitfield caption="Color Space Conversion G coefficient for Luminance component, signed format, step set to 1/512" mask="0x000FFC00" name="CSCYG"/>
          <bitfield caption="Color Space Conversion B coefficient for Luminance component, signed format, step set to 1/1024" mask="0x3FF00000" name="CSCYB"/>
          <bitfield caption="Color Space Conversion Luminance Offset" mask="0x40000000" name="CSCYOFF"/>
        </register>
        <register caption="Post Processing Configuration Register 4" name="LCDC_PPCFG4" offset="0x0000057C" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Chrominance B component, signed format. (step 1/1024)" mask="0x000003FF" name="CSCUR"/>
          <bitfield caption="Color Space Conversion G coefficient for Chrominance B component, signed format. (step 1/512)" mask="0x000FFC00" name="CSCUG"/>
          <bitfield caption="Color Space Conversion B coefficient for Chrominance B component, signed format. (step 1/512)" mask="0x3FF00000" name="CSCUB"/>
          <bitfield caption="Color Space Conversion Chrominance B Offset" mask="0x40000000" name="CSCUOFF"/>
        </register>
        <register caption="Post Processing Configuration Register 5" name="LCDC_PPCFG5" offset="0x00000580" rw="RW" size="4">
          <bitfield caption="Color Space Conversion R coefficient for Chrominance R component, signed format. (step 1/1024)" mask="0x000003FF" name="CSCVR"/>
          <bitfield caption="Color Space Conversion G coefficient for Chrominance R component, signed format. (step 1/512)" mask="0x000FFC00" name="CSCVG"/>
          <bitfield caption="Color Space Conversion B coefficient for Chrominance R component, signed format. (step 1/1024)" mask="0x3FF00000" name="CSCVB"/>
          <bitfield caption="Color Space Conversion Chrominance R Offset" mask="0x40000000" name="CSCVOFF"/>
        </register>
        <register caption="Base CLUT Register 0" name="LCDC_BASECLUT0" offset="0x600" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 1" name="LCDC_BASECLUT1" offset="0x604" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 2" name="LCDC_BASECLUT2" offset="0x608" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 3" name="LCDC_BASECLUT3" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 4" name="LCDC_BASECLUT4" offset="0x610" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 5" name="LCDC_BASECLUT5" offset="0x614" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 6" name="LCDC_BASECLUT6" offset="0x618" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 7" name="LCDC_BASECLUT7" offset="0x61C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 8" name="LCDC_BASECLUT8" offset="0x620" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 9" name="LCDC_BASECLUT9" offset="0x624" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 10" name="LCDC_BASECLUT10" offset="0x628" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 11" name="LCDC_BASECLUT11" offset="0x62C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 12" name="LCDC_BASECLUT12" offset="0x630" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 13" name="LCDC_BASECLUT13" offset="0x634" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 14" name="LCDC_BASECLUT14" offset="0x638" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 15" name="LCDC_BASECLUT15" offset="0x63C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 16" name="LCDC_BASECLUT16" offset="0x640" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 17" name="LCDC_BASECLUT17" offset="0x644" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 18" name="LCDC_BASECLUT18" offset="0x648" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 19" name="LCDC_BASECLUT19" offset="0x64C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 20" name="LCDC_BASECLUT20" offset="0x650" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 21" name="LCDC_BASECLUT21" offset="0x654" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 22" name="LCDC_BASECLUT22" offset="0x658" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 23" name="LCDC_BASECLUT23" offset="0x65C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 24" name="LCDC_BASECLUT24" offset="0x660" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 25" name="LCDC_BASECLUT25" offset="0x664" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 26" name="LCDC_BASECLUT26" offset="0x668" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 27" name="LCDC_BASECLUT27" offset="0x66C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 28" name="LCDC_BASECLUT28" offset="0x670" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 29" name="LCDC_BASECLUT29" offset="0x674" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 30" name="LCDC_BASECLUT30" offset="0x678" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 31" name="LCDC_BASECLUT31" offset="0x67C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 32" name="LCDC_BASECLUT32" offset="0x680" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 33" name="LCDC_BASECLUT33" offset="0x684" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 34" name="LCDC_BASECLUT34" offset="0x688" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 35" name="LCDC_BASECLUT35" offset="0x68C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 36" name="LCDC_BASECLUT36" offset="0x690" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 37" name="LCDC_BASECLUT37" offset="0x694" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 38" name="LCDC_BASECLUT38" offset="0x698" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 39" name="LCDC_BASECLUT39" offset="0x69C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 40" name="LCDC_BASECLUT40" offset="0x6A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 41" name="LCDC_BASECLUT41" offset="0x6A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 42" name="LCDC_BASECLUT42" offset="0x6A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 43" name="LCDC_BASECLUT43" offset="0x6AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 44" name="LCDC_BASECLUT44" offset="0x6B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 45" name="LCDC_BASECLUT45" offset="0x6B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 46" name="LCDC_BASECLUT46" offset="0x6B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 47" name="LCDC_BASECLUT47" offset="0x6BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 48" name="LCDC_BASECLUT48" offset="0x6C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 49" name="LCDC_BASECLUT49" offset="0x6C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 50" name="LCDC_BASECLUT50" offset="0x6C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 51" name="LCDC_BASECLUT51" offset="0x6CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 52" name="LCDC_BASECLUT52" offset="0x6D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 53" name="LCDC_BASECLUT53" offset="0x6D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 54" name="LCDC_BASECLUT54" offset="0x6D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 55" name="LCDC_BASECLUT55" offset="0x6DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 56" name="LCDC_BASECLUT56" offset="0x6E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 57" name="LCDC_BASECLUT57" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 58" name="LCDC_BASECLUT58" offset="0x6E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 59" name="LCDC_BASECLUT59" offset="0x6EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 60" name="LCDC_BASECLUT60" offset="0x6F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 61" name="LCDC_BASECLUT61" offset="0x6F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 62" name="LCDC_BASECLUT62" offset="0x6F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 63" name="LCDC_BASECLUT63" offset="0x6FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 64" name="LCDC_BASECLUT64" offset="0x700" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 65" name="LCDC_BASECLUT65" offset="0x704" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 66" name="LCDC_BASECLUT66" offset="0x708" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 67" name="LCDC_BASECLUT67" offset="0x70C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 68" name="LCDC_BASECLUT68" offset="0x710" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 69" name="LCDC_BASECLUT69" offset="0x714" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 70" name="LCDC_BASECLUT70" offset="0x718" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 71" name="LCDC_BASECLUT71" offset="0x71C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 72" name="LCDC_BASECLUT72" offset="0x720" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 73" name="LCDC_BASECLUT73" offset="0x724" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 74" name="LCDC_BASECLUT74" offset="0x728" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 75" name="LCDC_BASECLUT75" offset="0x72C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 76" name="LCDC_BASECLUT76" offset="0x730" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 77" name="LCDC_BASECLUT77" offset="0x734" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 78" name="LCDC_BASECLUT78" offset="0x738" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 79" name="LCDC_BASECLUT79" offset="0x73C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 80" name="LCDC_BASECLUT80" offset="0x740" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 81" name="LCDC_BASECLUT81" offset="0x744" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 82" name="LCDC_BASECLUT82" offset="0x748" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 83" name="LCDC_BASECLUT83" offset="0x74C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 84" name="LCDC_BASECLUT84" offset="0x750" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 85" name="LCDC_BASECLUT85" offset="0x754" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 86" name="LCDC_BASECLUT86" offset="0x758" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 87" name="LCDC_BASECLUT87" offset="0x75C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 88" name="LCDC_BASECLUT88" offset="0x760" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 89" name="LCDC_BASECLUT89" offset="0x764" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 90" name="LCDC_BASECLUT90" offset="0x768" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 91" name="LCDC_BASECLUT91" offset="0x76C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 92" name="LCDC_BASECLUT92" offset="0x770" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 93" name="LCDC_BASECLUT93" offset="0x774" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 94" name="LCDC_BASECLUT94" offset="0x778" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 95" name="LCDC_BASECLUT95" offset="0x77C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 96" name="LCDC_BASECLUT96" offset="0x780" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 97" name="LCDC_BASECLUT97" offset="0x784" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 98" name="LCDC_BASECLUT98" offset="0x788" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 99" name="LCDC_BASECLUT99" offset="0x78C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 100" name="LCDC_BASECLUT100" offset="0x790" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 101" name="LCDC_BASECLUT101" offset="0x794" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 102" name="LCDC_BASECLUT102" offset="0x798" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 103" name="LCDC_BASECLUT103" offset="0x79C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 104" name="LCDC_BASECLUT104" offset="0x7A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 105" name="LCDC_BASECLUT105" offset="0x7A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 106" name="LCDC_BASECLUT106" offset="0x7A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 107" name="LCDC_BASECLUT107" offset="0x7AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 108" name="LCDC_BASECLUT108" offset="0x7B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 109" name="LCDC_BASECLUT109" offset="0x7B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 110" name="LCDC_BASECLUT110" offset="0x7B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 111" name="LCDC_BASECLUT111" offset="0x7BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 112" name="LCDC_BASECLUT112" offset="0x7C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 113" name="LCDC_BASECLUT113" offset="0x7C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 114" name="LCDC_BASECLUT114" offset="0x7C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 115" name="LCDC_BASECLUT115" offset="0x7CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 116" name="LCDC_BASECLUT116" offset="0x7D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 117" name="LCDC_BASECLUT117" offset="0x7D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 118" name="LCDC_BASECLUT118" offset="0x7D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 119" name="LCDC_BASECLUT119" offset="0x7DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 120" name="LCDC_BASECLUT120" offset="0x7E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 121" name="LCDC_BASECLUT121" offset="0x7E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 122" name="LCDC_BASECLUT122" offset="0x7E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 123" name="LCDC_BASECLUT123" offset="0x7EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 124" name="LCDC_BASECLUT124" offset="0x7F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 125" name="LCDC_BASECLUT125" offset="0x7F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 126" name="LCDC_BASECLUT126" offset="0x7F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 127" name="LCDC_BASECLUT127" offset="0x7FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 128" name="LCDC_BASECLUT128" offset="0x800" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 129" name="LCDC_BASECLUT129" offset="0x804" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 130" name="LCDC_BASECLUT130" offset="0x808" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 131" name="LCDC_BASECLUT131" offset="0x80C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 132" name="LCDC_BASECLUT132" offset="0x810" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 133" name="LCDC_BASECLUT133" offset="0x814" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 134" name="LCDC_BASECLUT134" offset="0x818" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 135" name="LCDC_BASECLUT135" offset="0x81C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 136" name="LCDC_BASECLUT136" offset="0x820" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 137" name="LCDC_BASECLUT137" offset="0x824" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 138" name="LCDC_BASECLUT138" offset="0x828" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 139" name="LCDC_BASECLUT139" offset="0x82C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 140" name="LCDC_BASECLUT140" offset="0x830" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 141" name="LCDC_BASECLUT141" offset="0x834" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 142" name="LCDC_BASECLUT142" offset="0x838" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 143" name="LCDC_BASECLUT143" offset="0x83C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 144" name="LCDC_BASECLUT144" offset="0x840" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 145" name="LCDC_BASECLUT145" offset="0x844" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 146" name="LCDC_BASECLUT146" offset="0x848" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 147" name="LCDC_BASECLUT147" offset="0x84C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 148" name="LCDC_BASECLUT148" offset="0x850" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 149" name="LCDC_BASECLUT149" offset="0x854" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 150" name="LCDC_BASECLUT150" offset="0x858" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 151" name="LCDC_BASECLUT151" offset="0x85C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 152" name="LCDC_BASECLUT152" offset="0x860" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 153" name="LCDC_BASECLUT153" offset="0x864" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 154" name="LCDC_BASECLUT154" offset="0x868" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 155" name="LCDC_BASECLUT155" offset="0x86C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 156" name="LCDC_BASECLUT156" offset="0x870" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 157" name="LCDC_BASECLUT157" offset="0x874" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 158" name="LCDC_BASECLUT158" offset="0x878" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 159" name="LCDC_BASECLUT159" offset="0x87C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 160" name="LCDC_BASECLUT160" offset="0x880" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 161" name="LCDC_BASECLUT161" offset="0x884" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 162" name="LCDC_BASECLUT162" offset="0x888" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 163" name="LCDC_BASECLUT163" offset="0x88C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 164" name="LCDC_BASECLUT164" offset="0x890" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 165" name="LCDC_BASECLUT165" offset="0x894" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 166" name="LCDC_BASECLUT166" offset="0x898" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 167" name="LCDC_BASECLUT167" offset="0x89C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 168" name="LCDC_BASECLUT168" offset="0x8A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 169" name="LCDC_BASECLUT169" offset="0x8A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 170" name="LCDC_BASECLUT170" offset="0x8A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 171" name="LCDC_BASECLUT171" offset="0x8AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 172" name="LCDC_BASECLUT172" offset="0x8B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 173" name="LCDC_BASECLUT173" offset="0x8B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 174" name="LCDC_BASECLUT174" offset="0x8B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 175" name="LCDC_BASECLUT175" offset="0x8BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 176" name="LCDC_BASECLUT176" offset="0x8C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 177" name="LCDC_BASECLUT177" offset="0x8C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 178" name="LCDC_BASECLUT178" offset="0x8C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 179" name="LCDC_BASECLUT179" offset="0x8CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 180" name="LCDC_BASECLUT180" offset="0x8D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 181" name="LCDC_BASECLUT181" offset="0x8D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 182" name="LCDC_BASECLUT182" offset="0x8D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 183" name="LCDC_BASECLUT183" offset="0x8DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 184" name="LCDC_BASECLUT184" offset="0x8E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 185" name="LCDC_BASECLUT185" offset="0x8E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 186" name="LCDC_BASECLUT186" offset="0x8E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 187" name="LCDC_BASECLUT187" offset="0x8EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 188" name="LCDC_BASECLUT188" offset="0x8F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 189" name="LCDC_BASECLUT189" offset="0x8F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 190" name="LCDC_BASECLUT190" offset="0x8F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 191" name="LCDC_BASECLUT191" offset="0x8FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 192" name="LCDC_BASECLUT192" offset="0x900" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 193" name="LCDC_BASECLUT193" offset="0x904" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 194" name="LCDC_BASECLUT194" offset="0x908" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 195" name="LCDC_BASECLUT195" offset="0x90C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 196" name="LCDC_BASECLUT196" offset="0x910" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 197" name="LCDC_BASECLUT197" offset="0x914" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 198" name="LCDC_BASECLUT198" offset="0x918" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 199" name="LCDC_BASECLUT199" offset="0x91C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 200" name="LCDC_BASECLUT200" offset="0x920" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 201" name="LCDC_BASECLUT201" offset="0x924" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 202" name="LCDC_BASECLUT202" offset="0x928" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 203" name="LCDC_BASECLUT203" offset="0x92C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 204" name="LCDC_BASECLUT204" offset="0x930" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 205" name="LCDC_BASECLUT205" offset="0x934" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 206" name="LCDC_BASECLUT206" offset="0x938" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 207" name="LCDC_BASECLUT207" offset="0x93C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 208" name="LCDC_BASECLUT208" offset="0x940" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 209" name="LCDC_BASECLUT209" offset="0x944" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 210" name="LCDC_BASECLUT210" offset="0x948" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 211" name="LCDC_BASECLUT211" offset="0x94C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 212" name="LCDC_BASECLUT212" offset="0x950" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 213" name="LCDC_BASECLUT213" offset="0x954" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 214" name="LCDC_BASECLUT214" offset="0x958" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 215" name="LCDC_BASECLUT215" offset="0x95C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 216" name="LCDC_BASECLUT216" offset="0x960" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 217" name="LCDC_BASECLUT217" offset="0x964" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 218" name="LCDC_BASECLUT218" offset="0x968" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 219" name="LCDC_BASECLUT219" offset="0x96C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 220" name="LCDC_BASECLUT220" offset="0x970" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 221" name="LCDC_BASECLUT221" offset="0x974" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 222" name="LCDC_BASECLUT222" offset="0x978" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 223" name="LCDC_BASECLUT223" offset="0x97C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 224" name="LCDC_BASECLUT224" offset="0x980" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 225" name="LCDC_BASECLUT225" offset="0x984" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 226" name="LCDC_BASECLUT226" offset="0x988" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 227" name="LCDC_BASECLUT227" offset="0x98C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 228" name="LCDC_BASECLUT228" offset="0x990" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 229" name="LCDC_BASECLUT229" offset="0x994" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 230" name="LCDC_BASECLUT230" offset="0x998" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 231" name="LCDC_BASECLUT231" offset="0x99C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 232" name="LCDC_BASECLUT232" offset="0x9A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 233" name="LCDC_BASECLUT233" offset="0x9A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 234" name="LCDC_BASECLUT234" offset="0x9A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 235" name="LCDC_BASECLUT235" offset="0x9AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 236" name="LCDC_BASECLUT236" offset="0x9B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 237" name="LCDC_BASECLUT237" offset="0x9B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 238" name="LCDC_BASECLUT238" offset="0x9B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 239" name="LCDC_BASECLUT239" offset="0x9BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 240" name="LCDC_BASECLUT240" offset="0x9C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 241" name="LCDC_BASECLUT241" offset="0x9C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 242" name="LCDC_BASECLUT242" offset="0x9C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 243" name="LCDC_BASECLUT243" offset="0x9CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 244" name="LCDC_BASECLUT244" offset="0x9D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 245" name="LCDC_BASECLUT245" offset="0x9D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 246" name="LCDC_BASECLUT246" offset="0x9D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 247" name="LCDC_BASECLUT247" offset="0x9DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 248" name="LCDC_BASECLUT248" offset="0x9E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 249" name="LCDC_BASECLUT249" offset="0x9E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 250" name="LCDC_BASECLUT250" offset="0x9E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 251" name="LCDC_BASECLUT251" offset="0x9EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 252" name="LCDC_BASECLUT252" offset="0x9F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 253" name="LCDC_BASECLUT253" offset="0x9F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 254" name="LCDC_BASECLUT254" offset="0x9F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Base CLUT Register 255" name="LCDC_BASECLUT255" offset="0x9FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 0" name="LCDC_OVR1CLUT0" offset="0xA00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 1" name="LCDC_OVR1CLUT1" offset="0xA04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 2" name="LCDC_OVR1CLUT2" offset="0xA08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 3" name="LCDC_OVR1CLUT3" offset="0xA0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 4" name="LCDC_OVR1CLUT4" offset="0xA10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 5" name="LCDC_OVR1CLUT5" offset="0xA14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 6" name="LCDC_OVR1CLUT6" offset="0xA18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 7" name="LCDC_OVR1CLUT7" offset="0xA1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 8" name="LCDC_OVR1CLUT8" offset="0xA20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 9" name="LCDC_OVR1CLUT9" offset="0xA24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 10" name="LCDC_OVR1CLUT10" offset="0xA28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 11" name="LCDC_OVR1CLUT11" offset="0xA2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 12" name="LCDC_OVR1CLUT12" offset="0xA30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 13" name="LCDC_OVR1CLUT13" offset="0xA34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 14" name="LCDC_OVR1CLUT14" offset="0xA38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 15" name="LCDC_OVR1CLUT15" offset="0xA3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 16" name="LCDC_OVR1CLUT16" offset="0xA40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 17" name="LCDC_OVR1CLUT17" offset="0xA44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 18" name="LCDC_OVR1CLUT18" offset="0xA48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 19" name="LCDC_OVR1CLUT19" offset="0xA4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 20" name="LCDC_OVR1CLUT20" offset="0xA50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 21" name="LCDC_OVR1CLUT21" offset="0xA54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 22" name="LCDC_OVR1CLUT22" offset="0xA58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 23" name="LCDC_OVR1CLUT23" offset="0xA5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 24" name="LCDC_OVR1CLUT24" offset="0xA60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 25" name="LCDC_OVR1CLUT25" offset="0xA64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 26" name="LCDC_OVR1CLUT26" offset="0xA68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 27" name="LCDC_OVR1CLUT27" offset="0xA6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 28" name="LCDC_OVR1CLUT28" offset="0xA70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 29" name="LCDC_OVR1CLUT29" offset="0xA74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 30" name="LCDC_OVR1CLUT30" offset="0xA78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 31" name="LCDC_OVR1CLUT31" offset="0xA7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 32" name="LCDC_OVR1CLUT32" offset="0xA80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 33" name="LCDC_OVR1CLUT33" offset="0xA84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 34" name="LCDC_OVR1CLUT34" offset="0xA88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 35" name="LCDC_OVR1CLUT35" offset="0xA8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 36" name="LCDC_OVR1CLUT36" offset="0xA90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 37" name="LCDC_OVR1CLUT37" offset="0xA94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 38" name="LCDC_OVR1CLUT38" offset="0xA98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 39" name="LCDC_OVR1CLUT39" offset="0xA9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 40" name="LCDC_OVR1CLUT40" offset="0xAA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 41" name="LCDC_OVR1CLUT41" offset="0xAA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 42" name="LCDC_OVR1CLUT42" offset="0xAA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 43" name="LCDC_OVR1CLUT43" offset="0xAAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 44" name="LCDC_OVR1CLUT44" offset="0xAB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 45" name="LCDC_OVR1CLUT45" offset="0xAB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 46" name="LCDC_OVR1CLUT46" offset="0xAB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 47" name="LCDC_OVR1CLUT47" offset="0xABC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 48" name="LCDC_OVR1CLUT48" offset="0xAC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 49" name="LCDC_OVR1CLUT49" offset="0xAC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 50" name="LCDC_OVR1CLUT50" offset="0xAC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 51" name="LCDC_OVR1CLUT51" offset="0xACC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 52" name="LCDC_OVR1CLUT52" offset="0xAD0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 53" name="LCDC_OVR1CLUT53" offset="0xAD4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 54" name="LCDC_OVR1CLUT54" offset="0xAD8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 55" name="LCDC_OVR1CLUT55" offset="0xADC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 56" name="LCDC_OVR1CLUT56" offset="0xAE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 57" name="LCDC_OVR1CLUT57" offset="0xAE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 58" name="LCDC_OVR1CLUT58" offset="0xAE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 59" name="LCDC_OVR1CLUT59" offset="0xAEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 60" name="LCDC_OVR1CLUT60" offset="0xAF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 61" name="LCDC_OVR1CLUT61" offset="0xAF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 62" name="LCDC_OVR1CLUT62" offset="0xAF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 63" name="LCDC_OVR1CLUT63" offset="0xAFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 64" name="LCDC_OVR1CLUT64" offset="0xB00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 65" name="LCDC_OVR1CLUT65" offset="0xB04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 66" name="LCDC_OVR1CLUT66" offset="0xB08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 67" name="LCDC_OVR1CLUT67" offset="0xB0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 68" name="LCDC_OVR1CLUT68" offset="0xB10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 69" name="LCDC_OVR1CLUT69" offset="0xB14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 70" name="LCDC_OVR1CLUT70" offset="0xB18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 71" name="LCDC_OVR1CLUT71" offset="0xB1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 72" name="LCDC_OVR1CLUT72" offset="0xB20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 73" name="LCDC_OVR1CLUT73" offset="0xB24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 74" name="LCDC_OVR1CLUT74" offset="0xB28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 75" name="LCDC_OVR1CLUT75" offset="0xB2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 76" name="LCDC_OVR1CLUT76" offset="0xB30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 77" name="LCDC_OVR1CLUT77" offset="0xB34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 78" name="LCDC_OVR1CLUT78" offset="0xB38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 79" name="LCDC_OVR1CLUT79" offset="0xB3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 80" name="LCDC_OVR1CLUT80" offset="0xB40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 81" name="LCDC_OVR1CLUT81" offset="0xB44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 82" name="LCDC_OVR1CLUT82" offset="0xB48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 83" name="LCDC_OVR1CLUT83" offset="0xB4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 84" name="LCDC_OVR1CLUT84" offset="0xB50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 85" name="LCDC_OVR1CLUT85" offset="0xB54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 86" name="LCDC_OVR1CLUT86" offset="0xB58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 87" name="LCDC_OVR1CLUT87" offset="0xB5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 88" name="LCDC_OVR1CLUT88" offset="0xB60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 89" name="LCDC_OVR1CLUT89" offset="0xB64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 90" name="LCDC_OVR1CLUT90" offset="0xB68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 91" name="LCDC_OVR1CLUT91" offset="0xB6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 92" name="LCDC_OVR1CLUT92" offset="0xB70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 93" name="LCDC_OVR1CLUT93" offset="0xB74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 94" name="LCDC_OVR1CLUT94" offset="0xB78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 95" name="LCDC_OVR1CLUT95" offset="0xB7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 96" name="LCDC_OVR1CLUT96" offset="0xB80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 97" name="LCDC_OVR1CLUT97" offset="0xB84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 98" name="LCDC_OVR1CLUT98" offset="0xB88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 99" name="LCDC_OVR1CLUT99" offset="0xB8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 100" name="LCDC_OVR1CLUT100" offset="0xB90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 101" name="LCDC_OVR1CLUT101" offset="0xB94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 102" name="LCDC_OVR1CLUT102" offset="0xB98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 103" name="LCDC_OVR1CLUT103" offset="0xB9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 104" name="LCDC_OVR1CLUT104" offset="0xBA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 105" name="LCDC_OVR1CLUT105" offset="0xBA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 106" name="LCDC_OVR1CLUT106" offset="0xBA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 107" name="LCDC_OVR1CLUT107" offset="0xBAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 108" name="LCDC_OVR1CLUT108" offset="0xBB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 109" name="LCDC_OVR1CLUT109" offset="0xBB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 110" name="LCDC_OVR1CLUT110" offset="0xBB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 111" name="LCDC_OVR1CLUT111" offset="0xBBC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 112" name="LCDC_OVR1CLUT112" offset="0xBC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 113" name="LCDC_OVR1CLUT113" offset="0xBC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 114" name="LCDC_OVR1CLUT114" offset="0xBC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 115" name="LCDC_OVR1CLUT115" offset="0xBCC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 116" name="LCDC_OVR1CLUT116" offset="0xBD0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 117" name="LCDC_OVR1CLUT117" offset="0xBD4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 118" name="LCDC_OVR1CLUT118" offset="0xBD8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 119" name="LCDC_OVR1CLUT119" offset="0xBDC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 120" name="LCDC_OVR1CLUT120" offset="0xBE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 121" name="LCDC_OVR1CLUT121" offset="0xBE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 122" name="LCDC_OVR1CLUT122" offset="0xBE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 123" name="LCDC_OVR1CLUT123" offset="0xBEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 124" name="LCDC_OVR1CLUT124" offset="0xBF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 125" name="LCDC_OVR1CLUT125" offset="0xBF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 126" name="LCDC_OVR1CLUT126" offset="0xBF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 127" name="LCDC_OVR1CLUT127" offset="0xBFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 128" name="LCDC_OVR1CLUT128" offset="0xC00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 129" name="LCDC_OVR1CLUT129" offset="0xC04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 130" name="LCDC_OVR1CLUT130" offset="0xC08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 131" name="LCDC_OVR1CLUT131" offset="0xC0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 132" name="LCDC_OVR1CLUT132" offset="0xC10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 133" name="LCDC_OVR1CLUT133" offset="0xC14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 134" name="LCDC_OVR1CLUT134" offset="0xC18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 135" name="LCDC_OVR1CLUT135" offset="0xC1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 136" name="LCDC_OVR1CLUT136" offset="0xC20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 137" name="LCDC_OVR1CLUT137" offset="0xC24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 138" name="LCDC_OVR1CLUT138" offset="0xC28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 139" name="LCDC_OVR1CLUT139" offset="0xC2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 140" name="LCDC_OVR1CLUT140" offset="0xC30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 141" name="LCDC_OVR1CLUT141" offset="0xC34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 142" name="LCDC_OVR1CLUT142" offset="0xC38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 143" name="LCDC_OVR1CLUT143" offset="0xC3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 144" name="LCDC_OVR1CLUT144" offset="0xC40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 145" name="LCDC_OVR1CLUT145" offset="0xC44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 146" name="LCDC_OVR1CLUT146" offset="0xC48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 147" name="LCDC_OVR1CLUT147" offset="0xC4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 148" name="LCDC_OVR1CLUT148" offset="0xC50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 149" name="LCDC_OVR1CLUT149" offset="0xC54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 150" name="LCDC_OVR1CLUT150" offset="0xC58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 151" name="LCDC_OVR1CLUT151" offset="0xC5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 152" name="LCDC_OVR1CLUT152" offset="0xC60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 153" name="LCDC_OVR1CLUT153" offset="0xC64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 154" name="LCDC_OVR1CLUT154" offset="0xC68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 155" name="LCDC_OVR1CLUT155" offset="0xC6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 156" name="LCDC_OVR1CLUT156" offset="0xC70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 157" name="LCDC_OVR1CLUT157" offset="0xC74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 158" name="LCDC_OVR1CLUT158" offset="0xC78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 159" name="LCDC_OVR1CLUT159" offset="0xC7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 160" name="LCDC_OVR1CLUT160" offset="0xC80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 161" name="LCDC_OVR1CLUT161" offset="0xC84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 162" name="LCDC_OVR1CLUT162" offset="0xC88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 163" name="LCDC_OVR1CLUT163" offset="0xC8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 164" name="LCDC_OVR1CLUT164" offset="0xC90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 165" name="LCDC_OVR1CLUT165" offset="0xC94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 166" name="LCDC_OVR1CLUT166" offset="0xC98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 167" name="LCDC_OVR1CLUT167" offset="0xC9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 168" name="LCDC_OVR1CLUT168" offset="0xCA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 169" name="LCDC_OVR1CLUT169" offset="0xCA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 170" name="LCDC_OVR1CLUT170" offset="0xCA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 171" name="LCDC_OVR1CLUT171" offset="0xCAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 172" name="LCDC_OVR1CLUT172" offset="0xCB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 173" name="LCDC_OVR1CLUT173" offset="0xCB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 174" name="LCDC_OVR1CLUT174" offset="0xCB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 175" name="LCDC_OVR1CLUT175" offset="0xCBC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 176" name="LCDC_OVR1CLUT176" offset="0xCC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 177" name="LCDC_OVR1CLUT177" offset="0xCC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 178" name="LCDC_OVR1CLUT178" offset="0xCC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 179" name="LCDC_OVR1CLUT179" offset="0xCCC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 180" name="LCDC_OVR1CLUT180" offset="0xCD0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 181" name="LCDC_OVR1CLUT181" offset="0xCD4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 182" name="LCDC_OVR1CLUT182" offset="0xCD8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 183" name="LCDC_OVR1CLUT183" offset="0xCDC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 184" name="LCDC_OVR1CLUT184" offset="0xCE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 185" name="LCDC_OVR1CLUT185" offset="0xCE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 186" name="LCDC_OVR1CLUT186" offset="0xCE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 187" name="LCDC_OVR1CLUT187" offset="0xCEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 188" name="LCDC_OVR1CLUT188" offset="0xCF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 189" name="LCDC_OVR1CLUT189" offset="0xCF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 190" name="LCDC_OVR1CLUT190" offset="0xCF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 191" name="LCDC_OVR1CLUT191" offset="0xCFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 192" name="LCDC_OVR1CLUT192" offset="0xD00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 193" name="LCDC_OVR1CLUT193" offset="0xD04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 194" name="LCDC_OVR1CLUT194" offset="0xD08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 195" name="LCDC_OVR1CLUT195" offset="0xD0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 196" name="LCDC_OVR1CLUT196" offset="0xD10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 197" name="LCDC_OVR1CLUT197" offset="0xD14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 198" name="LCDC_OVR1CLUT198" offset="0xD18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 199" name="LCDC_OVR1CLUT199" offset="0xD1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 200" name="LCDC_OVR1CLUT200" offset="0xD20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 201" name="LCDC_OVR1CLUT201" offset="0xD24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 202" name="LCDC_OVR1CLUT202" offset="0xD28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 203" name="LCDC_OVR1CLUT203" offset="0xD2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 204" name="LCDC_OVR1CLUT204" offset="0xD30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 205" name="LCDC_OVR1CLUT205" offset="0xD34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 206" name="LCDC_OVR1CLUT206" offset="0xD38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 207" name="LCDC_OVR1CLUT207" offset="0xD3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 208" name="LCDC_OVR1CLUT208" offset="0xD40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 209" name="LCDC_OVR1CLUT209" offset="0xD44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 210" name="LCDC_OVR1CLUT210" offset="0xD48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 211" name="LCDC_OVR1CLUT211" offset="0xD4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 212" name="LCDC_OVR1CLUT212" offset="0xD50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 213" name="LCDC_OVR1CLUT213" offset="0xD54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 214" name="LCDC_OVR1CLUT214" offset="0xD58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 215" name="LCDC_OVR1CLUT215" offset="0xD5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 216" name="LCDC_OVR1CLUT216" offset="0xD60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 217" name="LCDC_OVR1CLUT217" offset="0xD64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 218" name="LCDC_OVR1CLUT218" offset="0xD68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 219" name="LCDC_OVR1CLUT219" offset="0xD6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 220" name="LCDC_OVR1CLUT220" offset="0xD70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 221" name="LCDC_OVR1CLUT221" offset="0xD74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 222" name="LCDC_OVR1CLUT222" offset="0xD78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 223" name="LCDC_OVR1CLUT223" offset="0xD7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 224" name="LCDC_OVR1CLUT224" offset="0xD80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 225" name="LCDC_OVR1CLUT225" offset="0xD84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 226" name="LCDC_OVR1CLUT226" offset="0xD88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 227" name="LCDC_OVR1CLUT227" offset="0xD8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 228" name="LCDC_OVR1CLUT228" offset="0xD90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 229" name="LCDC_OVR1CLUT229" offset="0xD94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 230" name="LCDC_OVR1CLUT230" offset="0xD98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 231" name="LCDC_OVR1CLUT231" offset="0xD9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 232" name="LCDC_OVR1CLUT232" offset="0xDA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 233" name="LCDC_OVR1CLUT233" offset="0xDA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 234" name="LCDC_OVR1CLUT234" offset="0xDA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 235" name="LCDC_OVR1CLUT235" offset="0xDAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 236" name="LCDC_OVR1CLUT236" offset="0xDB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 237" name="LCDC_OVR1CLUT237" offset="0xDB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 238" name="LCDC_OVR1CLUT238" offset="0xDB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 239" name="LCDC_OVR1CLUT239" offset="0xDBC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 240" name="LCDC_OVR1CLUT240" offset="0xDC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 241" name="LCDC_OVR1CLUT241" offset="0xDC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 242" name="LCDC_OVR1CLUT242" offset="0xDC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 243" name="LCDC_OVR1CLUT243" offset="0xDCC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 244" name="LCDC_OVR1CLUT244" offset="0xDD0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 245" name="LCDC_OVR1CLUT245" offset="0xDD4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 246" name="LCDC_OVR1CLUT246" offset="0xDD8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 247" name="LCDC_OVR1CLUT247" offset="0xDDC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 248" name="LCDC_OVR1CLUT248" offset="0xDE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 249" name="LCDC_OVR1CLUT249" offset="0xDE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 250" name="LCDC_OVR1CLUT250" offset="0xDE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 251" name="LCDC_OVR1CLUT251" offset="0xDEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 252" name="LCDC_OVR1CLUT252" offset="0xDF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 253" name="LCDC_OVR1CLUT253" offset="0xDF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 254" name="LCDC_OVR1CLUT254" offset="0xDF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 1 CLUT Register 255" name="LCDC_OVR1CLUT255" offset="0xDFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 0" name="LCDC_OVR2CLUT0" offset="0xE00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 1" name="LCDC_OVR2CLUT1" offset="0xE04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 2" name="LCDC_OVR2CLUT2" offset="0xE08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 3" name="LCDC_OVR2CLUT3" offset="0xE0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 4" name="LCDC_OVR2CLUT4" offset="0xE10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 5" name="LCDC_OVR2CLUT5" offset="0xE14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 6" name="LCDC_OVR2CLUT6" offset="0xE18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 7" name="LCDC_OVR2CLUT7" offset="0xE1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 8" name="LCDC_OVR2CLUT8" offset="0xE20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 9" name="LCDC_OVR2CLUT9" offset="0xE24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 10" name="LCDC_OVR2CLUT10" offset="0xE28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 11" name="LCDC_OVR2CLUT11" offset="0xE2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 12" name="LCDC_OVR2CLUT12" offset="0xE30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 13" name="LCDC_OVR2CLUT13" offset="0xE34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 14" name="LCDC_OVR2CLUT14" offset="0xE38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 15" name="LCDC_OVR2CLUT15" offset="0xE3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 16" name="LCDC_OVR2CLUT16" offset="0xE40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 17" name="LCDC_OVR2CLUT17" offset="0xE44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 18" name="LCDC_OVR2CLUT18" offset="0xE48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 19" name="LCDC_OVR2CLUT19" offset="0xE4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 20" name="LCDC_OVR2CLUT20" offset="0xE50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 21" name="LCDC_OVR2CLUT21" offset="0xE54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 22" name="LCDC_OVR2CLUT22" offset="0xE58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 23" name="LCDC_OVR2CLUT23" offset="0xE5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 24" name="LCDC_OVR2CLUT24" offset="0xE60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 25" name="LCDC_OVR2CLUT25" offset="0xE64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 26" name="LCDC_OVR2CLUT26" offset="0xE68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 27" name="LCDC_OVR2CLUT27" offset="0xE6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 28" name="LCDC_OVR2CLUT28" offset="0xE70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 29" name="LCDC_OVR2CLUT29" offset="0xE74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 30" name="LCDC_OVR2CLUT30" offset="0xE78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 31" name="LCDC_OVR2CLUT31" offset="0xE7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 32" name="LCDC_OVR2CLUT32" offset="0xE80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 33" name="LCDC_OVR2CLUT33" offset="0xE84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 34" name="LCDC_OVR2CLUT34" offset="0xE88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 35" name="LCDC_OVR2CLUT35" offset="0xE8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 36" name="LCDC_OVR2CLUT36" offset="0xE90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 37" name="LCDC_OVR2CLUT37" offset="0xE94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 38" name="LCDC_OVR2CLUT38" offset="0xE98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 39" name="LCDC_OVR2CLUT39" offset="0xE9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 40" name="LCDC_OVR2CLUT40" offset="0xEA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 41" name="LCDC_OVR2CLUT41" offset="0xEA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 42" name="LCDC_OVR2CLUT42" offset="0xEA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 43" name="LCDC_OVR2CLUT43" offset="0xEAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 44" name="LCDC_OVR2CLUT44" offset="0xEB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 45" name="LCDC_OVR2CLUT45" offset="0xEB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 46" name="LCDC_OVR2CLUT46" offset="0xEB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 47" name="LCDC_OVR2CLUT47" offset="0xEBC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 48" name="LCDC_OVR2CLUT48" offset="0xEC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 49" name="LCDC_OVR2CLUT49" offset="0xEC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 50" name="LCDC_OVR2CLUT50" offset="0xEC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 51" name="LCDC_OVR2CLUT51" offset="0xECC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 52" name="LCDC_OVR2CLUT52" offset="0xED0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 53" name="LCDC_OVR2CLUT53" offset="0xED4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 54" name="LCDC_OVR2CLUT54" offset="0xED8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 55" name="LCDC_OVR2CLUT55" offset="0xEDC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 56" name="LCDC_OVR2CLUT56" offset="0xEE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 57" name="LCDC_OVR2CLUT57" offset="0xEE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 58" name="LCDC_OVR2CLUT58" offset="0xEE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 59" name="LCDC_OVR2CLUT59" offset="0xEEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 60" name="LCDC_OVR2CLUT60" offset="0xEF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 61" name="LCDC_OVR2CLUT61" offset="0xEF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 62" name="LCDC_OVR2CLUT62" offset="0xEF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 63" name="LCDC_OVR2CLUT63" offset="0xEFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 64" name="LCDC_OVR2CLUT64" offset="0xF00" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 65" name="LCDC_OVR2CLUT65" offset="0xF04" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 66" name="LCDC_OVR2CLUT66" offset="0xF08" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 67" name="LCDC_OVR2CLUT67" offset="0xF0C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 68" name="LCDC_OVR2CLUT68" offset="0xF10" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 69" name="LCDC_OVR2CLUT69" offset="0xF14" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 70" name="LCDC_OVR2CLUT70" offset="0xF18" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 71" name="LCDC_OVR2CLUT71" offset="0xF1C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 72" name="LCDC_OVR2CLUT72" offset="0xF20" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 73" name="LCDC_OVR2CLUT73" offset="0xF24" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 74" name="LCDC_OVR2CLUT74" offset="0xF28" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 75" name="LCDC_OVR2CLUT75" offset="0xF2C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 76" name="LCDC_OVR2CLUT76" offset="0xF30" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 77" name="LCDC_OVR2CLUT77" offset="0xF34" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 78" name="LCDC_OVR2CLUT78" offset="0xF38" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 79" name="LCDC_OVR2CLUT79" offset="0xF3C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 80" name="LCDC_OVR2CLUT80" offset="0xF40" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 81" name="LCDC_OVR2CLUT81" offset="0xF44" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 82" name="LCDC_OVR2CLUT82" offset="0xF48" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 83" name="LCDC_OVR2CLUT83" offset="0xF4C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 84" name="LCDC_OVR2CLUT84" offset="0xF50" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 85" name="LCDC_OVR2CLUT85" offset="0xF54" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 86" name="LCDC_OVR2CLUT86" offset="0xF58" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 87" name="LCDC_OVR2CLUT87" offset="0xF5C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 88" name="LCDC_OVR2CLUT88" offset="0xF60" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 89" name="LCDC_OVR2CLUT89" offset="0xF64" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 90" name="LCDC_OVR2CLUT90" offset="0xF68" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 91" name="LCDC_OVR2CLUT91" offset="0xF6C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 92" name="LCDC_OVR2CLUT92" offset="0xF70" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 93" name="LCDC_OVR2CLUT93" offset="0xF74" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 94" name="LCDC_OVR2CLUT94" offset="0xF78" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 95" name="LCDC_OVR2CLUT95" offset="0xF7C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 96" name="LCDC_OVR2CLUT96" offset="0xF80" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 97" name="LCDC_OVR2CLUT97" offset="0xF84" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 98" name="LCDC_OVR2CLUT98" offset="0xF88" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 99" name="LCDC_OVR2CLUT99" offset="0xF8C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 100" name="LCDC_OVR2CLUT100" offset="0xF90" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 101" name="LCDC_OVR2CLUT101" offset="0xF94" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 102" name="LCDC_OVR2CLUT102" offset="0xF98" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 103" name="LCDC_OVR2CLUT103" offset="0xF9C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 104" name="LCDC_OVR2CLUT104" offset="0xFA0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 105" name="LCDC_OVR2CLUT105" offset="0xFA4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 106" name="LCDC_OVR2CLUT106" offset="0xFA8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 107" name="LCDC_OVR2CLUT107" offset="0xFAC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 108" name="LCDC_OVR2CLUT108" offset="0xFB0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 109" name="LCDC_OVR2CLUT109" offset="0xFB4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 110" name="LCDC_OVR2CLUT110" offset="0xFB8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 111" name="LCDC_OVR2CLUT111" offset="0xFBC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 112" name="LCDC_OVR2CLUT112" offset="0xFC0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 113" name="LCDC_OVR2CLUT113" offset="0xFC4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 114" name="LCDC_OVR2CLUT114" offset="0xFC8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 115" name="LCDC_OVR2CLUT115" offset="0xFCC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 116" name="LCDC_OVR2CLUT116" offset="0xFD0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 117" name="LCDC_OVR2CLUT117" offset="0xFD4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 118" name="LCDC_OVR2CLUT118" offset="0xFD8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 119" name="LCDC_OVR2CLUT119" offset="0xFDC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 120" name="LCDC_OVR2CLUT120" offset="0xFE0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 121" name="LCDC_OVR2CLUT121" offset="0xFE4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 122" name="LCDC_OVR2CLUT122" offset="0xFE8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 123" name="LCDC_OVR2CLUT123" offset="0xFEC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 124" name="LCDC_OVR2CLUT124" offset="0xFF0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 125" name="LCDC_OVR2CLUT125" offset="0xFF4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 126" name="LCDC_OVR2CLUT126" offset="0xFF8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 127" name="LCDC_OVR2CLUT127" offset="0xFFC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 128" name="LCDC_OVR2CLUT128" offset="0x1000" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 129" name="LCDC_OVR2CLUT129" offset="0x1004" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 130" name="LCDC_OVR2CLUT130" offset="0x1008" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 131" name="LCDC_OVR2CLUT131" offset="0x100C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 132" name="LCDC_OVR2CLUT132" offset="0x1010" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 133" name="LCDC_OVR2CLUT133" offset="0x1014" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 134" name="LCDC_OVR2CLUT134" offset="0x1018" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 135" name="LCDC_OVR2CLUT135" offset="0x101C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 136" name="LCDC_OVR2CLUT136" offset="0x1020" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 137" name="LCDC_OVR2CLUT137" offset="0x1024" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 138" name="LCDC_OVR2CLUT138" offset="0x1028" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 139" name="LCDC_OVR2CLUT139" offset="0x102C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 140" name="LCDC_OVR2CLUT140" offset="0x1030" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 141" name="LCDC_OVR2CLUT141" offset="0x1034" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 142" name="LCDC_OVR2CLUT142" offset="0x1038" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 143" name="LCDC_OVR2CLUT143" offset="0x103C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 144" name="LCDC_OVR2CLUT144" offset="0x1040" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 145" name="LCDC_OVR2CLUT145" offset="0x1044" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 146" name="LCDC_OVR2CLUT146" offset="0x1048" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 147" name="LCDC_OVR2CLUT147" offset="0x104C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 148" name="LCDC_OVR2CLUT148" offset="0x1050" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 149" name="LCDC_OVR2CLUT149" offset="0x1054" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 150" name="LCDC_OVR2CLUT150" offset="0x1058" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 151" name="LCDC_OVR2CLUT151" offset="0x105C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 152" name="LCDC_OVR2CLUT152" offset="0x1060" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 153" name="LCDC_OVR2CLUT153" offset="0x1064" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 154" name="LCDC_OVR2CLUT154" offset="0x1068" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 155" name="LCDC_OVR2CLUT155" offset="0x106C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 156" name="LCDC_OVR2CLUT156" offset="0x1070" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 157" name="LCDC_OVR2CLUT157" offset="0x1074" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 158" name="LCDC_OVR2CLUT158" offset="0x1078" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 159" name="LCDC_OVR2CLUT159" offset="0x107C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 160" name="LCDC_OVR2CLUT160" offset="0x1080" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 161" name="LCDC_OVR2CLUT161" offset="0x1084" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 162" name="LCDC_OVR2CLUT162" offset="0x1088" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 163" name="LCDC_OVR2CLUT163" offset="0x108C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 164" name="LCDC_OVR2CLUT164" offset="0x1090" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 165" name="LCDC_OVR2CLUT165" offset="0x1094" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 166" name="LCDC_OVR2CLUT166" offset="0x1098" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 167" name="LCDC_OVR2CLUT167" offset="0x109C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 168" name="LCDC_OVR2CLUT168" offset="0x10A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 169" name="LCDC_OVR2CLUT169" offset="0x10A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 170" name="LCDC_OVR2CLUT170" offset="0x10A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 171" name="LCDC_OVR2CLUT171" offset="0x10AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 172" name="LCDC_OVR2CLUT172" offset="0x10B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 173" name="LCDC_OVR2CLUT173" offset="0x10B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 174" name="LCDC_OVR2CLUT174" offset="0x10B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 175" name="LCDC_OVR2CLUT175" offset="0x10BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 176" name="LCDC_OVR2CLUT176" offset="0x10C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 177" name="LCDC_OVR2CLUT177" offset="0x10C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 178" name="LCDC_OVR2CLUT178" offset="0x10C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 179" name="LCDC_OVR2CLUT179" offset="0x10CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 180" name="LCDC_OVR2CLUT180" offset="0x10D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 181" name="LCDC_OVR2CLUT181" offset="0x10D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 182" name="LCDC_OVR2CLUT182" offset="0x10D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 183" name="LCDC_OVR2CLUT183" offset="0x10DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 184" name="LCDC_OVR2CLUT184" offset="0x10E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 185" name="LCDC_OVR2CLUT185" offset="0x10E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 186" name="LCDC_OVR2CLUT186" offset="0x10E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 187" name="LCDC_OVR2CLUT187" offset="0x10EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 188" name="LCDC_OVR2CLUT188" offset="0x10F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 189" name="LCDC_OVR2CLUT189" offset="0x10F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 190" name="LCDC_OVR2CLUT190" offset="0x10F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 191" name="LCDC_OVR2CLUT191" offset="0x10FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 192" name="LCDC_OVR2CLUT192" offset="0x1100" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 193" name="LCDC_OVR2CLUT193" offset="0x1104" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 194" name="LCDC_OVR2CLUT194" offset="0x1108" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 195" name="LCDC_OVR2CLUT195" offset="0x110C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 196" name="LCDC_OVR2CLUT196" offset="0x1110" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 197" name="LCDC_OVR2CLUT197" offset="0x1114" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 198" name="LCDC_OVR2CLUT198" offset="0x1118" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 199" name="LCDC_OVR2CLUT199" offset="0x111C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 200" name="LCDC_OVR2CLUT200" offset="0x1120" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 201" name="LCDC_OVR2CLUT201" offset="0x1124" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 202" name="LCDC_OVR2CLUT202" offset="0x1128" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 203" name="LCDC_OVR2CLUT203" offset="0x112C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 204" name="LCDC_OVR2CLUT204" offset="0x1130" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 205" name="LCDC_OVR2CLUT205" offset="0x1134" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 206" name="LCDC_OVR2CLUT206" offset="0x1138" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 207" name="LCDC_OVR2CLUT207" offset="0x113C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 208" name="LCDC_OVR2CLUT208" offset="0x1140" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 209" name="LCDC_OVR2CLUT209" offset="0x1144" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 210" name="LCDC_OVR2CLUT210" offset="0x1148" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 211" name="LCDC_OVR2CLUT211" offset="0x114C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 212" name="LCDC_OVR2CLUT212" offset="0x1150" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 213" name="LCDC_OVR2CLUT213" offset="0x1154" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 214" name="LCDC_OVR2CLUT214" offset="0x1158" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 215" name="LCDC_OVR2CLUT215" offset="0x115C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 216" name="LCDC_OVR2CLUT216" offset="0x1160" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 217" name="LCDC_OVR2CLUT217" offset="0x1164" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 218" name="LCDC_OVR2CLUT218" offset="0x1168" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 219" name="LCDC_OVR2CLUT219" offset="0x116C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 220" name="LCDC_OVR2CLUT220" offset="0x1170" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 221" name="LCDC_OVR2CLUT221" offset="0x1174" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 222" name="LCDC_OVR2CLUT222" offset="0x1178" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 223" name="LCDC_OVR2CLUT223" offset="0x117C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 224" name="LCDC_OVR2CLUT224" offset="0x1180" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 225" name="LCDC_OVR2CLUT225" offset="0x1184" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 226" name="LCDC_OVR2CLUT226" offset="0x1188" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 227" name="LCDC_OVR2CLUT227" offset="0x118C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 228" name="LCDC_OVR2CLUT228" offset="0x1190" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 229" name="LCDC_OVR2CLUT229" offset="0x1194" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 230" name="LCDC_OVR2CLUT230" offset="0x1198" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 231" name="LCDC_OVR2CLUT231" offset="0x119C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 232" name="LCDC_OVR2CLUT232" offset="0x11A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 233" name="LCDC_OVR2CLUT233" offset="0x11A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 234" name="LCDC_OVR2CLUT234" offset="0x11A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 235" name="LCDC_OVR2CLUT235" offset="0x11AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 236" name="LCDC_OVR2CLUT236" offset="0x11B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 237" name="LCDC_OVR2CLUT237" offset="0x11B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 238" name="LCDC_OVR2CLUT238" offset="0x11B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 239" name="LCDC_OVR2CLUT239" offset="0x11BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 240" name="LCDC_OVR2CLUT240" offset="0x11C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 241" name="LCDC_OVR2CLUT241" offset="0x11C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 242" name="LCDC_OVR2CLUT242" offset="0x11C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 243" name="LCDC_OVR2CLUT243" offset="0x11CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 244" name="LCDC_OVR2CLUT244" offset="0x11D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 245" name="LCDC_OVR2CLUT245" offset="0x11D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 246" name="LCDC_OVR2CLUT246" offset="0x11D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 247" name="LCDC_OVR2CLUT247" offset="0x11DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 248" name="LCDC_OVR2CLUT248" offset="0x11E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 249" name="LCDC_OVR2CLUT249" offset="0x11E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 250" name="LCDC_OVR2CLUT250" offset="0x11E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 251" name="LCDC_OVR2CLUT251" offset="0x11EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 252" name="LCDC_OVR2CLUT252" offset="0x11F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 253" name="LCDC_OVR2CLUT253" offset="0x11F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 254" name="LCDC_OVR2CLUT254" offset="0x11F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Overlay 2 CLUT Register 255" name="LCDC_OVR2CLUT255" offset="0x11FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 0" name="LCDC_HEOCLUT0" offset="0x1200" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 1" name="LCDC_HEOCLUT1" offset="0x1204" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 2" name="LCDC_HEOCLUT2" offset="0x1208" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 3" name="LCDC_HEOCLUT3" offset="0x120C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 4" name="LCDC_HEOCLUT4" offset="0x1210" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 5" name="LCDC_HEOCLUT5" offset="0x1214" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 6" name="LCDC_HEOCLUT6" offset="0x1218" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 7" name="LCDC_HEOCLUT7" offset="0x121C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 8" name="LCDC_HEOCLUT8" offset="0x1220" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 9" name="LCDC_HEOCLUT9" offset="0x1224" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 10" name="LCDC_HEOCLUT10" offset="0x1228" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 11" name="LCDC_HEOCLUT11" offset="0x122C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 12" name="LCDC_HEOCLUT12" offset="0x1230" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 13" name="LCDC_HEOCLUT13" offset="0x1234" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 14" name="LCDC_HEOCLUT14" offset="0x1238" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 15" name="LCDC_HEOCLUT15" offset="0x123C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 16" name="LCDC_HEOCLUT16" offset="0x1240" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 17" name="LCDC_HEOCLUT17" offset="0x1244" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 18" name="LCDC_HEOCLUT18" offset="0x1248" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 19" name="LCDC_HEOCLUT19" offset="0x124C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 20" name="LCDC_HEOCLUT20" offset="0x1250" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 21" name="LCDC_HEOCLUT21" offset="0x1254" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 22" name="LCDC_HEOCLUT22" offset="0x1258" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 23" name="LCDC_HEOCLUT23" offset="0x125C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 24" name="LCDC_HEOCLUT24" offset="0x1260" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 25" name="LCDC_HEOCLUT25" offset="0x1264" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 26" name="LCDC_HEOCLUT26" offset="0x1268" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 27" name="LCDC_HEOCLUT27" offset="0x126C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 28" name="LCDC_HEOCLUT28" offset="0x1270" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 29" name="LCDC_HEOCLUT29" offset="0x1274" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 30" name="LCDC_HEOCLUT30" offset="0x1278" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 31" name="LCDC_HEOCLUT31" offset="0x127C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 32" name="LCDC_HEOCLUT32" offset="0x1280" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 33" name="LCDC_HEOCLUT33" offset="0x1284" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 34" name="LCDC_HEOCLUT34" offset="0x1288" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 35" name="LCDC_HEOCLUT35" offset="0x128C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 36" name="LCDC_HEOCLUT36" offset="0x1290" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 37" name="LCDC_HEOCLUT37" offset="0x1294" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 38" name="LCDC_HEOCLUT38" offset="0x1298" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 39" name="LCDC_HEOCLUT39" offset="0x129C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 40" name="LCDC_HEOCLUT40" offset="0x12A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 41" name="LCDC_HEOCLUT41" offset="0x12A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 42" name="LCDC_HEOCLUT42" offset="0x12A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 43" name="LCDC_HEOCLUT43" offset="0x12AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 44" name="LCDC_HEOCLUT44" offset="0x12B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 45" name="LCDC_HEOCLUT45" offset="0x12B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 46" name="LCDC_HEOCLUT46" offset="0x12B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 47" name="LCDC_HEOCLUT47" offset="0x12BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 48" name="LCDC_HEOCLUT48" offset="0x12C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 49" name="LCDC_HEOCLUT49" offset="0x12C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 50" name="LCDC_HEOCLUT50" offset="0x12C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 51" name="LCDC_HEOCLUT51" offset="0x12CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 52" name="LCDC_HEOCLUT52" offset="0x12D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 53" name="LCDC_HEOCLUT53" offset="0x12D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 54" name="LCDC_HEOCLUT54" offset="0x12D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 55" name="LCDC_HEOCLUT55" offset="0x12DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 56" name="LCDC_HEOCLUT56" offset="0x12E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 57" name="LCDC_HEOCLUT57" offset="0x12E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 58" name="LCDC_HEOCLUT58" offset="0x12E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 59" name="LCDC_HEOCLUT59" offset="0x12EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 60" name="LCDC_HEOCLUT60" offset="0x12F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 61" name="LCDC_HEOCLUT61" offset="0x12F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 62" name="LCDC_HEOCLUT62" offset="0x12F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 63" name="LCDC_HEOCLUT63" offset="0x12FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 64" name="LCDC_HEOCLUT64" offset="0x1300" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 65" name="LCDC_HEOCLUT65" offset="0x1304" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 66" name="LCDC_HEOCLUT66" offset="0x1308" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 67" name="LCDC_HEOCLUT67" offset="0x130C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 68" name="LCDC_HEOCLUT68" offset="0x1310" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 69" name="LCDC_HEOCLUT69" offset="0x1314" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 70" name="LCDC_HEOCLUT70" offset="0x1318" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 71" name="LCDC_HEOCLUT71" offset="0x131C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 72" name="LCDC_HEOCLUT72" offset="0x1320" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 73" name="LCDC_HEOCLUT73" offset="0x1324" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 74" name="LCDC_HEOCLUT74" offset="0x1328" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 75" name="LCDC_HEOCLUT75" offset="0x132C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 76" name="LCDC_HEOCLUT76" offset="0x1330" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 77" name="LCDC_HEOCLUT77" offset="0x1334" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 78" name="LCDC_HEOCLUT78" offset="0x1338" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 79" name="LCDC_HEOCLUT79" offset="0x133C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 80" name="LCDC_HEOCLUT80" offset="0x1340" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 81" name="LCDC_HEOCLUT81" offset="0x1344" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 82" name="LCDC_HEOCLUT82" offset="0x1348" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 83" name="LCDC_HEOCLUT83" offset="0x134C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 84" name="LCDC_HEOCLUT84" offset="0x1350" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 85" name="LCDC_HEOCLUT85" offset="0x1354" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 86" name="LCDC_HEOCLUT86" offset="0x1358" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 87" name="LCDC_HEOCLUT87" offset="0x135C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 88" name="LCDC_HEOCLUT88" offset="0x1360" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 89" name="LCDC_HEOCLUT89" offset="0x1364" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 90" name="LCDC_HEOCLUT90" offset="0x1368" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 91" name="LCDC_HEOCLUT91" offset="0x136C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 92" name="LCDC_HEOCLUT92" offset="0x1370" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 93" name="LCDC_HEOCLUT93" offset="0x1374" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 94" name="LCDC_HEOCLUT94" offset="0x1378" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 95" name="LCDC_HEOCLUT95" offset="0x137C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 96" name="LCDC_HEOCLUT96" offset="0x1380" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 97" name="LCDC_HEOCLUT97" offset="0x1384" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 98" name="LCDC_HEOCLUT98" offset="0x1388" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 99" name="LCDC_HEOCLUT99" offset="0x138C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 100" name="LCDC_HEOCLUT100" offset="0x1390" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 101" name="LCDC_HEOCLUT101" offset="0x1394" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 102" name="LCDC_HEOCLUT102" offset="0x1398" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 103" name="LCDC_HEOCLUT103" offset="0x139C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 104" name="LCDC_HEOCLUT104" offset="0x13A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 105" name="LCDC_HEOCLUT105" offset="0x13A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 106" name="LCDC_HEOCLUT106" offset="0x13A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 107" name="LCDC_HEOCLUT107" offset="0x13AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 108" name="LCDC_HEOCLUT108" offset="0x13B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 109" name="LCDC_HEOCLUT109" offset="0x13B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 110" name="LCDC_HEOCLUT110" offset="0x13B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 111" name="LCDC_HEOCLUT111" offset="0x13BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 112" name="LCDC_HEOCLUT112" offset="0x13C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 113" name="LCDC_HEOCLUT113" offset="0x13C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 114" name="LCDC_HEOCLUT114" offset="0x13C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 115" name="LCDC_HEOCLUT115" offset="0x13CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 116" name="LCDC_HEOCLUT116" offset="0x13D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 117" name="LCDC_HEOCLUT117" offset="0x13D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 118" name="LCDC_HEOCLUT118" offset="0x13D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 119" name="LCDC_HEOCLUT119" offset="0x13DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 120" name="LCDC_HEOCLUT120" offset="0x13E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 121" name="LCDC_HEOCLUT121" offset="0x13E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 122" name="LCDC_HEOCLUT122" offset="0x13E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 123" name="LCDC_HEOCLUT123" offset="0x13EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 124" name="LCDC_HEOCLUT124" offset="0x13F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 125" name="LCDC_HEOCLUT125" offset="0x13F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 126" name="LCDC_HEOCLUT126" offset="0x13F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 127" name="LCDC_HEOCLUT127" offset="0x13FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 128" name="LCDC_HEOCLUT128" offset="0x1400" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 129" name="LCDC_HEOCLUT129" offset="0x1404" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 130" name="LCDC_HEOCLUT130" offset="0x1408" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 131" name="LCDC_HEOCLUT131" offset="0x140C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 132" name="LCDC_HEOCLUT132" offset="0x1410" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 133" name="LCDC_HEOCLUT133" offset="0x1414" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 134" name="LCDC_HEOCLUT134" offset="0x1418" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 135" name="LCDC_HEOCLUT135" offset="0x141C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 136" name="LCDC_HEOCLUT136" offset="0x1420" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 137" name="LCDC_HEOCLUT137" offset="0x1424" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 138" name="LCDC_HEOCLUT138" offset="0x1428" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 139" name="LCDC_HEOCLUT139" offset="0x142C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 140" name="LCDC_HEOCLUT140" offset="0x1430" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 141" name="LCDC_HEOCLUT141" offset="0x1434" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 142" name="LCDC_HEOCLUT142" offset="0x1438" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 143" name="LCDC_HEOCLUT143" offset="0x143C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 144" name="LCDC_HEOCLUT144" offset="0x1440" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 145" name="LCDC_HEOCLUT145" offset="0x1444" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 146" name="LCDC_HEOCLUT146" offset="0x1448" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 147" name="LCDC_HEOCLUT147" offset="0x144C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 148" name="LCDC_HEOCLUT148" offset="0x1450" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 149" name="LCDC_HEOCLUT149" offset="0x1454" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 150" name="LCDC_HEOCLUT150" offset="0x1458" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 151" name="LCDC_HEOCLUT151" offset="0x145C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 152" name="LCDC_HEOCLUT152" offset="0x1460" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 153" name="LCDC_HEOCLUT153" offset="0x1464" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 154" name="LCDC_HEOCLUT154" offset="0x1468" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 155" name="LCDC_HEOCLUT155" offset="0x146C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 156" name="LCDC_HEOCLUT156" offset="0x1470" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 157" name="LCDC_HEOCLUT157" offset="0x1474" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 158" name="LCDC_HEOCLUT158" offset="0x1478" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 159" name="LCDC_HEOCLUT159" offset="0x147C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 160" name="LCDC_HEOCLUT160" offset="0x1480" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 161" name="LCDC_HEOCLUT161" offset="0x1484" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 162" name="LCDC_HEOCLUT162" offset="0x1488" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 163" name="LCDC_HEOCLUT163" offset="0x148C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 164" name="LCDC_HEOCLUT164" offset="0x1490" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 165" name="LCDC_HEOCLUT165" offset="0x1494" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 166" name="LCDC_HEOCLUT166" offset="0x1498" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 167" name="LCDC_HEOCLUT167" offset="0x149C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 168" name="LCDC_HEOCLUT168" offset="0x14A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 169" name="LCDC_HEOCLUT169" offset="0x14A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 170" name="LCDC_HEOCLUT170" offset="0x14A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 171" name="LCDC_HEOCLUT171" offset="0x14AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 172" name="LCDC_HEOCLUT172" offset="0x14B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 173" name="LCDC_HEOCLUT173" offset="0x14B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 174" name="LCDC_HEOCLUT174" offset="0x14B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 175" name="LCDC_HEOCLUT175" offset="0x14BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 176" name="LCDC_HEOCLUT176" offset="0x14C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 177" name="LCDC_HEOCLUT177" offset="0x14C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 178" name="LCDC_HEOCLUT178" offset="0x14C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 179" name="LCDC_HEOCLUT179" offset="0x14CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 180" name="LCDC_HEOCLUT180" offset="0x14D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 181" name="LCDC_HEOCLUT181" offset="0x14D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 182" name="LCDC_HEOCLUT182" offset="0x14D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 183" name="LCDC_HEOCLUT183" offset="0x14DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 184" name="LCDC_HEOCLUT184" offset="0x14E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 185" name="LCDC_HEOCLUT185" offset="0x14E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 186" name="LCDC_HEOCLUT186" offset="0x14E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 187" name="LCDC_HEOCLUT187" offset="0x14EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 188" name="LCDC_HEOCLUT188" offset="0x14F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 189" name="LCDC_HEOCLUT189" offset="0x14F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 190" name="LCDC_HEOCLUT190" offset="0x14F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 191" name="LCDC_HEOCLUT191" offset="0x14FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 192" name="LCDC_HEOCLUT192" offset="0x1500" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 193" name="LCDC_HEOCLUT193" offset="0x1504" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 194" name="LCDC_HEOCLUT194" offset="0x1508" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 195" name="LCDC_HEOCLUT195" offset="0x150C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 196" name="LCDC_HEOCLUT196" offset="0x1510" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 197" name="LCDC_HEOCLUT197" offset="0x1514" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 198" name="LCDC_HEOCLUT198" offset="0x1518" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 199" name="LCDC_HEOCLUT199" offset="0x151C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 200" name="LCDC_HEOCLUT200" offset="0x1520" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 201" name="LCDC_HEOCLUT201" offset="0x1524" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 202" name="LCDC_HEOCLUT202" offset="0x1528" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 203" name="LCDC_HEOCLUT203" offset="0x152C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 204" name="LCDC_HEOCLUT204" offset="0x1530" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 205" name="LCDC_HEOCLUT205" offset="0x1534" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 206" name="LCDC_HEOCLUT206" offset="0x1538" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 207" name="LCDC_HEOCLUT207" offset="0x153C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 208" name="LCDC_HEOCLUT208" offset="0x1540" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 209" name="LCDC_HEOCLUT209" offset="0x1544" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 210" name="LCDC_HEOCLUT210" offset="0x1548" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 211" name="LCDC_HEOCLUT211" offset="0x154C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 212" name="LCDC_HEOCLUT212" offset="0x1550" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 213" name="LCDC_HEOCLUT213" offset="0x1554" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 214" name="LCDC_HEOCLUT214" offset="0x1558" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 215" name="LCDC_HEOCLUT215" offset="0x155C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 216" name="LCDC_HEOCLUT216" offset="0x1560" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 217" name="LCDC_HEOCLUT217" offset="0x1564" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 218" name="LCDC_HEOCLUT218" offset="0x1568" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 219" name="LCDC_HEOCLUT219" offset="0x156C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 220" name="LCDC_HEOCLUT220" offset="0x1570" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 221" name="LCDC_HEOCLUT221" offset="0x1574" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 222" name="LCDC_HEOCLUT222" offset="0x1578" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 223" name="LCDC_HEOCLUT223" offset="0x157C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 224" name="LCDC_HEOCLUT224" offset="0x1580" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 225" name="LCDC_HEOCLUT225" offset="0x1584" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 226" name="LCDC_HEOCLUT226" offset="0x1588" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 227" name="LCDC_HEOCLUT227" offset="0x158C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 228" name="LCDC_HEOCLUT228" offset="0x1590" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 229" name="LCDC_HEOCLUT229" offset="0x1594" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 230" name="LCDC_HEOCLUT230" offset="0x1598" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 231" name="LCDC_HEOCLUT231" offset="0x159C" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 232" name="LCDC_HEOCLUT232" offset="0x15A0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 233" name="LCDC_HEOCLUT233" offset="0x15A4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 234" name="LCDC_HEOCLUT234" offset="0x15A8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 235" name="LCDC_HEOCLUT235" offset="0x15AC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 236" name="LCDC_HEOCLUT236" offset="0x15B0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 237" name="LCDC_HEOCLUT237" offset="0x15B4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 238" name="LCDC_HEOCLUT238" offset="0x15B8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 239" name="LCDC_HEOCLUT239" offset="0x15BC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 240" name="LCDC_HEOCLUT240" offset="0x15C0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 241" name="LCDC_HEOCLUT241" offset="0x15C4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 242" name="LCDC_HEOCLUT242" offset="0x15C8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 243" name="LCDC_HEOCLUT243" offset="0x15CC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 244" name="LCDC_HEOCLUT244" offset="0x15D0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 245" name="LCDC_HEOCLUT245" offset="0x15D4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 246" name="LCDC_HEOCLUT246" offset="0x15D8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 247" name="LCDC_HEOCLUT247" offset="0x15DC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 248" name="LCDC_HEOCLUT248" offset="0x15E0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 249" name="LCDC_HEOCLUT249" offset="0x15E4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 250" name="LCDC_HEOCLUT250" offset="0x15E8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 251" name="LCDC_HEOCLUT251" offset="0x15EC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 252" name="LCDC_HEOCLUT252" offset="0x15F0" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 253" name="LCDC_HEOCLUT253" offset="0x15F4" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 254" name="LCDC_HEOCLUT254" offset="0x15F8" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="High End Overlay CLUT Register 255" name="LCDC_HEOCLUT255" offset="0x15FC" rw="RW" size="4">
          <bitfield caption="Blue Color entry" mask="0x000000FF" name="BCLUT"/>
          <bitfield caption="Green Color entry" mask="0x0000FF00" name="GCLUT"/>
          <bitfield caption="Red Color entry" mask="0x00FF0000" name="RCLUT"/>
          <bitfield caption="Alpha Color entry" mask="0xFF000000" name="ACLUT"/>
        </register>
        <register caption="Address Size Register" name="LCDC_ADDRSIZE" offset="0x00001FEC" rw="R" size="4">
          <bitfield caption="APB Address Size" mask="0x0000FFFF" name="ADDRSIZE"/>
        </register>
        <register caption="IP Name1 Register 0" name="LCDC_IPNAME0" offset="0x1FF0" rw="R" size="4">
          <bitfield caption="IP Name" mask="0xFFFFFFFF" name="IPNAME"/>
        </register>
        <register caption="IP Name1 Register 1" name="LCDC_IPNAME1" offset="0x1FF4" rw="R" size="4">
          <bitfield caption="IP Name" mask="0xFFFFFFFF" name="IPNAME"/>
        </register>
        <register caption="Features Register" name="LCDC_FEATURES" offset="0x00001FF8" rw="R" size="4"/>
        <register caption="Version Register" name="LCDC_VERSION" offset="0x00001FFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="LCDC_LCDCFG5__MODE">
        <value caption="LCD output mode is set to 12 bits per pixel" name="OUTPUT_12BPP" value="0x0"/>
        <value caption="LCD output mode is set to 16 bits per pixel" name="OUTPUT_16BPP" value="0x1"/>
        <value caption="LCD output mode is set to 18 bits per pixel" name="OUTPUT_18BPP" value="0x2"/>
        <value caption="LCD output mode is set to 24 bits per pixel" name="OUTPUT_24BPP" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_LCDCFG6__PWMPS">
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK" name="DIV_1" value="0x0"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/2" name="DIV_2" value="0x1"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/4" name="DIV_4" value="0x2"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/8" name="DIV_8" value="0x3"/>
        <value caption="The counter advances at a rate of fCOUNTER = fPWM_SELECTED_CLOCK/16" name="DIV_16" value="0x4"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/32" name="DIV_32" value="0x5"/>
        <value caption="The counter advances at a of rate fCOUNTER = fPWM_SELECTED_CLOCK/64" name="DIV_64" value="0x6"/>
      </value-group>
      <value-group caption="" name="LCDC_BASECFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_BASECFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="" name="LCDC_BASECFG1__CLUTMODE">
        <value caption="Color lookup table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color lookup table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color lookup table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color lookup table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR1CFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR1CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR1CFG1__CLUTMODE">
        <value caption="Color lookup table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color lookup table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color lookup table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color lookup table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR2CFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR2CFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="" name="LCDC_OVR2CFG1__CLUTMODE">
        <value caption="Color lookup table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color lookup table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color lookup table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color lookup table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_HEOCFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_HEOCFG0__BLENUV">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_HEOCFG1__RGBMODE">
        <value caption="12 bpp RGB 444" name="_12BPP_RGB_444" value="0x0"/>
        <value caption="16 bpp ARGB 4444" name="_16BPP_ARGB_4444" value="0x1"/>
        <value caption="16 bpp RGBA 4444" name="_16BPP_RGBA_4444" value="0x2"/>
        <value caption="16 bpp RGB 565" name="_16BPP_RGB_565" value="0x3"/>
        <value caption="16 bpp TRGB 1555" name="_16BPP_TRGB_1555" value="0x4"/>
        <value caption="18 bpp RGB 666" name="_18BPP_RGB_666" value="0x5"/>
        <value caption="18 bpp RGB 666 PACKED" name="_18BPP_RGB_666PACKED" value="0x6"/>
        <value caption="19 bpp TRGB 1666" name="_19BPP_TRGB_1666" value="0x7"/>
        <value caption="19 bpp TRGB 1666 PACKED" name="_19BPP_TRGB_PACKED" value="0x8"/>
        <value caption="24 bpp RGB 888" name="_24BPP_RGB_888" value="0x9"/>
        <value caption="24 bpp RGB 888 PACKED" name="_24BPP_RGB_888_PACKED" value="0xA"/>
        <value caption="25 bpp TRGB 1888" name="_25BPP_TRGB_1888" value="0xB"/>
        <value caption="32 bpp ARGB 8888" name="_32BPP_ARGB_8888" value="0xC"/>
        <value caption="32 bpp RGBA 8888" name="_32BPP_RGBA_8888" value="0xD"/>
      </value-group>
      <value-group caption="" name="LCDC_HEOCFG1__CLUTMODE">
        <value caption="Color lookup table mode set to 1 bit per pixel" name="CLUT_1BPP" value="0x0"/>
        <value caption="Color lookup table mode set to 2 bits per pixel" name="CLUT_2BPP" value="0x1"/>
        <value caption="Color lookup table mode set to 4 bits per pixel" name="CLUT_4BPP" value="0x2"/>
        <value caption="Color lookup table mode set to 8 bits per pixel" name="CLUT_8BPP" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_HEOCFG1__YUVMODE">
        <value caption="32 bpp AYCbCr 444" name="_32BPP_AYCBCR" value="0x0"/>
        <value caption="16 bpp Cr(n)Y(n+1)Cb(n)Y(n) 422" name="_16BPP_YCBCR_MODE0" value="0x1"/>
        <value caption="16 bpp Y(n+1)Cr(n)Y(n)Cb(n) 422" name="_16BPP_YCBCR_MODE1" value="0x2"/>
        <value caption="16 bpp Cb(n)Y(+1)Cr(n)Y(n) 422" name="_16BPP_YCBCR_MODE2" value="0x3"/>
        <value caption="16 bpp Y(n+1)Cb(n)Y(n)Cr(n) 422" name="_16BPP_YCBCR_MODE3" value="0x4"/>
        <value caption="16 bpp Semiplanar 422 YCbCr" name="_16BPP_YCBCR_SEMIPLANAR" value="0x5"/>
        <value caption="16 bpp Planar 422 YCbCr" name="_16BPP_YCBCR_PLANAR" value="0x6"/>
        <value caption="12 bpp Semiplanar 420 YCbCr" name="_12BPP_YCBCR_SEMIPLANAR" value="0x7"/>
        <value caption="12 bpp Planar 420 YCbCr" name="_12BPP_YCBCR_PLANAR" value="0x8"/>
      </value-group>
      <value-group caption="" name="LCDC_PPCFG0__BLEN">
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_SINGLE" value="0x0"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 4 data. An AHB INCR4 Burst is used. SINGLE, INCR and INCR4 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR4" value="0x1"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is used. SINGLE, INCR, INCR4 and INCR8 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR8" value="0x2"/>
        <value caption="AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 16 data. An AHB INCR16 Burst is used. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are used. INCR is used for a burst of 2 and 3 beats." name="AHB_BLEN_INCR16" value="0x3"/>
      </value-group>
      <value-group caption="" name="LCDC_PPCFG1__PPMODE">
        <value caption="RGB 16 bpp" name="PPMODE_RGB_16BPP" value="0x0"/>
        <value caption="RGB 24 bpp PACKED" name="PPMODE_RGB_24BPP_PACKED" value="0x1"/>
        <value caption="RGB 24 bpp UNPACKED" name="PPMODE_RGB_24BPP_UNPACKED" value="0x2"/>
        <value caption="YCbCr 422 16 bpp (Mode 0)" name="PPMODE_YCBCR_422_MODE0" value="0x3"/>
        <value caption="YCbCr 422 16 bpp (Mode 1)" name="PPMODE_YCBCR_422_MODE1" value="0x4"/>
        <value caption="YCbCr 422 16 bpp (Mode 2)" name="PPMODE_YCBCR_422_MODE2" value="0x5"/>
        <value caption="YCbCr 422 16 bpp (Mode 3)" name="PPMODE_YCBCR_422_MODE3" value="0x6"/>
      </value-group>
    </module>
    <module caption="AHB Bus Matrix" name="MATRIX" version="44025A">
      <register-group name="MATRIX">
        <register caption="Master Configuration Register 0" name="MATRIX_MCFG0" offset="0x0000" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG0__ULBT"/>
        </register>
        <register caption="Master Configuration Register 1" name="MATRIX_MCFG1" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG1__ULBT"/>
        </register>
        <register caption="Master Configuration Register 2" name="MATRIX_MCFG2" offset="0x0008" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG2__ULBT"/>
        </register>
        <register caption="Master Configuration Register 3" name="MATRIX_MCFG3" offset="0x000C" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG3__ULBT"/>
        </register>
        <register caption="Master Configuration Register 4" name="MATRIX_MCFG4" offset="0x0010" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG4__ULBT"/>
        </register>
        <register caption="Master Configuration Register 5" name="MATRIX_MCFG5" offset="0x0014" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG5__ULBT"/>
        </register>
        <register caption="Master Configuration Register 6" name="MATRIX_MCFG6" offset="0x0018" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG6__ULBT"/>
        </register>
        <register caption="Master Configuration Register 7" name="MATRIX_MCFG7" offset="0x001C" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG7__ULBT"/>
        </register>
        <register caption="Master Configuration Register 8" name="MATRIX_MCFG8" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG8__ULBT"/>
        </register>
        <register caption="Master Configuration Register 9" name="MATRIX_MCFG9" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG9__ULBT"/>
        </register>
        <register caption="Master Configuration Register 10" name="MATRIX_MCFG10" offset="0x0028" rw="RW" size="4"/>
        <register caption="Master Configuration Register 11" name="MATRIX_MCFG11" offset="0x002C" rw="RW" size="4"/>
        <register caption="Slave Configuration Register 0" name="MATRIX_SCFG0" offset="0x0040" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG0__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 1" name="MATRIX_SCFG1" offset="0x0044" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG1__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 2" name="MATRIX_SCFG2" offset="0x0048" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG2__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 3" name="MATRIX_SCFG3" offset="0x004C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG3__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 4" name="MATRIX_SCFG4" offset="0x0050" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG4__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 5" name="MATRIX_SCFG5" offset="0x0054" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG5__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 6" name="MATRIX_SCFG6" offset="0x0058" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG6__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 7" name="MATRIX_SCFG7" offset="0x005C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG7__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 8" name="MATRIX_SCFG8" offset="0x0060" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG8__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 9" name="MATRIX_SCFG9" offset="0x0064" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG9__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 10" name="MATRIX_SCFG10" offset="0x0068" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG10__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 11" name="MATRIX_SCFG11" offset="0x006C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG11__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 12" name="MATRIX_SCFG12" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG12__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 13" name="MATRIX_SCFG13" offset="0x0074" rw="RW" size="4"/>
        <register caption="Slave Configuration Register 14" name="MATRIX_SCFG14" offset="0x0078" rw="RW" size="4"/>
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS0" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS0" offset="0x0084" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 1" name="MATRIX_PRAS1" offset="0x0088" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 1" name="MATRIX_PRBS1" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 2" name="MATRIX_PRAS2" offset="0x0090" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 2" name="MATRIX_PRBS2" offset="0x0094" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 3" name="MATRIX_PRAS3" offset="0x0098" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 3" name="MATRIX_PRBS3" offset="0x009C" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 4" name="MATRIX_PRAS4" offset="0x00A0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 4" name="MATRIX_PRBS4" offset="0x00A4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 5" name="MATRIX_PRAS5" offset="0x00A8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 5" name="MATRIX_PRBS5" offset="0x00AC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 6" name="MATRIX_PRAS6" offset="0x00B0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 6" name="MATRIX_PRBS6" offset="0x00B4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 7" name="MATRIX_PRAS7" offset="0x00B8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 7" name="MATRIX_PRBS7" offset="0x00BC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 8" name="MATRIX_PRAS8" offset="0x00C0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 8" name="MATRIX_PRBS8" offset="0x00C4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 9" name="MATRIX_PRAS9" offset="0x00C8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 9" name="MATRIX_PRBS9" offset="0x00CC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 10" name="MATRIX_PRAS10" offset="0x00D0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 10" name="MATRIX_PRBS10" offset="0x00D4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 11" name="MATRIX_PRAS11" offset="0x00D8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 11" name="MATRIX_PRBS11" offset="0x00DC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 12" name="MATRIX_PRAS12" offset="0x00E0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 12" name="MATRIX_PRBS12" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
        </register>
        <register caption="Priority Register A for Slave 13" name="MATRIX_PRAS13" offset="0x00E8" rw="RW" size="4"/>
        <register caption="Priority Register B for Slave 13" name="MATRIX_PRBS13" offset="0x00EC" rw="RW" size="4"/>
        <register caption="Priority Register A for Slave 14" name="MATRIX_PRAS14" offset="0x00F0" rw="RW" size="4"/>
        <register caption="Priority Register B for Slave 14" name="MATRIX_PRBS14" offset="0x00F4" rw="RW" size="4"/>
        <register caption="Master Error Interrupt Enable Register" name="MATRIX_MEIER" offset="0x0150" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Interrupt Disable Register" name="MATRIX_MEIDR" offset="0x0154" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Interrupt Mask Register" name="MATRIX_MEIMR" offset="0x0158" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master Error Status Register" name="MATRIX_MESR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
        </register>
        <register caption="Master 0 Error Address Register" name="MATRIX_MEAR0" offset="0x0160" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 1 Error Address Register" name="MATRIX_MEAR1" offset="0x0164" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 2 Error Address Register" name="MATRIX_MEAR2" offset="0x0168" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 3 Error Address Register" name="MATRIX_MEAR3" offset="0x016C" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 4 Error Address Register" name="MATRIX_MEAR4" offset="0x0170" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 5 Error Address Register" name="MATRIX_MEAR5" offset="0x0174" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 6 Error Address Register" name="MATRIX_MEAR6" offset="0x0178" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 7 Error Address Register" name="MATRIX_MEAR7" offset="0x017C" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 8 Error Address Register" name="MATRIX_MEAR8" offset="0x0180" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 9 Error Address Register" name="MATRIX_MEAR9" offset="0x0184" rw="R" size="4">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Master 10 Error Address Register" name="MATRIX_MEAR10" offset="0x0188" rw="R" size="4"/>
        <register caption="Master 11 Error Address Register" name="MATRIX_MEAR11" offset="0x018C" rw="R" size="4"/>
        <register caption="Write Protection Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key (Write-only)" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="MATRIX_VERSION" offset="0x01FC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="Security Slave 0 Register" name="MATRIX_SSR0" offset="0x0200" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 1 Register" name="MATRIX_SSR1" offset="0x0204" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 2 Register" name="MATRIX_SSR2" offset="0x0208" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 3 Register" name="MATRIX_SSR3" offset="0x020C" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 4 Register" name="MATRIX_SSR4" offset="0x0210" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 5 Register" name="MATRIX_SSR5" offset="0x0214" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 6 Register" name="MATRIX_SSR6" offset="0x0218" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 7 Register" name="MATRIX_SSR7" offset="0x021C" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 8 Register" name="MATRIX_SSR8" offset="0x0220" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 9 Register" name="MATRIX_SSR9" offset="0x0224" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 10 Register" name="MATRIX_SSR10" offset="0x0228" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 11 Register" name="MATRIX_SSR11" offset="0x022C" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 12 Register" name="MATRIX_SSR12" offset="0x0230" rw="RW" size="4">
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000001" name="LANSECH0"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000002" name="LANSECH1"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000004" name="LANSECH2"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000008" name="LANSECH3"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000010" name="LANSECH4"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000020" name="LANSECH5"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000040" name="LANSECH6"/>
          <bitfield caption="Low Area Non-secured in HSELx Security Region" mask="0x00000080" name="LANSECH7"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000100" name="RDNSECH0"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000200" name="RDNSECH1"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000400" name="RDNSECH2"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00000800" name="RDNSECH3"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00001000" name="RDNSECH4"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00002000" name="RDNSECH5"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00004000" name="RDNSECH6"/>
          <bitfield caption="Read Non-secured for HSELx Security Region" mask="0x00008000" name="RDNSECH7"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00010000" name="WRNSECH0"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00020000" name="WRNSECH1"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00040000" name="WRNSECH2"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00080000" name="WRNSECH3"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00100000" name="WRNSECH4"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00200000" name="WRNSECH5"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00400000" name="WRNSECH6"/>
          <bitfield caption="Write Non-secured for HSELx Security Region" mask="0x00800000" name="WRNSECH7"/>
        </register>
        <register caption="Security Slave 13 Register" name="MATRIX_SSR13" offset="0x0234" rw="RW" size="4"/>
        <register caption="Security Slave 14 Register" name="MATRIX_SSR14" offset="0x0238" rw="RW" size="4"/>
        <register caption="Security Areas Split Slave 0 Register" name="MATRIX_SASSR0" offset="0x0240" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 1 Register" name="MATRIX_SASSR1" offset="0x0244" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 2 Register" name="MATRIX_SASSR2" offset="0x0248" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 3 Register" name="MATRIX_SASSR3" offset="0x024C" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 4 Register" name="MATRIX_SASSR4" offset="0x0250" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 5 Register" name="MATRIX_SASSR5" offset="0x0254" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 6 Register" name="MATRIX_SASSR6" offset="0x0258" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 7 Register" name="MATRIX_SASSR7" offset="0x025C" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 8 Register" name="MATRIX_SASSR8" offset="0x0260" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 9 Register" name="MATRIX_SASSR9" offset="0x0264" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 10 Register" name="MATRIX_SASSR10" offset="0x0268" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 11 Register" name="MATRIX_SASSR11" offset="0x026C" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 12 Register" name="MATRIX_SASSR12" offset="0x0270" rw="RW" size="4">
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000000F" name="SASPLIT0"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000000F0" name="SASPLIT1"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00000F00" name="SASPLIT2"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0000F000" name="SASPLIT3"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x000F0000" name="SASPLIT4"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x00F00000" name="SASPLIT5"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0x0F000000" name="SASPLIT6"/>
          <bitfield caption="Security Areas Split for HSELx Security Region" mask="0xF0000000" name="SASPLIT7"/>
        </register>
        <register caption="Security Areas Split Slave 13 Register" name="MATRIX_SASSR13" offset="0x0274" rw="RW" size="4"/>
        <register caption="Security Areas Split Slave 14 Register" name="MATRIX_SASSR14" offset="0x0278" rw="RW" size="4"/>
        <register caption="Security Region Top Slave 1 Register" name="MATRIX_SRTSR1" offset="0x0284" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 2 Register" name="MATRIX_SRTSR2" offset="0x0288" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 3 Register" name="MATRIX_SRTSR3" offset="0x028C" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 4 Register" name="MATRIX_SRTSR4" offset="0x0290" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 5 Register" name="MATRIX_SRTSR5" offset="0x0294" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 6 Register" name="MATRIX_SRTSR6" offset="0x0298" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 7 Register" name="MATRIX_SRTSR7" offset="0x029C" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 8 Register" name="MATRIX_SRTSR8" offset="0x02A0" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 9 Register" name="MATRIX_SRTSR9" offset="0x02A4" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 10 Register" name="MATRIX_SRTSR10" offset="0x02A8" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 11 Register" name="MATRIX_SRTSR11" offset="0x02AC" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 12 Register" name="MATRIX_SRTSR12" offset="0x02B0" rw="RW" size="4">
          <bitfield caption="HSELx Security Region Top" mask="0x0000000F" name="SRTOP0"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000000F0" name="SRTOP1"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00000F00" name="SRTOP2"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0000F000" name="SRTOP3"/>
          <bitfield caption="HSELx Security Region Top" mask="0x000F0000" name="SRTOP4"/>
          <bitfield caption="HSELx Security Region Top" mask="0x00F00000" name="SRTOP5"/>
          <bitfield caption="HSELx Security Region Top" mask="0x0F000000" name="SRTOP6"/>
          <bitfield caption="HSELx Security Region Top" mask="0xF0000000" name="SRTOP7"/>
        </register>
        <register caption="Security Region Top Slave 13 Register" name="MATRIX_SRTSR13" offset="0x02B4" rw="RW" size="4"/>
        <register caption="Security Region Top Slave 14 Register" name="MATRIX_SRTSR14" offset="0x02B8" rw="RW" size="4"/>
        <register caption="Security Peripheral Select 1 Register 0" name="MATRIX_SPSELR0" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Non-secured Peripheral" mask="0x00000001" name="NSECP0"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000002" name="NSECP1"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000004" name="NSECP2"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000008" name="NSECP3"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000010" name="NSECP4"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000020" name="NSECP5"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000040" name="NSECP6"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000080" name="NSECP7"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000100" name="NSECP8"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000200" name="NSECP9"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000400" name="NSECP10"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000800" name="NSECP11"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00001000" name="NSECP12"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00002000" name="NSECP13"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00004000" name="NSECP14"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00008000" name="NSECP15"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00010000" name="NSECP16"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00020000" name="NSECP17"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00040000" name="NSECP18"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00080000" name="NSECP19"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00100000" name="NSECP20"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00200000" name="NSECP21"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00400000" name="NSECP22"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00800000" name="NSECP23"/>
          <bitfield caption="Non-secured Peripheral" mask="0x01000000" name="NSECP24"/>
          <bitfield caption="Non-secured Peripheral" mask="0x02000000" name="NSECP25"/>
          <bitfield caption="Non-secured Peripheral" mask="0x04000000" name="NSECP26"/>
          <bitfield caption="Non-secured Peripheral" mask="0x08000000" name="NSECP27"/>
          <bitfield caption="Non-secured Peripheral" mask="0x10000000" name="NSECP28"/>
          <bitfield caption="Non-secured Peripheral" mask="0x20000000" name="NSECP29"/>
          <bitfield caption="Non-secured Peripheral" mask="0x40000000" name="NSECP30"/>
          <bitfield caption="Non-secured Peripheral" mask="0x80000000" name="NSECP31"/>
        </register>
        <register caption="Security Peripheral Select 1 Register 1" name="MATRIX_SPSELR1" offset="0x2C4" rw="RW" size="4">
          <bitfield caption="Non-secured Peripheral" mask="0x00000001" name="NSECP0"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000002" name="NSECP1"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000004" name="NSECP2"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000008" name="NSECP3"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000010" name="NSECP4"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000020" name="NSECP5"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000040" name="NSECP6"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000080" name="NSECP7"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000100" name="NSECP8"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000200" name="NSECP9"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000400" name="NSECP10"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000800" name="NSECP11"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00001000" name="NSECP12"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00002000" name="NSECP13"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00004000" name="NSECP14"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00008000" name="NSECP15"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00010000" name="NSECP16"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00020000" name="NSECP17"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00040000" name="NSECP18"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00080000" name="NSECP19"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00100000" name="NSECP20"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00200000" name="NSECP21"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00400000" name="NSECP22"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00800000" name="NSECP23"/>
          <bitfield caption="Non-secured Peripheral" mask="0x01000000" name="NSECP24"/>
          <bitfield caption="Non-secured Peripheral" mask="0x02000000" name="NSECP25"/>
          <bitfield caption="Non-secured Peripheral" mask="0x04000000" name="NSECP26"/>
          <bitfield caption="Non-secured Peripheral" mask="0x08000000" name="NSECP27"/>
          <bitfield caption="Non-secured Peripheral" mask="0x10000000" name="NSECP28"/>
          <bitfield caption="Non-secured Peripheral" mask="0x20000000" name="NSECP29"/>
          <bitfield caption="Non-secured Peripheral" mask="0x40000000" name="NSECP30"/>
          <bitfield caption="Non-secured Peripheral" mask="0x80000000" name="NSECP31"/>
        </register>
        <register caption="Security Peripheral Select 1 Register 2" name="MATRIX_SPSELR2" offset="0x2C8" rw="RW" size="4">
          <bitfield caption="Non-secured Peripheral" mask="0x00000001" name="NSECP0"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000002" name="NSECP1"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000004" name="NSECP2"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000008" name="NSECP3"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000010" name="NSECP4"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000020" name="NSECP5"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000040" name="NSECP6"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000080" name="NSECP7"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000100" name="NSECP8"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000200" name="NSECP9"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000400" name="NSECP10"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00000800" name="NSECP11"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00001000" name="NSECP12"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00002000" name="NSECP13"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00004000" name="NSECP14"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00008000" name="NSECP15"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00010000" name="NSECP16"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00020000" name="NSECP17"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00040000" name="NSECP18"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00080000" name="NSECP19"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00100000" name="NSECP20"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00200000" name="NSECP21"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00400000" name="NSECP22"/>
          <bitfield caption="Non-secured Peripheral" mask="0x00800000" name="NSECP23"/>
          <bitfield caption="Non-secured Peripheral" mask="0x01000000" name="NSECP24"/>
          <bitfield caption="Non-secured Peripheral" mask="0x02000000" name="NSECP25"/>
          <bitfield caption="Non-secured Peripheral" mask="0x04000000" name="NSECP26"/>
          <bitfield caption="Non-secured Peripheral" mask="0x08000000" name="NSECP27"/>
          <bitfield caption="Non-secured Peripheral" mask="0x10000000" name="NSECP28"/>
          <bitfield caption="Non-secured Peripheral" mask="0x20000000" name="NSECP29"/>
          <bitfield caption="Non-secured Peripheral" mask="0x40000000" name="NSECP30"/>
          <bitfield caption="Non-secured Peripheral" mask="0x80000000" name="NSECP31"/>
        </register>
      </register-group>
      <value-group caption="" name="MATRIX_MCFG0__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG1__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG2__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG3__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG4__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG5__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG6__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG7__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG8__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_MCFG9__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG0__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG1__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG2__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG3__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG4__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG5__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG6__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG7__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG8__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG9__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG10__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG11__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_SCFG12__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module caption="AHB Multi-port DDR-SDRAM Controller" name="MPDDRC" version="11043O">
      <register-group name="MPDDRC">
        <register caption="MPDDRC Mode Register" name="MPDDRC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="MPDDRC Command Mode" mask="0x00000007" name="MODE" values="MPDDRC_MR__MODE"/>
          <bitfield caption="Device Auto-Initialization Status" mask="0x00000010" name="DAI" values="MPDDRC_MR__DAI"/>
          <bitfield caption="Mode Register Select LPDDR2/LPDDR3" mask="0x0000FF00" name="MRS"/>
        </register>
        <register caption="MPDDRC Refresh Timer Register" name="MPDDRC_RTR" offset="0x04" rw="RW" size="4">
          <bitfield caption="MPDDRC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
          <bitfield caption="Adjust Refresh Rate" mask="0x00010000" name="ADJ_REF"/>
          <bitfield caption="Refresh Per Bank" mask="0x00020000" name="REF_PB"/>
          <bitfield caption="Content of MR4 Register" mask="0x00700000" name="MR4_VALUE"/>
        </register>
        <register caption="MPDDRC Configuration Register" name="MPDDRC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000003" name="NC" values="MPDDRC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x0000000C" name="NR" values="MPDDRC_CR__NR"/>
          <bitfield caption="CAS Latency" mask="0x00000070" name="CAS" values="MPDDRC_CR__CAS"/>
          <bitfield caption="Reset DLL" mask="0x00000080" name="DLL" values="MPDDRC_CR__DLL"/>
          <bitfield caption="Output Driver Impedance Control (Drive Strength)" mask="0x00000100" name="DIC_DS" values="MPDDRC_CR__DIC_DS"/>
          <bitfield caption="DISABLE DLL" mask="0x00000200" name="DIS_DLL"/>
          <bitfield caption="ZQ Calibration" mask="0x00000C00" name="ZQ" values="MPDDRC_CR__ZQ"/>
          <bitfield caption="Off-chip Driver" mask="0x00007000" name="OCD" values="MPDDRC_CR__OCD"/>
          <bitfield caption="Mask Data is Shared" mask="0x00010000" name="DQMS" values="MPDDRC_CR__DQMS"/>
          <bitfield caption="Enable Read Measure" mask="0x00020000" name="ENRDM" values="MPDDRC_CR__ENRDM"/>
          <bitfield caption="Low-cost Low-power DDR1" mask="0x00080000" name="LC_LPDDR1" values="MPDDRC_CR__LC_LPDDR1"/>
          <bitfield caption="Number of Banks" mask="0x00100000" name="NB" values="MPDDRC_CR__NB"/>
          <bitfield caption="Not DQS" mask="0x00200000" name="NDQS" values="MPDDRC_CR__NDQS"/>
          <bitfield caption="Type of Decoding" mask="0x00400000" name="DECOD" values="MPDDRC_CR__DECOD"/>
          <bitfield caption="Support Unaligned Access" mask="0x00800000" name="UNAL" values="MPDDRC_CR__UNAL"/>
        </register>
        <register caption="MPDDRC Timing Parameter 0 Register" name="MPDDRC_TPR0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Active to Precharge Delay" mask="0x0000000F" name="TRAS"/>
          <bitfield caption="Row to Column Delay" mask="0x000000F0" name="TRCD"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay" mask="0x0000F000" name="TRC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Active BankA to Active BankB" mask="0x00F00000" name="TRRD"/>
          <bitfield caption="Internal Write to Read Delay" mask="0x0F000000" name="TWTR"/>
          <bitfield caption="Load Mode Register Command to Activate or Refresh Command" mask="0xF0000000" name="TMRD"/>
        </register>
        <register caption="MPDDRC Timing Parameter 1 Register" name="MPDDRC_TPR1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Row Cycle Delay" mask="0x0000007F" name="TRFC"/>
          <bitfield caption="Exit Self-refresh Delay to Non-Read Command" mask="0x0000FF00" name="TXSNR"/>
          <bitfield caption="Exit Self-refresh Delay to Read Command" mask="0x00FF0000" name="TXSRD"/>
          <bitfield caption="Exit Power-down Delay to First Command" mask="0x0F000000" name="TXP"/>
        </register>
        <register caption="MPDDRC Timing Parameter 2 Register" name="MPDDRC_TPR2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;" mask="0x0000000F" name="TXARD"/>
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;" mask="0x000000F0" name="TXARDS"/>
          <bitfield caption="Row Precharge All Delay" mask="0x00000F00" name="TRPA"/>
          <bitfield caption="Read to Precharge" mask="0x00007000" name="TRTP"/>
          <bitfield caption="Four Active Windows" mask="0x000F0000" name="TFAW"/>
        </register>
        <register caption="MPDDRC Low-power Register" name="MPDDRC_LPR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Low-power Command Bit" mask="0x00000003" name="LPCB" values="MPDDRC_LPR__LPCB"/>
          <bitfield caption="Clock Frozen Command Bit" mask="0x00000004" name="CLK_FR" values="MPDDRC_LPR__CLK_FR"/>
          <bitfield caption="LPDDR2 - LPDDR3 Power Off Bit" mask="0x00000008" name="LPDDR2_LPDDR3_PWOFF" values="MPDDRC_LPR__LPDDR2_LPDDR3_PWOFF"/>
          <bitfield caption="Partial Array Self-refresh" mask="0x00000070" name="PASR"/>
          <bitfield caption="Drive Strength" mask="0x00000700" name="DS"/>
          <bitfield caption="Time Between Last Transfer and Low-Power Mode" mask="0x00003000" name="TIMEOUT" values="MPDDRC_LPR__TIMEOUT"/>
          <bitfield caption="Active Power Down Exit Time" mask="0x00010000" name="APDE" values="MPDDRC_LPR__APDE"/>
          <bitfield caption="Update Load Mode Register and Extended Mode Register" mask="0x00300000" name="UPD_MR" values="MPDDRC_LPR__UPD_MR"/>
          <bitfield caption="Change Clock Frequency During Self-refresh Mode" mask="0x01000000" name="CHG_FRQ"/>
          <bitfield caption="Self-refresh is done" mask="0x02000000" name="SELF_DONE"/>
        </register>
        <register caption="MPDDRC Memory Device Register" name="MPDDRC_MD" offset="0x20" rw="RW" size="4">
          <bitfield caption="Memory Device" mask="0x00000007" name="MD" values="MPDDRC_MD__MD"/>
          <bitfield caption="Data Bus Width" mask="0x00000010" name="DBW" values="MPDDRC_MD__DBW"/>
          <bitfield caption="Write Latency" mask="0x00000020" name="WL" values="MPDDRC_MD__WL"/>
          <bitfield caption="Read Latency 3 Option Support" mask="0x00000040" name="RL3" values="MPDDRC_MD__RL3"/>
          <bitfield caption="Manufacturer Identification" mask="0x0000FF00" name="MANU_ID"/>
          <bitfield caption="Revision Identification" mask="0x00FF0000" name="REV_ID"/>
          <bitfield caption="DRAM Architecture" mask="0x03000000" name="TYPE" values="MPDDRC_MD__TYPE"/>
          <bitfield caption="Density of Memory" mask="0x3C000000" name="DENSITY" values="MPDDRC_MD__DENSITY"/>
          <bitfield caption="Width of Memory" mask="0xC0000000" name="IO_WIDTH" values="MPDDRC_MD__IO_WIDTH"/>
        </register>
        <register caption="MPDDRC LPDDR2-LPDDR3 Low-power Register" name="MPDDRC_LPDDR23_LPR" offset="0x28" rw="RW" size="4">
          <bitfield caption="Bank Mask Bit/PASR" mask="0x000000FF" name="BK_MASK_PASR"/>
          <bitfield caption="Segment Mask Bit" mask="0x00FFFF00" name="SEG_MASK"/>
          <bitfield caption="Drive Strength" mask="0x0F000000" name="DS"/>
        </register>
        <register caption="MPDDRC LPDDR2-LPDDR3 Calibration and MR4 Register" name="MPDDRC_LPDDR23_CAL_MR4" offset="0x2C" rw="RW" size="4">
          <bitfield caption="LPDDR2 and LPDDR3 Calibration Timer Count" mask="0x0000FFFF" name="COUNT_CAL"/>
          <bitfield caption="Mode Register 4 Read Interval" mask="0xFFFF0000" name="MR4_READ"/>
        </register>
        <register caption="MPDDRC LPDDR2-LPDDR3 Timing Calibration Register" name="MPDDRC_LPDDR23_TIM_CAL" offset="0x30" rw="RW" size="4">
          <bitfield caption="ZQ Calibration Short" mask="0x000000FF" name="ZQCS"/>
          <bitfield caption="Built-in Self-Test for RZQ Information" mask="0x00030000" name="RZQI"/>
        </register>
        <register caption="MPDDRC IO Calibration" name="MPDDRC_IO_CALIBR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Resistor Divider, Output Driver Impedance" mask="0x00000007" name="RDIV" values="MPDDRC_IO_CALIBR__RDIV"/>
          <bitfield caption="Enable Calibration" mask="0x00000010" name="EN_CALIB" values="MPDDRC_IO_CALIBR__EN_CALIB"/>
          <bitfield caption="IO Calibration" mask="0x00007F00" name="TZQIO"/>
          <bitfield caption="Number of Transistor P" mask="0x000F0000" name="CALCODEP"/>
          <bitfield caption="Number of Transistor N" mask="0x00F00000" name="CALCODEN"/>
        </register>
        <register caption="MPDDRC OCMS Register" name="MPDDRC_OCMS" offset="0x38" rw="RW" size="4">
          <bitfield caption="Scrambling Enable" mask="0x00000001" name="SCR_EN"/>
        </register>
        <register caption="MPDDRC OCMS KEY1 Register" name="MPDDRC_OCMS_KEY1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="MPDDRC OCMS KEY2 Register" name="MPDDRC_OCMS_KEY2" offset="0x40" rw="W" size="4">
          <bitfield caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="MPDDRC Configuration Arbiter Register" name="MPDDRC_CONF_ARBITER" offset="0x44" rw="RW" size="4">
          <bitfield caption="Type of Arbitration" mask="0x00000003" name="ARB" values="MPDDRC_CONF_ARBITER__ARB"/>
          <bitfield caption="Bandwidth Max or Current" mask="0x00000008" name="BDW_MAX_CUR"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000100" name="RQ_WD_P0"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000200" name="RQ_WD_P1"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000400" name="RQ_WD_P2"/>
          <bitfield caption="Request or Word from Port X" mask="0x00000800" name="RQ_WD_P3"/>
          <bitfield caption="Request or Word from Port X" mask="0x00001000" name="RQ_WD_P4"/>
          <bitfield caption="Request or Word from Port X" mask="0x00002000" name="RQ_WD_P5"/>
          <bitfield caption="Request or Word from Port X" mask="0x00004000" name="RQ_WD_P6"/>
          <bitfield caption="Request or Word from Port X" mask="0x00008000" name="RQ_WD_P7"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00010000" name="MA_PR_P0"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00020000" name="MA_PR_P1"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00040000" name="MA_PR_P2"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00080000" name="MA_PR_P3"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00100000" name="MA_PR_P4"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00200000" name="MA_PR_P5"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00400000" name="MA_PR_P6"/>
          <bitfield caption="Master or Software Provide Information" mask="0x00800000" name="MA_PR_P7"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x01000000" name="BDW_BURST_P0"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x02000000" name="BDW_BURST_P1"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x04000000" name="BDW_BURST_P2"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x08000000" name="BDW_BURST_P3"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x10000000" name="BDW_BURST_P4"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x20000000" name="BDW_BURST_P5"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x40000000" name="BDW_BURST_P6"/>
          <bitfield caption="Bandwidth is Reached or Bandwidth and Current Burst Access is Ended on port X" mask="0x80000000" name="BDW_BURST_P7"/>
        </register>
        <register caption="MPDDRC Time-out Port 0/1/2/3 Register" name="MPDDRC_TIMEOUT" offset="0x48" rw="RW" size="4">
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0000000F" name="TIMEOUT_P0"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x000000F0" name="TIMEOUT_P1"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x00000F00" name="TIMEOUT_P2"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0000F000" name="TIMEOUT_P3"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x000F0000" name="TIMEOUT_P4"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x00F00000" name="TIMEOUT_P5"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0x0F000000" name="TIMEOUT_P6"/>
          <bitfield caption="Time-out for Ports 0, 1, 2, 3, 4, 5, 6 and 7" mask="0xF0000000" name="TIMEOUT_P7"/>
        </register>
        <register caption="MPDDRC Request Port 0/1/2/3 Register" name="MPDDRC_REQ_PORT_0123" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x000000FF" name="NRQ_NWD_BDW_P0"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x0000FF00" name="NRQ_NWD_BDW_P1"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0x00FF0000" name="NRQ_NWD_BDW_P2"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF000000" name="NRQ_NWD_BDW_P3"/>
        </register>
        <register caption="MPDDRC Request Port 4/5/6/7 Register" name="MPDDRC_REQ_PORT_4567" offset="0x50" rw="RW" size="4">
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x000000FF" name="NRQ_NWD_BDW_P4"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x0000FF00" name="NRQ_NWD_BDW_P5"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0x00FF0000" name="NRQ_NWD_BDW_P6"/>
          <bitfield caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6-7" mask="0xFF000000" name="NRQ_NWD_BDW_P7"/>
        </register>
        <register caption="MPDDRC Bandwidth Port 0/1/2/3 Register" name="MPDDRC_BDW_PORT_0123" offset="0x54" rw="R" size="4">
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x0000007F" name="BDW_P0"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x00007F00" name="BDW_P1"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x007F0000" name="BDW_P2"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F000000" name="BDW_P3"/>
        </register>
        <register caption="MPDDRC Bandwidth Port 4/5/6/7 Register" name="MPDDRC_BDW_PORT_4567" offset="0x58" rw="R" size="4">
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x0000007F" name="BDW_P4"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x00007F00" name="BDW_P5"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x007F0000" name="BDW_P6"/>
          <bitfield caption="Current/Maximum Bandwidth from Port 4-5-6-7" mask="0x7F000000" name="BDW_P7"/>
        </register>
        <register caption="MPDDRC Read Datapath Register" name="MPDDRC_RD_DATA_PATH" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Shift Sampling Point of Data" mask="0x00000003" name="SHIFT_SAMPLING" values="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING"/>
        </register>
        <register caption="MPDDRC Monitor configuration" name="MPDDRC_MCFGR" offset="0x60" rw="RW" size="4">
          <bitfield caption="Enable monitor" mask="0x00000001" name="EN_MONI"/>
          <bitfield caption="Soft Reset" mask="0x00000002" name="SOFT_RESET"/>
          <bitfield caption="Control monitor" mask="0x00000010" name="RUN"/>
          <bitfield caption="Read/Write Access" mask="0x00000300" name="READ_WRITE" values="MPDDRC_MCFGR__READ_WRITE"/>
          <bitfield caption="Refresh Calibration" mask="0x00000400" name="REFR_CALIB"/>
          <bitfield caption="Information Type" mask="0x00001800" name="INFO" values="MPDDRC_MCFGR__INFO"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 0" name="MPDDRC_MADDR0" offset="0x64" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT0"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT0"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 1" name="MPDDRC_MADDR1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT1"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT1"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 2" name="MPDDRC_MADDR2" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT2"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT2"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 3" name="MPDDRC_MADDR3" offset="0x70" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT3"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT3"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 4" name="MPDDRC_MADDR4" offset="0x74" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT4"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT4"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 5" name="MPDDRC_MADDR5" offset="0x78" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT5"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT5"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 6" name="MPDDRC_MADDR6" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT6"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT6"/>
        </register>
        <register caption="MPDDRC Monitor Address High/Low port 7" name="MPDDRC_MADDR7" offset="0x80" rw="RW" size="4">
          <bitfield caption="Address Low on Port x [x =0..7]" mask="0x0000FFFF" name="ADDR_LOW_PORT7"/>
          <bitfield caption="Address High on Port x [x =0..7]" mask="0xFFFF0000" name="ADDR_HIGH_PORT7"/>
        </register>
        <register caption="MPDDRC Monitor Information port 0" name="MPDDRC_MINFO0" offset="0x84" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT0_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO0__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO0__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 1" name="MPDDRC_MINFO1" offset="0x88" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT1_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO1__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO1__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 2" name="MPDDRC_MINFO2" offset="0x8C" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT2_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO2__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO2__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 3" name="MPDDRC_MINFO3" offset="0x90" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT3_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO3__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO3__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 4" name="MPDDRC_MINFO4" offset="0x94" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT4_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO4__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO4__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 5" name="MPDDRC_MINFO5" offset="0x98" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT5_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO5__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO5__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 6" name="MPDDRC_MINFO6" offset="0x9C" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT6_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO6__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO6__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Monitor Information port 7" name="MPDDRC_MINFO7" offset="0xA0" rw="R" size="4">
          <bitfield caption="Address High on Port x [x =0..7]" mask="0x0000FFFF" name="MAX_PORT7_WAITING"/>
          <bitfield caption="Type of Burst on Port x [x =0..7]" mask="0x00070000" name="BURST" values="MPDDRC_MINFO7__BURST"/>
          <bitfield caption="Transfer Size on Port x [x =0..7]" mask="0x00700000" name="SIZE" values="MPDDRC_MINFO7__SIZE"/>
          <bitfield caption="Read or Write Access on Port x [x =0..7]" mask="0x01000000" name="READ_WRITE"/>
        </register>
        <register caption="MPDDRC Write Protection Mode Register" name="MPDDRC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MPDDRC_WPMR__WPKEY"/>
        </register>
        <register caption="MPDDRC Write Protection Status Register" name="MPDDRC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="MPDDRC Version Register" name="MPDDRC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x0000FFFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x000F0000" name="MFN"/>
        </register>
        <register caption="MPDDRC DLL Offset Selection Register" name="MPDDRC_DLL_OS" offset="0x100" rw="RW" size="4">
          <bitfield caption="Offset Selection" mask="0x00000001" name="SELOFF"/>
        </register>
        <register caption="MPDDRC DLL MASTER Offset Register" name="MPDDRC_DLL_MAO" offset="0x104" rw="RW" size="4">
          <bitfield caption="Master Delay Line Offset" mask="0x000000FF" name="MAOFF"/>
        </register>
        <register caption="MPDDRC DLL SLAVE Offset 0 Register" name="MPDDRC_DLL_SO0" offset="0x108" rw="RW" size="4">
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x000000FF" name="S0OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x0000FF00" name="S1OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x00FF0000" name="S2OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0xFF000000" name="S3OFF"/>
        </register>
        <register caption="MPDDRC DLL SLAVE Offset 1 Register" name="MPDDRC_DLL_SO1" offset="0x10C" rw="RW" size="4">
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x000000FF" name="S4OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x0000FF00" name="S5OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0x00FF0000" name="S6OFF"/>
          <bitfield caption="SLAVEx Delay Line Offset" mask="0xFF000000" name="S7OFF"/>
        </register>
        <register caption="MPDDRC DLL CLKWR Offset Register" name="MPDDRC_DLL_WRO" offset="0x110" rw="RW" size="4">
          <bitfield caption="CLKWRx Delay Line Offset" mask="0x000000FF" name="WR0OFF"/>
          <bitfield caption="CLKWRx Delay Line Offset" mask="0x0000FF00" name="WR1OFF"/>
          <bitfield caption="CLKWRx Delay Line Offset" mask="0x00FF0000" name="WR2OFF"/>
          <bitfield caption="CLKWRx Delay Line Offset" mask="0xFF000000" name="WR3OFF"/>
        </register>
        <register caption="MPDDRC DLL CLKAD Offset Register" name="MPDDRC_DLL_ADO" offset="0x114" rw="RW" size="4">
          <bitfield caption="CLKAD Delay Line Offset" mask="0x000000FF" name="ADOFF"/>
        </register>
        <register caption="MPDDRC DLL Status MASTER0 Register 0" name="MPDDRC_DLL_SM0" offset="0x118" rw="R" size="4">
          <bitfield caption="MASTERx Delay Increment" mask="0x00000001" name="MDINC"/>
          <bitfield caption="MASTERx Delay Decrement" mask="0x00000002" name="MDDEC"/>
          <bitfield caption="MASTERx Delay Overflow Flag" mask="0x00000004" name="MDOVF"/>
          <bitfield caption="MASTERx Delay Lock Value" mask="0x0000FF00" name="MDLVAL"/>
          <bitfield caption="MASTERx Delay Counter Value" mask="0x0FF00000" name="MDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status MASTER0 Register 1" name="MPDDRC_DLL_SM1" offset="0x11C" rw="R" size="4">
          <bitfield caption="MASTERx Delay Increment" mask="0x00000001" name="MDINC"/>
          <bitfield caption="MASTERx Delay Decrement" mask="0x00000002" name="MDDEC"/>
          <bitfield caption="MASTERx Delay Overflow Flag" mask="0x00000004" name="MDOVF"/>
          <bitfield caption="MASTERx Delay Lock Value" mask="0x0000FF00" name="MDLVAL"/>
          <bitfield caption="MASTERx Delay Counter Value" mask="0x0FF00000" name="MDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status MASTER0 Register 2" name="MPDDRC_DLL_SM2" offset="0x120" rw="R" size="4">
          <bitfield caption="MASTERx Delay Increment" mask="0x00000001" name="MDINC"/>
          <bitfield caption="MASTERx Delay Decrement" mask="0x00000002" name="MDDEC"/>
          <bitfield caption="MASTERx Delay Overflow Flag" mask="0x00000004" name="MDOVF"/>
          <bitfield caption="MASTERx Delay Lock Value" mask="0x0000FF00" name="MDLVAL"/>
          <bitfield caption="MASTERx Delay Counter Value" mask="0x0FF00000" name="MDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status MASTER0 Register 3" name="MPDDRC_DLL_SM3" offset="0x124" rw="R" size="4">
          <bitfield caption="MASTERx Delay Increment" mask="0x00000001" name="MDINC"/>
          <bitfield caption="MASTERx Delay Decrement" mask="0x00000002" name="MDDEC"/>
          <bitfield caption="MASTERx Delay Overflow Flag" mask="0x00000004" name="MDOVF"/>
          <bitfield caption="MASTERx Delay Lock Value" mask="0x0000FF00" name="MDLVAL"/>
          <bitfield caption="MASTERx Delay Counter Value" mask="0x0FF00000" name="MDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 0" name="MPDDRC_DLL_SSL0" offset="0x128" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 1" name="MPDDRC_DLL_SSL1" offset="0x12C" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 2" name="MPDDRC_DLL_SSL2" offset="0x130" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 3" name="MPDDRC_DLL_SSL3" offset="0x134" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 4" name="MPDDRC_DLL_SSL4" offset="0x138" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 5" name="MPDDRC_DLL_SSL5" offset="0x13C" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 6" name="MPDDRC_DLL_SSL6" offset="0x140" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status SLAVE0 Register 7" name="MPDDRC_DLL_SSL7" offset="0x144" rw="R" size="4">
          <bitfield caption="SLAVEx Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="SLAVEx Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="SLAVEx Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="SLAVEx Delay Counter Value" mask="0x0000FF00" name="SDCNT"/>
          <bitfield caption="SLAVEx Delay Correction Value" mask="0x0FF00000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Status CLKWR0 Register 0" name="MPDDRC_DLL_SWR0" offset="0x148" rw="R" size="4">
          <bitfield caption="CLKWRx Delay Counter Value" mask="0x000000FF" name="WRDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status CLKWR0 Register 1" name="MPDDRC_DLL_SWR1" offset="0x14C" rw="R" size="4">
          <bitfield caption="CLKWRx Delay Counter Value" mask="0x000000FF" name="WRDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status CLKWR0 Register 2" name="MPDDRC_DLL_SWR2" offset="0x150" rw="R" size="4">
          <bitfield caption="CLKWRx Delay Counter Value" mask="0x000000FF" name="WRDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status CLKWR0 Register 3" name="MPDDRC_DLL_SWR3" offset="0x154" rw="R" size="4">
          <bitfield caption="CLKWRx Delay Counter Value" mask="0x000000FF" name="WRDCNT"/>
        </register>
        <register caption="MPDDRC DLL Status CLKAD Register" name="MPDDRC_DLL_SAD" offset="0x158" rw="R" size="4">
          <bitfield caption="CLKAD Delay Counter Value" mask="0x000000FF" name="ADDCNT"/>
        </register>
      </register-group>
      <value-group caption="" name="MPDDRC_MR__MODE">
        <value caption="Normal Mode. Any access to the MPDDRC is decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NORMAL_CMD" value="0x0"/>
        <value caption="The MPDDRC issues a NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NOP_CMD" value="0x1"/>
        <value caption="The MPDDRC issues the All Banks Precharge command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="PRCGALL_CMD" value="0x2"/>
        <value caption="The MPDDRC issues a Load Mode Register command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="LMR_CMD" value="0x3"/>
        <value caption="The MPDDRC issues an Auto-Refresh command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an All Banks Precharge command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="RFSH_CMD" value="0x4"/>
        <value caption="The MPDDRC issues an Extended Load Mode Register command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank." name="EXT_LMR_CMD" value="0x5"/>
        <value caption="Deep Power mode: Access to Deep Power-down modeCalibration command: to calibrate RTT and RON values for the Process Voltage Temperature (PVT) (DDR3-SDRAM device)" name="DEEP_CALIB_MD" value="0x6"/>
        <value caption="The MPDDRC issues an LPDDR2/LPDDR3 Mode Register command when the device is accessed regardless of the cycle. To activate this mode, the Mode Register command must be followed by a write to the low-power DDR2-SDRAM or to the low-power DDR3-SDRAM." name="LPDDR2_LPDDR3_CMD" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MR__DAI">
        <value caption="DAI complete" name="DAI_COMPLETE" value="0"/>
        <value caption="DAI still in progress" name="DAI_IN_PROGESSS" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NC">
        <value caption="9 bits for DDR, 8-bit for low-power DDR1-SDRAM" name="DDR9_MDDR8_COL_BITS" value="0x0"/>
        <value caption="10 bits for DDR, 9-bit for low-power DDR1-SDRAM" name="DDR10_MDDR9_COL_BITS" value="0x1"/>
        <value caption="11 bits for DDR, 10-bit for low-power DDR1-SDRAM" name="DDR11_MDDR10_COL_BITS" value="0x2"/>
        <value caption="12 bits for DDR, 11-bit for low-power DDR1-SDRAM" name="DDR12_MDDR11_COL_BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NR">
        <value caption="11 bits to define the row number, up to 2048 rows" name="_11_ROW_BITS" value="0x0"/>
        <value caption="12 bits to define the row number, up to 4096 rows" name="_12_ROW_BITS" value="0x1"/>
        <value caption="13 bits to define the row number, up to 8192 rows" name="_13_ROW_BITS" value="0x2"/>
        <value caption="14 bits to define the row number, up to 16384 rows" name="_14_ROW_BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__CAS">
        <value caption="LPDDR1 CAS Latency 2" name="DDR_CAS2" value="0x2"/>
        <value caption="LPDDR3/DDR2/LPDDR2/LPDDR1 CAS Latency 3" name="DDR_CAS3" value="0x3"/>
        <value caption="DDR3 CAS Latency 5" name="DDR_CAS5" value="0x5"/>
        <value caption="DDR3LPDDR3 CAS Latency 6" name="DDR_CAS6" value="0x6"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DLL">
        <value caption="Disable DLL reset" name="RESET_DISABLED" value="0"/>
        <value caption="Enable DLL reset" name="RESET_ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DIC_DS">
        <value caption="Normal driver strength (DDR2) - RZQ/6 (40 [NOM], DDR3)" name="DDR2_NORMALSTRENGTH_DDR3_RZQ6" value="0"/>
        <value caption="Weak driver strength (DDR2) - RZQ/7 (34 [NOM], DDR3)" name="DDR2_WEAKSTRENGTH_DDR3_RZQ7" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__ZQ">
        <value caption="Calibration command after initialization" name="INIT" value="0x0"/>
        <value caption="Long calibration" name="LONG" value="0x1"/>
        <value caption="Short calibration" name="SHORT" value="0x2"/>
        <value caption="ZQ Reset" name="RESET" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__OCD">
        <value caption="Exit from OCD Calibration mode and maintain settings" name="DDR2_EXITCALIB" value="0x0"/>
        <value caption="OCD calibration default" name="DDR2_DEFAULT_CALIB" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DQMS">
        <value caption="DQM is not shared with another controller" name="NOT_SHARED" value="0"/>
        <value caption="DQM is shared with another controller" name="SHARED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__ENRDM">
        <value caption="DQS/DDR_DATA phase error correction is disabled" name="OFF" value="0"/>
        <value caption="DQS/DDR_DATA phase error correction is enabled" name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__LC_LPDDR1">
        <value caption="Any type of memory devices except of low cost, low density Low Power DDR1." name="NOT_2_BANKS" value="0"/>
        <value caption="Low-cost and low-density low-power DDR1. These devices have a density of 32 Mbits and are organized as two internal banks. To use this feature, the user has to define the type of memory and the data bus width (see Section 8.8 &quot;MPDDRC Memory Device Register&quot;).The 16-bit memory device is organized as 2 banks, 9 columns and 11 rows.The 32-bit memory device is organized as 2 banks, 8 columns and 11 rows.It is impossible to use two 16-bit memory devices (2 x 32 Mbits) for creating one 32-bit memory device (64 Mbits). In this case, it is recommended to use one 32-bit memory device which embeds four internal banks." name="_2_BANKS_LPDDR1" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NB">
        <value caption="4-bank memory devices" name="_4_BANKS" value="0"/>
        <value caption="8 banks. Only possible when using the DDR2-SDRAM and low-power DDR2-SDRAM and DDR3-SDRAM and low-power DDR3-SDRAM devices." name="_8_BANKS" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NDQS">
        <value caption="Not DQS is enabled" name="ENABLED" value="0"/>
        <value caption="Not DQS is disabled" name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DECOD">
        <value caption="Method for address mapping where banks alternate at each last DDR-SDRAM page of the current bank." name="SEQUENTIAL" value="0"/>
        <value caption="Method for address mapping where banks alternate at each SDRAM end page of the current bank." name="INTERLEAVED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__UNAL">
        <value caption="Unaligned access is not supported." name="UNSUPPORTED" value="0"/>
        <value caption="Unaligned access is supported." name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__LPCB">
        <value caption="Low-power feature is inhibited. No Power-down, Self-refresh and Deep-power modes are issued to the DDR-SDRAM device." name="NOLOWPOWER" value="0x0"/>
        <value caption="The MPDDRC issues a self-refresh command to the DDR-SDRAM device, the clock(s) is/are deactivated and the CKE signal is set low. The DDR-SDRAM device leaves the Self-refresh mode when accessed and reenters it after the access." name="SELFREFRESH" value="0x1"/>
        <value caption="The MPDDRC issues a Power-down command to the DDR-SDRAM device after each access, the CKE signal is set low. The DDR-SDRAM device leaves the Power-down mode when accessed and reenters it after the access." name="POWERDOWN" value="0x2"/>
        <value caption="The MPDDRC issues a Deep Power-down command to the low-power DDR-SDRAM device." name="DEEPPOWERDOWN" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__CLK_FR">
        <value caption="Clock(s) is/are not frozen." name="DISABLED" value="0"/>
        <value caption="Clock(s) is/are frozen." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__LPDDR2_LPDDR3_PWOFF">
        <value caption="No power-off sequence applied to LPDDR2/LPDDR3." name="DISABLED" value="0"/>
        <value caption="A power-off sequence is applied to the LPDDR2/LPDDR3 device. CKE is forced low." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__TIMEOUT">
        <value caption="SDRAM Low-power mode is activated immediately after the end of the last transfer." name="NONE" value="0x0"/>
        <value caption="SDRAM Low-power mode is activated 64 clock cycles after the end of the last transfer." name="DELAY_64_CLK" value="0x1"/>
        <value caption="SDRAM Low-power mode is activated 128 clock cycles after the end of the last transfer." name="DELAY_128_CLK" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__APDE">
        <value caption="Fast Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." name="DDR2_FAST_EXIT" value="0"/>
        <value caption="Slow Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." name="DDR2_SLOW_EXIT" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__UPD_MR">
        <value caption="Update of Load Mode and Extended Mode registers is disabled." name="NO_UPDATE" value="0x0"/>
        <value caption="MPDDRC shares an external bus. Automatic update is done during a refresh command and a pending read or write access in the SDRAM device." name="UPDATE_SHAREDBUS" value="0x1"/>
        <value caption="MPDDRC does not share an external bus. Automatic update is done before entering Self-refresh mode." name="UPDATE_NOSHAREDBUS" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__MD">
        <value caption="Low-power DDR1-SDRAM" name="LPDDR_SDRAM" value="0x3"/>
        <value caption="DDR3-SDRAM" name="DDR3_SDRAM" value="0x4"/>
        <value caption="Low-power DDR3-SDRAM" name="LPDDR3_SDRAM" value="0x5"/>
        <value caption="DDR2-SDRAM" name="DDR2_SDRAM" value="0x6"/>
        <value caption="Low-power DDR2-SDRAM" name="LPDDR2_SDRAM" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__DBW">
        <value caption="Data bus width is 32 bits" name="DBW_32_BITS" value="0"/>
        <value caption="Data bus width is 16 bits." name="DBW_16_BITS" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__WL">
        <value caption="Write Latency Set A" name="WL_SETA" value="0"/>
        <value caption="Write Latency Set B" name="WL_SETB" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__RL3">
        <value caption="Read latency of 3 is supported" name="RL3_SUPPORT" value="0"/>
        <value caption="Read latency 0f 3 is not supported" name="RL3_NOT_SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__TYPE">
        <value caption="4n prefetch architecture" name="S4_SDRAM" value="0x0"/>
        <value caption="2n prefetch architecture" name="S2_SDRAM" value="0x1"/>
        <value caption="Non-volatile device" name="NVM" value="0x2"/>
        <value caption="8n prefetch architecture" name="S8_SDRAM" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__DENSITY">
        <value caption="The device density is 64 Mbits." name="DENSITY_64MBITS" value="0x0"/>
        <value caption="The device density is 128 Mbits." name="DENSITY_128MBITS" value="0x1"/>
        <value caption="The device density is 256 Mbits." name="DENSITY_256MBITS" value="0x2"/>
        <value caption="The device density is 512 Mbits." name="DENSITY_512MBITS" value="0x3"/>
        <value caption="The device density is 1 Gbit." name="DENSITY_1GBITS" value="0x4"/>
        <value caption="The device density is 2 Gbits." name="DENSITY_2GBITS" value="0x5"/>
        <value caption="The device density is 4 Gbits." name="DENSITY_4GBITS" value="0x6"/>
        <value caption="The device density is 8 Gbits." name="DENSITY_8GBITS" value="0x7"/>
        <value caption="The device density is 16 Gbits." name="DENSITY_16GBITS" value="0x8"/>
        <value caption="The device density is 32 Gbits." name="DENSITY_32GBITS" value="0x9"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__IO_WIDTH">
        <value caption="The data bus width is 32 bits." name="WIDTH_32" value="0x0"/>
        <value caption="The data bus width is 16 bits." name="WIDTH_16" value="0x1"/>
        <value caption="The data bus width is 8 bits." name="WIDTH_8" value="0x2"/>
        <value caption="-" name="NOT_USED" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_IO_CALIBR__RDIV">
        <value caption="LP-DDR2 serial impedance line = 34.3 ohms,DDR2/LP-DDR1 serial impedance line: Not applicable" name="RZQ_34" value="0x1"/>
        <value caption="LP-DDR2 serial impedance line = 40 ohms,LP-DDR3 serial impedance line = 38 ohms,DDR3 serial impedance line = 37 ohms,DDR2/LP-DDR1 serial impedance line = 35 ohms" name="RZQ_40_RZQ_38_RZQ_37_RZQ_35" value="0x2"/>
        <value caption="LP-DDR2 serial impedance line = 48 ohms,LP-DDR3 serial impedance line = 46 ohms,DDR3 serial impedance line = 44 ohms,DDR2/LP-DDR1 serial impedance line = 43 ohms" name="RZQ_48_RZQ_46_RZQ_44_RZQ_43" value="0x3"/>
        <value caption="LP-DDR2 serial impedance line = 60 ohms,LP-DDR3 serial impedance line = 57 ohms,DDR3 serial impedance line = 55 ohms,DDR2/LP-DDR1 serial impedance line = 52 ohms" name="RZQ_60_RZQ_57_RZQ_55_RZQ_52" value="0x4"/>
        <value caption="LP-DDR2 serial impedance line = 80 ohms,LP-DDR3 serial impedance line = 77 ohms,DDR3 serial impedance line = 73 ohms,DDR2/LP-DDR1 serial impedance line = 70 ohms" name="RZQ_80_RZQ_77_RZQ_73_RZQ_70" value="0x6"/>
        <value caption="LP-DDR2 serial impedance line = 120 ohms,LP-DDR3 serial impedance line = 115 ohms,DDR3 serial impedance line = 110 ohms,DDR2/LP-DDR1 serial impedance line = 105 ohms" name="RZQ_120_RZQ_115_RZQ_110_RZQ_105" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_IO_CALIBR__EN_CALIB">
        <value caption="Calibration is disabled." name="DISABLE_CALIBRATION" value="0"/>
        <value caption="Calibration is enabled." name="ENABLE_CALIBRATION" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CONF_ARBITER__ARB">
        <value caption="Round Robin" name="ROUND" value="0x0"/>
        <value caption="Request Policy" name="NB_REQUEST" value="0x1"/>
        <value caption="Bandwidth Policy" name="BANDWIDTH" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING">
        <value caption="Initial sampling point." name="NO_SHIFT" value="0x0"/>
        <value caption="Sampling point is shifted by one cycle." name="SHIFT_ONE_CYCLE" value="0x1"/>
        <value caption="Sampling point is shifted by two cycles." name="SHIFT_TWO_CYCLES" value="0x2"/>
        <value caption="Sampling point is shifted by three cycles, unique for LPDDR2 and DDR3 and LPDDR3.Not applicable for DDR2 and LPDDR1 devices." name="SHIFT_THREE_CYCLES" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MCFGR__READ_WRITE">
        <value caption="Read and Write accesses are triggered." name="TRIG_RD_WR" value="0x0"/>
        <value caption="Only Write accesses are triggered." name="TRIG_WR" value="0x1"/>
        <value caption="Only Read accesses are triggered." name="TRIG_RD" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MCFGR__INFO">
        <value caption="Information concerning the transfer with the longest waiting time" name="MAX_WAIT" value="0x0"/>
        <value caption="Number of transfers on the port" name="NB_TRANSFERS" value="0x1"/>
        <value caption="Total latency on the port" name="TOTAL_LATENCY" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO0__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO0__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO1__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO1__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO2__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO2__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO3__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO3__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO4__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO4__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO5__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO5__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO6__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO6__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO7__BURST">
        <value caption="Single transfer" name="SINGLE" value="0x0"/>
        <value caption="Incrementing burst of unspecified length" name="INCR" value="0x1"/>
        <value caption="4-beat wrapping burst" name="WRAP4" value="0x2"/>
        <value caption="4-beat incrementing burst" name="INCR4" value="0x3"/>
        <value caption="8-beat wrapping burst" name="WRAP8" value="0x4"/>
        <value caption="8-beat incrementing burst" name="INCR8" value="0x5"/>
        <value caption="16-beat wrapping burst" name="WRAP16" value="0x6"/>
        <value caption="16-beat incrementing burst" name="INCR16" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MINFO7__SIZE">
        <value caption="Byte transfer" name="_8BITS" value="0x0"/>
        <value caption="Halfword transfer" name="_16BITS" value="0x1"/>
        <value caption="Word transfer" name="_32BITS" value="0x2"/>
        <value caption="Dword transfer" name="_64BITS" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x444452"/>
      </value-group>
    </module>
    <module caption="Pulse Density Modulation Interface Controller" name="PDMIC" version="11237F">
      <register-group name="PDMIC">
        <register caption="Control Register" name="PDMIC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Enable PDM" mask="0x00000010" name="ENPDM"/>
        </register>
        <register caption="Mode Register" name="PDMIC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Prescaler Rate Selection" mask="0x00007F00" name="PRESCAL"/>
        </register>
        <register caption="Converted Data Register" name="PDMIC_CDR" offset="0x14" rw="R" size="4">
          <bitfield caption="Data Converted" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Interrupt Enable Register" name="PDMIC_IER" offset="0x18" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="PDMIC_IDR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="PDMIC_IMR" offset="0x20" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="Interrupt Status Register" name="PDMIC_ISR" offset="0x24" rw="R" size="4">
          <bitfield caption="FIFO Count" mask="0x00FF0000" name="FIFOCNT"/>
          <bitfield caption="Data Ready (cleared by reading PDMIC_CDR)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x02000000" name="OVRE"/>
        </register>
        <register caption="DSP Configuration Register 0" name="PDMIC_DSPR0" offset="0x58" rw="RW" size="4">
          <bitfield caption="High-Pass Filter Bypass" mask="0x00000002" name="HPFBYP"/>
          <bitfield caption="SINCC Filter Bypass" mask="0x00000004" name="SINBYP"/>
          <bitfield caption="Data Size" mask="0x00000008" name="SIZE"/>
          <bitfield caption="Oversampling Ratio" mask="0x00000070" name="OSR" values="PDMIC_DSPR0__OSR"/>
          <bitfield caption="Data Scale" mask="0x00000F00" name="SCALE"/>
          <bitfield caption="Data Shift" mask="0x0000F000" name="SHIFT"/>
        </register>
        <register caption="DSP Configuration Register 1" name="PDMIC_DSPR1" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Gain Correction" mask="0x00007FFF" name="DGAIN"/>
          <bitfield caption="Offset Correction" mask="0xFFFF0000" name="OFFSET"/>
        </register>
        <register caption="Write Protection Mode Register" name="PDMIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PDMIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PDMIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="PDMIC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="PDMIC_DSPR0__OSR">
        <value caption="Oversampling ratio is 128" name="_128" value="0"/>
        <value caption="Oversampling ratio is 64" name="_64" value="1"/>
      </value-group>
      <value-group caption="" name="PDMIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module caption="Parallel Input/Output Controller" name="PIO" version="11264D">
      <register-group name="PIO">
        <register caption="PIO Mask Register (io_group = 0)" name="PIO_MSKR0" offset="0x0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR0__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR0__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR0__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR0__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR0__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR0__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR0__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR0__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR0__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR0__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR0__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR0__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR0__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR0__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR0__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR0__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR0__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR0__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR0__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR0__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR0__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR0__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR0__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR0__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR0__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR0__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR0__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR0__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR0__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR0__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR0__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR0__MSK31"/>
        </register>
        <register caption="PIO Configuration Register (io_group = 0)" name="PIO_CFGR0" offset="0x4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR0__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR0__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR0__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR0__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR0__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR0__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR0__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR0__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="PIO_CFGR0__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR0__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="PIO_CFGR0__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="PIO_CFGR0__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register (io_group = 0)" name="PIO_PDSR0" offset="0x8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register (io_group = 0)" name="PIO_LOCKSR0" offset="0xC" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register (io_group = 0)" name="PIO_SODR0" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register (io_group = 0)" name="PIO_CODR0" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register (io_group = 0)" name="PIO_ODSR0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register (io_group = 0)" name="PIO_IER0" offset="0x20" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register (io_group = 0)" name="PIO_IDR0" offset="0x24" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register (io_group = 0)" name="PIO_IMR0" offset="0x28" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register (io_group = 0)" name="PIO_ISR0" offset="0x2C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Register (io_group = 0)" name="PIO_IOFR0" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR0__FRZKEY"/>
        </register>
        <register caption="PIO Mask Register (io_group = 1)" name="PIO_MSKR1" offset="0x40" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR1__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR1__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR1__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR1__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR1__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR1__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR1__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR1__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR1__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR1__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR1__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR1__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR1__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR1__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR1__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR1__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR1__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR1__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR1__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR1__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR1__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR1__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR1__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR1__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR1__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR1__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR1__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR1__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR1__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR1__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR1__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR1__MSK31"/>
        </register>
        <register caption="PIO Configuration Register (io_group = 1)" name="PIO_CFGR1" offset="0x44" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR1__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR1__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR1__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR1__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR1__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR1__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR1__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR1__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="PIO_CFGR1__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR1__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="PIO_CFGR1__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="PIO_CFGR1__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register (io_group = 1)" name="PIO_PDSR1" offset="0x48" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register (io_group = 1)" name="PIO_LOCKSR1" offset="0x4C" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register (io_group = 1)" name="PIO_SODR1" offset="0x50" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register (io_group = 1)" name="PIO_CODR1" offset="0x54" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register (io_group = 1)" name="PIO_ODSR1" offset="0x58" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register (io_group = 1)" name="PIO_IER1" offset="0x60" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register (io_group = 1)" name="PIO_IDR1" offset="0x64" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register (io_group = 1)" name="PIO_IMR1" offset="0x68" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register (io_group = 1)" name="PIO_ISR1" offset="0x6C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Register (io_group = 1)" name="PIO_IOFR1" offset="0x7C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR1__FRZKEY"/>
        </register>
        <register caption="PIO Mask Register (io_group = 2)" name="PIO_MSKR2" offset="0x80" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR2__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR2__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR2__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR2__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR2__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR2__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR2__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR2__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR2__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR2__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR2__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR2__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR2__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR2__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR2__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR2__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR2__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR2__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR2__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR2__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR2__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR2__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR2__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR2__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR2__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR2__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR2__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR2__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR2__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR2__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR2__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR2__MSK31"/>
        </register>
        <register caption="PIO Configuration Register (io_group = 2)" name="PIO_CFGR2" offset="0x84" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR2__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR2__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR2__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR2__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR2__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR2__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR2__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR2__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="PIO_CFGR2__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR2__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="PIO_CFGR2__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="PIO_CFGR2__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register (io_group = 2)" name="PIO_PDSR2" offset="0x88" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register (io_group = 2)" name="PIO_LOCKSR2" offset="0x8C" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register (io_group = 2)" name="PIO_SODR2" offset="0x90" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register (io_group = 2)" name="PIO_CODR2" offset="0x94" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register (io_group = 2)" name="PIO_ODSR2" offset="0x98" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register (io_group = 2)" name="PIO_IER2" offset="0xA0" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register (io_group = 2)" name="PIO_IDR2" offset="0xA4" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register (io_group = 2)" name="PIO_IMR2" offset="0xA8" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register (io_group = 2)" name="PIO_ISR2" offset="0xAC" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Register (io_group = 2)" name="PIO_IOFR2" offset="0xBC" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR2__FRZKEY"/>
        </register>
        <register caption="PIO Mask Register (io_group = 3)" name="PIO_MSKR3" offset="0xC0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR3__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR3__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR3__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR3__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR3__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR3__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR3__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR3__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR3__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR3__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR3__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR3__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR3__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR3__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR3__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR3__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR3__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR3__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR3__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR3__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR3__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR3__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR3__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR3__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR3__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR3__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR3__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR3__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR3__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR3__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR3__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR3__MSK31"/>
        </register>
        <register caption="PIO Configuration Register (io_group = 3)" name="PIO_CFGR3" offset="0xC4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR3__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR3__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR3__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR3__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR3__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR3__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR3__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR3__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00030000" name="DRVSTR" values="PIO_CFGR3__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR3__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="PIO_CFGR3__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="PIO_CFGR3__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register (io_group = 3)" name="PIO_PDSR3" offset="0xC8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register (io_group = 3)" name="PIO_LOCKSR3" offset="0xCC" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register (io_group = 3)" name="PIO_SODR3" offset="0xD0" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register (io_group = 3)" name="PIO_CODR3" offset="0xD4" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register (io_group = 3)" name="PIO_ODSR3" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register (io_group = 3)" name="PIO_IER3" offset="0xE0" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register (io_group = 3)" name="PIO_IDR3" offset="0xE4" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register (io_group = 3)" name="PIO_IMR3" offset="0xE8" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register (io_group = 3)" name="PIO_ISR3" offset="0xEC" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Register (io_group = 3)" name="PIO_IOFR3" offset="0xFC" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR3__FRZKEY"/>
        </register>
        <register caption="PIO Write Protection Mode Register" name="PIO_WPMR" offset="0x5E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="PIO Write Protection Status Register" name="PIO_WPSR" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="PIO_VERSION" offset="0x5FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="Secure PIO Mask Register (io_group = 0)" name="S_PIO_MSKR0" offset="0x1000" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="S_PIO_MSKR0__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="S_PIO_MSKR0__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="S_PIO_MSKR0__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="S_PIO_MSKR0__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="S_PIO_MSKR0__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="S_PIO_MSKR0__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="S_PIO_MSKR0__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="S_PIO_MSKR0__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="S_PIO_MSKR0__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="S_PIO_MSKR0__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="S_PIO_MSKR0__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="S_PIO_MSKR0__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="S_PIO_MSKR0__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="S_PIO_MSKR0__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="S_PIO_MSKR0__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="S_PIO_MSKR0__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="S_PIO_MSKR0__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="S_PIO_MSKR0__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="S_PIO_MSKR0__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="S_PIO_MSKR0__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="S_PIO_MSKR0__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="S_PIO_MSKR0__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="S_PIO_MSKR0__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="S_PIO_MSKR0__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="S_PIO_MSKR0__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="S_PIO_MSKR0__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="S_PIO_MSKR0__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="S_PIO_MSKR0__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="S_PIO_MSKR0__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="S_PIO_MSKR0__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="S_PIO_MSKR0__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="S_PIO_MSKR0__MSK31"/>
        </register>
        <register caption="Secure PIO Configuration Register (io_group = 0)" name="S_PIO_CFGR0" offset="0x1004" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="S_PIO_CFGR0__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="S_PIO_CFGR0__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="S_PIO_CFGR0__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="S_PIO_CFGR0__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="S_PIO_CFGR0__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="S_PIO_CFGR0__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="S_PIO_CFGR0__SCHMITT"/>
          <bitfield mask="0x00030000" name="DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="S_PIO_CFGR0__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="S_PIO_CFGR0__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="S_PIO_CFGR0__ICFS"/>
        </register>
        <register caption="Secure PIO Pin Data Status Register (io_group = 0)" name="S_PIO_PDSR0" offset="0x1008" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Lock Status Register (io_group = 0)" name="S_PIO_LOCKSR0" offset="0x100C" rw="R" size="4"/>
        <register caption="Secure PIO Set Output Data Register (io_group = 0)" name="S_PIO_SODR0" offset="0x1010" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Clear Output Data Register (io_group = 0)" name="S_PIO_CODR0" offset="0x1014" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Output Data Status Register (io_group = 0)" name="S_PIO_ODSR0" offset="0x1018" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Enable Register (io_group = 0)" name="S_PIO_IER0" offset="0x1020" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Disable Register (io_group = 0)" name="S_PIO_IDR0" offset="0x1024" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Mask Register (io_group = 0)" name="S_PIO_IMR0" offset="0x1028" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Status Register (io_group = 0)" name="S_PIO_ISR0" offset="0x102C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Non-Secure Register (io_group = 0)" name="S_PIO_SIONR0" offset="0x1030" rw="W" size="4">
          <bitfield caption="Set I/O Non-Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Secure Register (io_group = 0)" name="S_PIO_SIOSR0" offset="0x1034" rw="W" size="4">
          <bitfield caption="Set I/O Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO I/O Security Status Register (io_group = 0)" name="S_PIO_IOSSR0" offset="0x1038" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="S_PIO_IOSSR0__P0"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="S_PIO_IOSSR0__P1"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="S_PIO_IOSSR0__P2"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="S_PIO_IOSSR0__P3"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="S_PIO_IOSSR0__P4"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="S_PIO_IOSSR0__P5"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="S_PIO_IOSSR0__P6"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="S_PIO_IOSSR0__P7"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="S_PIO_IOSSR0__P8"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="S_PIO_IOSSR0__P9"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="S_PIO_IOSSR0__P10"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="S_PIO_IOSSR0__P11"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="S_PIO_IOSSR0__P12"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="S_PIO_IOSSR0__P13"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="S_PIO_IOSSR0__P14"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="S_PIO_IOSSR0__P15"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="S_PIO_IOSSR0__P16"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="S_PIO_IOSSR0__P17"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="S_PIO_IOSSR0__P18"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="S_PIO_IOSSR0__P19"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="S_PIO_IOSSR0__P20"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="S_PIO_IOSSR0__P21"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="S_PIO_IOSSR0__P22"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="S_PIO_IOSSR0__P23"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="S_PIO_IOSSR0__P24"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="S_PIO_IOSSR0__P25"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="S_PIO_IOSSR0__P26"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="S_PIO_IOSSR0__P27"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="S_PIO_IOSSR0__P28"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="S_PIO_IOSSR0__P29"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="S_PIO_IOSSR0__P30"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="S_PIO_IOSSR0__P31"/>
        </register>
        <register caption="Secure PIO I/O Freeze Register (io_group = 0)" name="S_PIO_IOFR0" offset="0x103C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="S_PIO_IOFR0__FRZKEY"/>
        </register>
        <register caption="Secure PIO Mask Register (io_group = 1)" name="S_PIO_MSKR1" offset="0x1040" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="S_PIO_MSKR1__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="S_PIO_MSKR1__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="S_PIO_MSKR1__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="S_PIO_MSKR1__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="S_PIO_MSKR1__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="S_PIO_MSKR1__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="S_PIO_MSKR1__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="S_PIO_MSKR1__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="S_PIO_MSKR1__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="S_PIO_MSKR1__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="S_PIO_MSKR1__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="S_PIO_MSKR1__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="S_PIO_MSKR1__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="S_PIO_MSKR1__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="S_PIO_MSKR1__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="S_PIO_MSKR1__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="S_PIO_MSKR1__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="S_PIO_MSKR1__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="S_PIO_MSKR1__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="S_PIO_MSKR1__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="S_PIO_MSKR1__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="S_PIO_MSKR1__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="S_PIO_MSKR1__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="S_PIO_MSKR1__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="S_PIO_MSKR1__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="S_PIO_MSKR1__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="S_PIO_MSKR1__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="S_PIO_MSKR1__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="S_PIO_MSKR1__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="S_PIO_MSKR1__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="S_PIO_MSKR1__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="S_PIO_MSKR1__MSK31"/>
        </register>
        <register caption="Secure PIO Configuration Register (io_group = 1)" name="S_PIO_CFGR1" offset="0x1044" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="S_PIO_CFGR1__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="S_PIO_CFGR1__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="S_PIO_CFGR1__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="S_PIO_CFGR1__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="S_PIO_CFGR1__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="S_PIO_CFGR1__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="S_PIO_CFGR1__SCHMITT"/>
          <bitfield mask="0x00030000" name="DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="S_PIO_CFGR1__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="S_PIO_CFGR1__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="S_PIO_CFGR1__ICFS"/>
        </register>
        <register caption="Secure PIO Pin Data Status Register (io_group = 1)" name="S_PIO_PDSR1" offset="0x1048" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Lock Status Register (io_group = 1)" name="S_PIO_LOCKSR1" offset="0x104C" rw="R" size="4"/>
        <register caption="Secure PIO Set Output Data Register (io_group = 1)" name="S_PIO_SODR1" offset="0x1050" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Clear Output Data Register (io_group = 1)" name="S_PIO_CODR1" offset="0x1054" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Output Data Status Register (io_group = 1)" name="S_PIO_ODSR1" offset="0x1058" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Enable Register (io_group = 1)" name="S_PIO_IER1" offset="0x1060" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Disable Register (io_group = 1)" name="S_PIO_IDR1" offset="0x1064" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Mask Register (io_group = 1)" name="S_PIO_IMR1" offset="0x1068" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Status Register (io_group = 1)" name="S_PIO_ISR1" offset="0x106C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Non-Secure Register (io_group = 1)" name="S_PIO_SIONR1" offset="0x1070" rw="W" size="4">
          <bitfield caption="Set I/O Non-Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Secure Register (io_group = 1)" name="S_PIO_SIOSR1" offset="0x1074" rw="W" size="4">
          <bitfield caption="Set I/O Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO I/O Security Status Register (io_group = 1)" name="S_PIO_IOSSR1" offset="0x1078" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="S_PIO_IOSSR1__P0"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="S_PIO_IOSSR1__P1"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="S_PIO_IOSSR1__P2"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="S_PIO_IOSSR1__P3"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="S_PIO_IOSSR1__P4"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="S_PIO_IOSSR1__P5"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="S_PIO_IOSSR1__P6"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="S_PIO_IOSSR1__P7"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="S_PIO_IOSSR1__P8"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="S_PIO_IOSSR1__P9"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="S_PIO_IOSSR1__P10"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="S_PIO_IOSSR1__P11"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="S_PIO_IOSSR1__P12"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="S_PIO_IOSSR1__P13"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="S_PIO_IOSSR1__P14"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="S_PIO_IOSSR1__P15"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="S_PIO_IOSSR1__P16"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="S_PIO_IOSSR1__P17"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="S_PIO_IOSSR1__P18"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="S_PIO_IOSSR1__P19"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="S_PIO_IOSSR1__P20"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="S_PIO_IOSSR1__P21"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="S_PIO_IOSSR1__P22"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="S_PIO_IOSSR1__P23"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="S_PIO_IOSSR1__P24"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="S_PIO_IOSSR1__P25"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="S_PIO_IOSSR1__P26"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="S_PIO_IOSSR1__P27"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="S_PIO_IOSSR1__P28"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="S_PIO_IOSSR1__P29"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="S_PIO_IOSSR1__P30"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="S_PIO_IOSSR1__P31"/>
        </register>
        <register caption="Secure PIO I/O Freeze Register (io_group = 1)" name="S_PIO_IOFR1" offset="0x107C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="S_PIO_IOFR1__FRZKEY"/>
        </register>
        <register caption="Secure PIO Mask Register (io_group = 2)" name="S_PIO_MSKR2" offset="0x1080" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="S_PIO_MSKR2__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="S_PIO_MSKR2__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="S_PIO_MSKR2__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="S_PIO_MSKR2__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="S_PIO_MSKR2__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="S_PIO_MSKR2__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="S_PIO_MSKR2__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="S_PIO_MSKR2__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="S_PIO_MSKR2__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="S_PIO_MSKR2__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="S_PIO_MSKR2__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="S_PIO_MSKR2__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="S_PIO_MSKR2__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="S_PIO_MSKR2__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="S_PIO_MSKR2__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="S_PIO_MSKR2__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="S_PIO_MSKR2__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="S_PIO_MSKR2__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="S_PIO_MSKR2__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="S_PIO_MSKR2__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="S_PIO_MSKR2__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="S_PIO_MSKR2__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="S_PIO_MSKR2__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="S_PIO_MSKR2__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="S_PIO_MSKR2__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="S_PIO_MSKR2__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="S_PIO_MSKR2__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="S_PIO_MSKR2__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="S_PIO_MSKR2__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="S_PIO_MSKR2__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="S_PIO_MSKR2__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="S_PIO_MSKR2__MSK31"/>
        </register>
        <register caption="Secure PIO Configuration Register (io_group = 2)" name="S_PIO_CFGR2" offset="0x1084" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="S_PIO_CFGR2__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="S_PIO_CFGR2__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="S_PIO_CFGR2__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="S_PIO_CFGR2__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="S_PIO_CFGR2__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="S_PIO_CFGR2__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="S_PIO_CFGR2__SCHMITT"/>
          <bitfield mask="0x00030000" name="DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="S_PIO_CFGR2__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="S_PIO_CFGR2__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="S_PIO_CFGR2__ICFS"/>
        </register>
        <register caption="Secure PIO Pin Data Status Register (io_group = 2)" name="S_PIO_PDSR2" offset="0x1088" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Lock Status Register (io_group = 2)" name="S_PIO_LOCKSR2" offset="0x108C" rw="R" size="4"/>
        <register caption="Secure PIO Set Output Data Register (io_group = 2)" name="S_PIO_SODR2" offset="0x1090" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Clear Output Data Register (io_group = 2)" name="S_PIO_CODR2" offset="0x1094" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Output Data Status Register (io_group = 2)" name="S_PIO_ODSR2" offset="0x1098" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Enable Register (io_group = 2)" name="S_PIO_IER2" offset="0x10A0" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Disable Register (io_group = 2)" name="S_PIO_IDR2" offset="0x10A4" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Mask Register (io_group = 2)" name="S_PIO_IMR2" offset="0x10A8" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Status Register (io_group = 2)" name="S_PIO_ISR2" offset="0x10AC" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Non-Secure Register (io_group = 2)" name="S_PIO_SIONR2" offset="0x10B0" rw="W" size="4">
          <bitfield caption="Set I/O Non-Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Secure Register (io_group = 2)" name="S_PIO_SIOSR2" offset="0x10B4" rw="W" size="4">
          <bitfield caption="Set I/O Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO I/O Security Status Register (io_group = 2)" name="S_PIO_IOSSR2" offset="0x10B8" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="S_PIO_IOSSR2__P0"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="S_PIO_IOSSR2__P1"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="S_PIO_IOSSR2__P2"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="S_PIO_IOSSR2__P3"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="S_PIO_IOSSR2__P4"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="S_PIO_IOSSR2__P5"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="S_PIO_IOSSR2__P6"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="S_PIO_IOSSR2__P7"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="S_PIO_IOSSR2__P8"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="S_PIO_IOSSR2__P9"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="S_PIO_IOSSR2__P10"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="S_PIO_IOSSR2__P11"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="S_PIO_IOSSR2__P12"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="S_PIO_IOSSR2__P13"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="S_PIO_IOSSR2__P14"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="S_PIO_IOSSR2__P15"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="S_PIO_IOSSR2__P16"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="S_PIO_IOSSR2__P17"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="S_PIO_IOSSR2__P18"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="S_PIO_IOSSR2__P19"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="S_PIO_IOSSR2__P20"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="S_PIO_IOSSR2__P21"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="S_PIO_IOSSR2__P22"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="S_PIO_IOSSR2__P23"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="S_PIO_IOSSR2__P24"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="S_PIO_IOSSR2__P25"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="S_PIO_IOSSR2__P26"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="S_PIO_IOSSR2__P27"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="S_PIO_IOSSR2__P28"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="S_PIO_IOSSR2__P29"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="S_PIO_IOSSR2__P30"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="S_PIO_IOSSR2__P31"/>
        </register>
        <register caption="Secure PIO I/O Freeze Register (io_group = 2)" name="S_PIO_IOFR2" offset="0x10BC" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="S_PIO_IOFR2__FRZKEY"/>
        </register>
        <register caption="Secure PIO Mask Register (io_group = 3)" name="S_PIO_MSKR3" offset="0x10C0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="S_PIO_MSKR3__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="S_PIO_MSKR3__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="S_PIO_MSKR3__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="S_PIO_MSKR3__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="S_PIO_MSKR3__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="S_PIO_MSKR3__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="S_PIO_MSKR3__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="S_PIO_MSKR3__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="S_PIO_MSKR3__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="S_PIO_MSKR3__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="S_PIO_MSKR3__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="S_PIO_MSKR3__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="S_PIO_MSKR3__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="S_PIO_MSKR3__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="S_PIO_MSKR3__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="S_PIO_MSKR3__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="S_PIO_MSKR3__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="S_PIO_MSKR3__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="S_PIO_MSKR3__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="S_PIO_MSKR3__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="S_PIO_MSKR3__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="S_PIO_MSKR3__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="S_PIO_MSKR3__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="S_PIO_MSKR3__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="S_PIO_MSKR3__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="S_PIO_MSKR3__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="S_PIO_MSKR3__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="S_PIO_MSKR3__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="S_PIO_MSKR3__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="S_PIO_MSKR3__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="S_PIO_MSKR3__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="S_PIO_MSKR3__MSK31"/>
        </register>
        <register caption="Secure PIO Configuration Register (io_group = 3)" name="S_PIO_CFGR3" offset="0x10C4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="S_PIO_CFGR3__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="S_PIO_CFGR3__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="S_PIO_CFGR3__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="S_PIO_CFGR3__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="S_PIO_CFGR3__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="S_PIO_CFGR3__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="S_PIO_CFGR3__SCHMITT"/>
          <bitfield mask="0x00030000" name="DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="S_PIO_CFGR3__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status" mask="0x20000000" name="PCFS" values="S_PIO_CFGR3__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status" mask="0x40000000" name="ICFS" values="S_PIO_CFGR3__ICFS"/>
        </register>
        <register caption="Secure PIO Pin Data Status Register (io_group = 3)" name="S_PIO_PDSR3" offset="0x10C8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Lock Status Register (io_group = 3)" name="S_PIO_LOCKSR3" offset="0x10CC" rw="R" size="4"/>
        <register caption="Secure PIO Set Output Data Register (io_group = 3)" name="S_PIO_SODR3" offset="0x10D0" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Clear Output Data Register (io_group = 3)" name="S_PIO_CODR3" offset="0x10D4" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Output Data Status Register (io_group = 3)" name="S_PIO_ODSR3" offset="0x10D8" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Enable Register (io_group = 3)" name="S_PIO_IER3" offset="0x10E0" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Disable Register (io_group = 3)" name="S_PIO_IDR3" offset="0x10E4" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Mask Register (io_group = 3)" name="S_PIO_IMR3" offset="0x10E8" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Interrupt Status Register (io_group = 3)" name="S_PIO_ISR3" offset="0x10EC" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Non-Secure Register (io_group = 3)" name="S_PIO_SIONR3" offset="0x10F0" rw="W" size="4">
          <bitfield caption="Set I/O Non-Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Non-Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO Set I/O Secure Register (io_group = 3)" name="S_PIO_SIOSR3" offset="0x10F4" rw="W" size="4">
          <bitfield caption="Set I/O Secure" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O Secure" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O Secure" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O Secure" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O Secure" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O Secure" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O Secure" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O Secure" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O Secure" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O Secure" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O Secure" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O Secure" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O Secure" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O Secure" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O Secure" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O Secure" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O Secure" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O Secure" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O Secure" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O Secure" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O Secure" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O Secure" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O Secure" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O Secure" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O Secure" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O Secure" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O Secure" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O Secure" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O Secure" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O Secure" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O Secure" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O Secure" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Secure PIO I/O Security Status Register (io_group = 3)" name="S_PIO_IOSSR3" offset="0x10F8" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="S_PIO_IOSSR3__P0"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="S_PIO_IOSSR3__P1"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="S_PIO_IOSSR3__P2"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="S_PIO_IOSSR3__P3"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="S_PIO_IOSSR3__P4"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="S_PIO_IOSSR3__P5"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="S_PIO_IOSSR3__P6"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="S_PIO_IOSSR3__P7"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="S_PIO_IOSSR3__P8"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="S_PIO_IOSSR3__P9"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="S_PIO_IOSSR3__P10"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="S_PIO_IOSSR3__P11"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="S_PIO_IOSSR3__P12"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="S_PIO_IOSSR3__P13"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="S_PIO_IOSSR3__P14"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="S_PIO_IOSSR3__P15"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="S_PIO_IOSSR3__P16"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="S_PIO_IOSSR3__P17"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="S_PIO_IOSSR3__P18"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="S_PIO_IOSSR3__P19"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="S_PIO_IOSSR3__P20"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="S_PIO_IOSSR3__P21"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="S_PIO_IOSSR3__P22"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="S_PIO_IOSSR3__P23"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="S_PIO_IOSSR3__P24"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="S_PIO_IOSSR3__P25"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="S_PIO_IOSSR3__P26"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="S_PIO_IOSSR3__P27"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="S_PIO_IOSSR3__P28"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="S_PIO_IOSSR3__P29"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="S_PIO_IOSSR3__P30"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="S_PIO_IOSSR3__P31"/>
        </register>
        <register caption="Secure PIO I/O Freeze Register (io_group = 3)" name="S_PIO_IOFR3" offset="0x10FC" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="S_PIO_IOFR3__FRZKEY"/>
        </register>
        <register caption="Secure PIO Slow Clock Divider Debouncing Register" name="S_PIO_SCDR" offset="0x1500" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Secure PIO Write Protection Mode Register" name="S_PIO_WPMR" offset="0x15E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="S_PIO_WPMR__WPKEY"/>
        </register>
        <register caption="Secure PIO Write Protection Status Register" name="S_PIO_WPSR" offset="0x15E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="PIO_MSKR0__MSK0">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK1">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK2">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK3">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK4">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK5">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK6">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK7">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK8">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK9">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK10">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK11">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK12">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK13">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK14">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK15">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK16">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK17">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK18">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK19">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK20">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK21">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK22">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK23">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK24">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK25">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK26">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK27">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK28">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK29">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK30">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR0__MSK31">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__DRVSTR">
        <value caption="High drive" name="HI" value="0x0"/>
        <value caption="Medium drive" name="ME" value="0x1"/>
        <value caption="Low drive" name="LO" value="0x2"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR0__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK0">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK1">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK2">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK3">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK4">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK5">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK6">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK7">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK8">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK9">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK10">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK11">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK12">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK13">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK14">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK15">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK16">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK17">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK18">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK19">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK20">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK21">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK22">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK23">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK24">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK25">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK26">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK27">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK28">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK29">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK30">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR1__MSK31">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__DRVSTR">
        <value caption="High drive" name="HI" value="0x0"/>
        <value caption="Medium drive" name="ME" value="0x1"/>
        <value caption="Low drive" name="LO" value="0x2"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR1__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_IOFR1__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK0">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK1">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK2">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK3">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK4">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK5">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK6">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK7">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK8">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK9">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK10">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK11">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK12">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK13">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK14">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK15">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK16">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK17">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK18">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK19">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK20">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK21">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK22">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK23">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK24">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK25">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK26">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK27">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK28">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK29">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK30">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR2__MSK31">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__DRVSTR">
        <value caption="High drive" name="HI" value="0x0"/>
        <value caption="Medium drive" name="ME" value="0x1"/>
        <value caption="Low drive" name="LO" value="0x2"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR2__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_IOFR2__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK0">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK1">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK2">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK3">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK4">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK5">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK6">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK7">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK8">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK9">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK10">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK11">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK12">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK13">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK14">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK15">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK16">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK17">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK18">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK19">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK20">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK21">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK22">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK23">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK24">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK25">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK26">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK27">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK28">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK29">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK30">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_MSKR3__MSK31">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__DRVSTR">
        <value caption="High drive" name="HI" value="0x0"/>
        <value caption="Medium drive" name="ME" value="0x1"/>
        <value caption="Low drive" name="LO" value="0x2"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_CFGR3__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="PIO_IOFR3__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK0">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK1">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK2">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK3">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK4">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK5">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK6">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK7">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK8">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK9">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK10">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK11">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK12">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK13">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK14">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK15">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK16">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK17">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK18">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK19">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK20">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK21">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK22">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK23">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK24">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK25">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK26">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK27">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK28">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK29">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK30">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR0__MSK31">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR0__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P0">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P1">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P2">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P3">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P4">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P5">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P6">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P7">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P8">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P9">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P10">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P11">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P12">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P13">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P14">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P15">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P16">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P17">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P18">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P19">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P20">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P21">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P22">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P23">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P24">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P25">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P26">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P27">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P28">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P29">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P30">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR0__P31">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK0">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK1">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK2">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK3">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK4">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK5">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK6">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK7">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK8">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK9">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK10">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK11">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK12">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK13">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK14">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK15">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK16">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK17">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK18">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK19">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK20">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK21">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK22">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK23">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK24">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK25">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK26">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK27">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK28">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK29">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK30">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR1__MSK31">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR1__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P0">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P1">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P2">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P3">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P4">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P5">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P6">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P7">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P8">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P9">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P10">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P11">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P12">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P13">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P14">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P15">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P16">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P17">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P18">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P19">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P20">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P21">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P22">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P23">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P24">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P25">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P26">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P27">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P28">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P29">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P30">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR1__P31">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOFR1__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK0">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK1">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK2">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK3">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK4">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK5">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK6">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK7">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK8">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK9">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK10">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK11">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK12">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK13">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK14">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK15">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK16">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK17">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK18">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK19">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK20">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK21">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK22">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK23">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK24">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK25">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK26">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK27">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK28">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK29">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK30">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR2__MSK31">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR2__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P0">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P1">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P2">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P3">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P4">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P5">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P6">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P7">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P8">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P9">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P10">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P11">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P12">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P13">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P14">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P15">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P16">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P17">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P18">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P19">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P20">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P21">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P22">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P23">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P24">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P25">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P26">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P27">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P28">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P29">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P30">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR2__P31">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOFR2__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK0">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK1">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK2">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK3">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK4">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK5">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK6">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK7">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK8">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK9">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK10">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK11">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK12">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK13">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK14">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK15">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK16">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK17">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK18">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK19">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK20">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK21">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK22">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK23">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK24">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK25">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK26">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK27">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK28">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK29">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK30">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_MSKR3__MSK31">
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0(1)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_CFGR3__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and can not be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P0">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P1">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P2">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P3">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P4">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P5">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P6">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P7">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P8">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P9">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P10">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P11">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P12">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P13">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P14">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P15">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P16">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P17">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P18">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P19">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P20">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P21">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P22">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P23">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P24">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P25">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P26">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P27">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P28">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P29">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P30">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOSSR3__P31">
        <value caption="The I/O line of the I/O group x is in Secure mode" name="SECURE" value="0"/>
        <value caption="Set the I/O line of the I/O group x in Non-Secure mode." name="NON_SECURE" value="1"/>
      </value-group>
      <value-group caption="" name="S_PIO_IOFR3__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="" name="S_PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
    </module>
    <module caption="Periodic Interval Timer" name="PIT" version="6079C">
      <register-group name="PIT">
        <register caption="Mode Register" name="PIT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Periodic Interval Value" mask="0x000FFFFF" name="PIV"/>
          <bitfield caption="Period Interval Timer Enabled" mask="0x01000000" name="PITEN"/>
          <bitfield caption="Periodic Interval Timer Interrupt Enable" mask="0x02000000" name="PITIEN"/>
        </register>
        <register caption="Status Register" name="PIT_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="Periodic Interval Timer Status" mask="0x00000001" name="PITS"/>
        </register>
        <register caption="Periodic Interval Value Register" name="PIT_PIVR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
        <register caption="Periodic Interval Image Register" name="PIT_PIIR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
      </register-group>
    </module>
    <module caption="Power Management Controller" name="PMC" version="11041P">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="DDR Clock Enable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="LCD2x Clock Enable" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host OHCI Clocks Enable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Enable" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="Processor Clock Disable" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Disable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="LCD2x Clock Disable" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host OHCI Clock Disable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Disable" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Processor Clock Status" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Status" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="LCD2x Clock Status" mask="0x00000008" name="LCDCK"/>
          <bitfield caption="USB Host Port Clock Status" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Port Clock Status" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
          <bitfield caption="ISC Clock Status" mask="0x00040000" name="ISCCK"/>
        </register>
        <register caption="UTMI Clock Register" name="CKGR_UCKR" offset="0x001C" rw="RW" size="4">
          <bitfield caption="UTMI PLL Enable" mask="0x00010000" name="UPLLEN"/>
          <bitfield caption="UTMI PLL Start-up Time" mask="0x00F00000" name="UPLLCOUNT"/>
          <bitfield caption="UTMI BIAS Enable" mask="0x01000000" name="BIASEN"/>
          <bitfield caption="UTMI BIAS Start-up Time" mask="0xF0000000" name="BIASCOUNT"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="8 to 24MHz Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="8 to 24MHz Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="12 MHz RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="8 to 24MHz Crystal Oscillator Startup Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Divider A" mask="0x000000FF" name="DIVA" values="CKGR_PLLAR__DIVA"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="PLLA Clock Frequency Range" mask="0x0003C000" name="OUTA"/>
          <bitfield caption="PLLA Multiplier" mask="0x01FC0000" name="MULA"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master/Processor Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Master/Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="Master Clock Division" mask="0x00000300" name="MDIV" values="PMC_MCKR__MDIV"/>
          <bitfield caption="PLLA Divisor by 2" mask="0x00001000" name="PLLADIV2"/>
        </register>
        <register caption="USB Clock Register" name="PMC_USB" offset="0x0038" rw="RW" size="4">
          <bitfield caption="USB OHCI Input Clock Selection" mask="0x00000001" name="USBS"/>
          <bitfield caption="Divider for USB OHCI Clock" mask="0x00000F00" name="USBDIV"/>
        </register>
        <register caption="Programmable Clock 0 Register 0" name="PMC_PCK0" offset="0x40" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Programmable Clock 0 Register 1" name="PMC_PCK1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Programmable Clock 0 Register 2" name="PMC_PCK2" offset="0x48" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4">
          <bitfield caption="8 to 24MHz Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4">
          <bitfield caption="8 to 24MHz Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Clock Source Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="8 to 24MHz Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UPLL Clock Status" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Slow Clock Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Generated Clocks Status" mask="0x01000000" name="GCKRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4">
          <bitfield caption="8 to 24MHz Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Main Oscillator Clock Source Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="PMC Fast Startup Mode Register" name="PMC_FSMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Enable 0" mask="0x00000001" name="FSTT0"/>
          <bitfield caption="Fast Startup Input Enable 1" mask="0x00000002" name="FSTT1"/>
          <bitfield caption="Fast Startup Input Enable 2" mask="0x00000004" name="FSTT2"/>
          <bitfield caption="Fast Startup Input Enable 3" mask="0x00000008" name="FSTT3"/>
          <bitfield caption="Fast Startup Input Enable 4" mask="0x00000010" name="FSTT4"/>
          <bitfield caption="Fast Startup Input Enable 5" mask="0x00000020" name="FSTT5"/>
          <bitfield caption="Fast Startup Input Enable 6" mask="0x00000040" name="FSTT6"/>
          <bitfield caption="Fast Startup Input Enable 7" mask="0x00000080" name="FSTT7"/>
          <bitfield caption="Fast Startup Input Enable 8" mask="0x00000100" name="FSTT8"/>
          <bitfield caption="Fast Startup Input Enable 9" mask="0x00000200" name="FSTT9"/>
          <bitfield caption="Fast Startup Input Enable 10" mask="0x00000400" name="FSTT10"/>
          <bitfield caption="Fast Startup Input Enable 11" mask="0x00000800" name="FSTT11"/>
          <bitfield caption="Fast Startup Input Enable 12" mask="0x00001000" name="FSTT12"/>
          <bitfield caption="Fast Startup Input Enable 13" mask="0x00002000" name="FSTT13"/>
          <bitfield caption="Fast Startup Input Enable 14" mask="0x00004000" name="FSTT14"/>
          <bitfield caption="Fast Startup Input Enable 15" mask="0x00008000" name="FSTT15"/>
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="USB Alarm Enable" mask="0x00040000" name="USBAL"/>
          <bitfield caption="Low-power Mode" mask="0x00100000" name="LPM"/>
          <bitfield caption="Lower-power Receiver Alarm" mask="0x01000000" name="RXLPAL"/>
          <bitfield caption="Analog Comparator Controller Alarm" mask="0x02000000" name="ACCAL"/>
        </register>
        <register caption="PMC Fast Startup Polarity Register" name="PMC_FSPR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000001" name="FSTP0"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000002" name="FSTP1"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000004" name="FSTP2"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000008" name="FSTP3"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000010" name="FSTP4"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000020" name="FSTP5"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000040" name="FSTP6"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000080" name="FSTP7"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000100" name="FSTP8"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000200" name="FSTP9"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000400" name="FSTP10"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00000800" name="FSTP11"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00001000" name="FSTP12"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00002000" name="FSTP13"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00004000" name="FSTP14"/>
          <bitfield caption="Fast Startup Input Polarityx" mask="0x00008000" name="FSTP15"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="PLL Charge Pump Current Register" name="PMC_PLLICPR" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Must Be Written to Zero" mask="0x00000003" name="ICP_PLLA"/>
          <bitfield caption="Engineering Configuration PLLA" mask="0x00000700" name="IPLL_PLLA"/>
          <bitfield caption="Charge Pump Current PLL UTMI" mask="0x00030000" name="ICP_PLLU"/>
          <bitfield caption="Voltage Control Output Current PLL UTMI" mask="0x03000000" name="IVCO_PLLU"/>
        </register>
        <register caption="Write ProtectIon Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="PMC_VERSION" offset="0x00FC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x010C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="GCK Clock Source Selection" mask="0x00000700" name="GCKCSS" values="PMC_PCR__GCKCSS"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Divisor Value" mask="0x00030000" name="DIV" values="PMC_PCR__DIV"/>
          <bitfield caption="Generated Clock Division Ratio" mask="0x0FF00000" name="GCKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="GCK Enable" mask="0x20000000" name="GCKEN"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x0110" rw="RW" size="4">
          <bitfield caption="12 MHz RC Oscillator Calibration Bits" mask="0x0000007F" name="CAL"/>
          <bitfield caption="Selection of RC Oscillator Calibration Bits" mask="0x00000080" name="SEL"/>
        </register>
        <register caption="SleepWalking Activity In Progress Register" name="PMC_SLPWK_AIPR" offset="0x0144" rw="R" size="4">
          <bitfield caption="Activity In Progress" mask="0x00000001" name="AIP"/>
        </register>
        <register caption="SleepWalking Control Register" name="PMC_SLPWKCR" offset="0x0148" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Activity Status Register" mask="0x00010000" name="ASR"/>
          <bitfield caption="SleepWalking Status Register" mask="0x10000000" name="SLPWKSR"/>
        </register>
        <register caption="Audio PLL Register 0" name="PMC_AUDIO_PLL0" offset="0x014C" rw="RW" size="4">
          <bitfield caption="PLL Enable" mask="0x00000001" name="PLLEN"/>
          <bitfield caption="Pad Clock Enable" mask="0x00000002" name="PADEN"/>
          <bitfield caption="PMC Clock Enable" mask="0x00000004" name="PMCEN"/>
          <bitfield caption="Audio PLL Reset" mask="0x00000008" name="RESETN"/>
          <bitfield caption="Loop Divider Ratio" mask="0x00007F00" name="ND"/>
          <bitfield caption="Output Divider Ratio for PMC Clock" mask="0x007F0000" name="QDPMC"/>
        </register>
        <register caption="Audio PLL Register 1" name="PMC_AUDIO_PLL1" offset="0x0150" rw="RW" size="4">
          <bitfield caption="Fractional Loop Divider Setting" mask="0x003FFFFF" name="FRACR"/>
          <bitfield caption="Output Divider Ratio for Pad Clock" mask="0x7F000000" name="QDAUDIO"/>
        </register>
      </register-group>
      <value-group caption="" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="" name="CKGR_PLLAR__DIVA">
        <value caption="Divider output is 0" name="_0" value="0"/>
        <value caption="Divider is bypassed" name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__MDIV">
        <value caption="Master Clock is Prescaler Output Clock divided by 1. WARNING: SysClk DDR and DDRCK are not available." name="EQ_PCK" value="0x0"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 2. SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV2" value="0x1"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 4. SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV4" value="0x2"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 3. SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="" name="PMC_PCR__GCKCSS">
        <value caption="Slow clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
        <value caption="Audio PLL clock is selected" name="AUDIO_CLK" value="0x5"/>
      </value-group>
      <value-group caption="" name="PMC_PCR__DIV">
        <value caption="Peripheral clock is MCK" name="PERIPH_DIV_MCK" value="0x0"/>
        <value caption="Peripheral clock is MCK/2" name="PERIPH_DIV2_MCK" value="0x1"/>
        <value caption="Peripheral clock is MCK/4" name="PERIPH_DIV4_MCK" value="0x2"/>
        <value caption="Peripheral clock is MCK/8" name="PERIPH_DIV8_MCK" value="0x3"/>
      </value-group>
    </module>
    <module caption="Pulse Width Modulation Controller" name="PWM" version="6343U">
      <register-group name="PWM">
        <register caption="PWM Clock Register" name="PWM_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWM_CLK__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWM_CLK__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWM_CLK__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWM_CLK__PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Enable Register 1" name="PWM_IER1" offset="0x10" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Enable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Disable Register 1" name="PWM_IDR1" offset="0x14" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Disable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Mask Register 1" name="PWM_IMR1" offset="0x18" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Mask" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Status Register 1" name="PWM_ISR1" offset="0x1C" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Sync Channels Mode Register" name="PWM_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channel 3" mask="0x00000008" name="SYNC3"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
          <bitfield caption="DMA Controller Transfer Request Mode" mask="0x00100000" name="PTRM"/>
          <bitfield caption="DMA Controller Transfer Request Comparison Selection" mask="0x00E00000" name="PTRCS"/>
        </register>
        <register caption="PWM DMA Register" name="PWM_DMAR" offset="0x24" rw="W" size="4">
          <bitfield caption="Duty-Cycle Holding Register for DMA Access" mask="0x00FFFFFF" name="DMADUTY"/>
        </register>
        <register caption="PWM Sync Channels Update Control Register" name="PWM_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWM Sync Channels Update Period Register" name="PWM_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWM Sync Channels Update Period Update Register" name="PWM_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWM Interrupt Enable Register 2" name="PWM_IER2" offset="0x34" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Disable Register 2" name="PWM_IDR2" offset="0x38" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Mask Register 2" name="PWM_IMR2" offset="0x3C" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Status Register 2" name="PWM_ISR2" offset="0x40" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Output Override Value Register" name="PWM_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 3" mask="0x00000008" name="OOVH3"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 3" mask="0x00080000" name="OOVL3"/>
        </register>
        <register caption="PWM Output Selection Register" name="PWM_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWMH output of the channel 3" mask="0x00000008" name="OSH3"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
          <bitfield caption="Output Selection for PWML output of the channel 3" mask="0x00080000" name="OSL3"/>
        </register>
        <register caption="PWM Output Selection Set Register" name="PWM_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSL3"/>
        </register>
        <register caption="PWM Output Selection Clear Register" name="PWM_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCL3"/>
        </register>
        <register caption="PWM Output Selection Set Update Register" name="PWM_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSUPH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSUPL3"/>
        </register>
        <register caption="PWM Output Selection Clear Update Register" name="PWM_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCUPH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCUPL3"/>
        </register>
        <register caption="PWM Fault Mode Register" name="PWM_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWM Fault Status Register" name="PWM_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWM Fault Clear Register" name="PWM_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWM Fault Protection Value Register 1" name="PWM_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 3" mask="0x00000008" name="FPVH3"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 3" mask="0x00080000" name="FPVL3"/>
        </register>
        <register caption="PWM Fault Protection Enable Register" name="PWM_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2" mask="0x00FF0000" name="FPE2"/>
          <bitfield caption="Fault Protection Enable for channel 3" mask="0xFF000000" name="FPE3"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register 0" name="PWM_ELMR0" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register 1" name="PWM_ELMR1" offset="0x80" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Spread Spectrum Register" name="PWM_SSPR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Limit Value" mask="0x00FFFFFF" name="SPRD"/>
          <bitfield caption="Spread Spectrum Counter Mode" mask="0x01000000" name="SPRDM"/>
        </register>
        <register caption="PWM Spread Spectrum Update Register" name="PWM_SSPUP" offset="0xA4" rw="W" size="4">
          <bitfield caption="Spread Spectrum Limit Value Update" mask="0x00FFFFFF" name="SPRDUP"/>
        </register>
        <register caption="PWM Stepper Motor Mode Register" name="PWM_SMMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Gray Count ENable" mask="0x00000001" name="GCEN0"/>
          <bitfield caption="Gray Count ENable" mask="0x00000002" name="GCEN1"/>
          <bitfield caption="DOWN Count" mask="0x00010000" name="DOWN0"/>
          <bitfield caption="DOWN Count" mask="0x00020000" name="DOWN1"/>
        </register>
        <register caption="PWM Fault Protection Value 2 Register" name="PWM_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x00000008" name="FPZH3"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x00080000" name="FPZL3"/>
        </register>
        <register caption="PWM Write Protection Control Register" name="PWM_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protection Command" mask="0x00000003" name="WPCMD" values="PWM_WPCR__WPCMD"/>
          <bitfield caption="Write Protection Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protection Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protection Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protection Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protection Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protection Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWM_WPCR__WPKEY"/>
        </register>
        <register caption="PWM Write Protection Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="PWM_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="PWM Comparison 0 Value Register" name="PWM_CMPV0" offset="0x130" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 0 Value Update Register" name="PWM_CMPVUPD0" offset="0x134" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 0 Mode Register" name="PWM_CMPM0" offset="0x138" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 0 Mode Update Register" name="PWM_CMPMUPD0" offset="0x13C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 1 Value Register" name="PWM_CMPV1" offset="0x140" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 1 Value Update Register" name="PWM_CMPVUPD1" offset="0x144" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 1 Mode Register" name="PWM_CMPM1" offset="0x148" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 1 Mode Update Register" name="PWM_CMPMUPD1" offset="0x14C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 2 Value Register" name="PWM_CMPV2" offset="0x150" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 2 Value Update Register" name="PWM_CMPVUPD2" offset="0x154" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 2 Mode Register" name="PWM_CMPM2" offset="0x158" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 2 Mode Update Register" name="PWM_CMPMUPD2" offset="0x15C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 3 Value Register" name="PWM_CMPV3" offset="0x160" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 3 Value Update Register" name="PWM_CMPVUPD3" offset="0x164" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 3 Mode Register" name="PWM_CMPM3" offset="0x168" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 3 Mode Update Register" name="PWM_CMPMUPD3" offset="0x16C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 4 Value Register" name="PWM_CMPV4" offset="0x170" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 4 Value Update Register" name="PWM_CMPVUPD4" offset="0x174" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 4 Mode Register" name="PWM_CMPM4" offset="0x178" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 4 Mode Update Register" name="PWM_CMPMUPD4" offset="0x17C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 5 Value Register" name="PWM_CMPV5" offset="0x180" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 5 Value Update Register" name="PWM_CMPVUPD5" offset="0x184" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 5 Mode Register" name="PWM_CMPM5" offset="0x188" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 5 Mode Update Register" name="PWM_CMPMUPD5" offset="0x18C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 6 Value Register" name="PWM_CMPV6" offset="0x190" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 6 Value Update Register" name="PWM_CMPVUPD6" offset="0x194" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 6 Mode Register" name="PWM_CMPM6" offset="0x198" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 6 Mode Update Register" name="PWM_CMPMUPD6" offset="0x19C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 7 Value Register" name="PWM_CMPV7" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 7 Value Update Register" name="PWM_CMPVUPD7" offset="0x1A4" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 7 Mode Register" name="PWM_CMPM7" offset="0x1A8" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 7 Mode Update Register" name="PWM_CMPMUPD7" offset="0x1AC" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 0)" name="PWM_CMR0" offset="0x200" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 0)" name="PWM_CDTY0" offset="0x204" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 0)" name="PWM_CDTYUPD0" offset="0x208" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 0)" name="PWM_CPRD0" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 0)" name="PWM_CPRDUPD0" offset="0x210" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 0)" name="PWM_CCNT0" offset="0x214" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 0)" name="PWM_DT0" offset="0x218" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 0)" name="PWM_DTUPD0" offset="0x21C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 1)" name="PWM_CMR1" offset="0x220" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR1__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 1)" name="PWM_CDTY1" offset="0x224" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 1)" name="PWM_CDTYUPD1" offset="0x228" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 1)" name="PWM_CPRD1" offset="0x22C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 1)" name="PWM_CPRDUPD1" offset="0x230" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 1)" name="PWM_CCNT1" offset="0x234" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 1)" name="PWM_DT1" offset="0x238" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 1)" name="PWM_DTUPD1" offset="0x23C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 2)" name="PWM_CMR2" offset="0x240" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR2__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 2)" name="PWM_CDTY2" offset="0x244" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 2)" name="PWM_CDTYUPD2" offset="0x248" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 2)" name="PWM_CPRD2" offset="0x24C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 2)" name="PWM_CPRDUPD2" offset="0x250" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 2)" name="PWM_CCNT2" offset="0x254" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 2)" name="PWM_DT2" offset="0x258" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 2)" name="PWM_DTUPD2" offset="0x25C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 3)" name="PWM_CMR3" offset="0x260" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR3__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 3)" name="PWM_CDTY3" offset="0x264" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 3)" name="PWM_CDTYUPD3" offset="0x268" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 3)" name="PWM_CPRD3" offset="0x26C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 3)" name="PWM_CPRDUPD3" offset="0x270" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 3)" name="PWM_CCNT3" offset="0x274" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 3)" name="PWM_DT3" offset="0x278" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 3)" name="PWM_DTUPD3" offset="0x27C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 0)" name="PWM_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 1)" name="PWM_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register (trg_num = 1)" name="PWM_ETRG1" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG1__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG1__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register (trg_num = 1)" name="PWM_LEBR1" offset="0x430" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 2)" name="PWM_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register (trg_num = 2)" name="PWM_ETRG2" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG2__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG2__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register (trg_num = 2)" name="PWM_LEBR2" offset="0x450" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 3)" name="PWM_CMUPD3" offset="0x460" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
      </register-group>
      <value-group caption="" name="PWM_CLK__DIVA">
        <value caption="CLKA clock is turned off" name="CLKA_POFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="PREA" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_CLK__PREA">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="" name="PWM_CLK__DIVB">
        <value caption="CLKB clock is turned off" name="CLKB_POFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="PREB" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_CLK__PREB">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="" name="PWM_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0x0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="0x1"/>
        <value caption="Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels" name="MODE2" value="0x2"/>
      </value-group>
      <value-group caption="" name="PWM_WPCR__WPCMD">
        <value caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." name="DISABLE_SW_PROT" value="0x0"/>
        <value caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." name="ENABLE_SW_PROT" value="0x1"/>
        <value caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface." name="ENABLE_HW_PROT" value="0x2"/>
      </value-group>
      <value-group caption="" name="PWM_WPCR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0" name="PASSWD" value="0x50574D"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR1__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR2__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR3__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_ETRG1__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PWM_ETRG1__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_ETRG2__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PWM_ETRG2__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
    </module>
    <module caption="Quad Serial Peripheral Interface" name="QSPI" version="11171D">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000002" name="LLB" values="QSPI_MR__LLB"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Serial Memory Register Mode" mask="0x00000008" name="SMRM"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Status" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="QSPI Enable Status" mask="0x01000000" name="QSPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Enable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Disable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Mask" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Instruction Code Register" name="QSPI_ICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Instruction Code" mask="0x000000FF" name="INST"/>
          <bitfield caption="Option Code" mask="0x00FF0000" name="OPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x00000007" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000400" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00003000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="Scrambling User Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="QSPI_VERSION" offset="0x00FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__LLB">
        <value caption="Local loopback path disabled." name="DISABLED" value="0"/>
        <value caption="Local loopback path enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
      <value-group caption="" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__ADDRL">
        <value caption="The address is 24 bits long." name="_24_BIT" value="0"/>
        <value caption="The address is 32 bits long." name="_32_BIT" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__TFRTYP">
        <value caption="Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible." name="TRSFR_READ" value="0x0"/>
        <value caption="Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible." name="TRSFR_READ_MEMORY" value="0x1"/>
        <value caption="Write transfer into the serial memory.Scrambling is not performed." name="TRSFR_WRITE" value="0x2"/>
        <value caption="Write data transfer into the serial memory.If enabled, scrambling is performed." name="TRSFR_WRITE_MEMORY" value="0x3"/>
      </value-group>
      <value-group caption="" name="QSPI_IFR__CRM">
        <value caption="The Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="The Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
    </module>
    <module caption="Reset Controller" name="RSTC" version="11265A">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="Peripheral Reset" mask="0x00000004" name="PERRST"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="RSTC_SR__RSTTYP">
        <value caption="Both VDDCORE and VDDBU rising" name="GENERAL_RST" value="0x0"/>
        <value caption="VDDCORE rising" name="WKUP_RST" value="0x1"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
      </value-group>
      <value-group caption="" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Real-time Clock" name="RTC" version="6056V">
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="UTC Time Format" mask="0x00000004" name="UTC"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="All ADC Channel Trigger Event Source Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="ADC Last Channel Trigger Event Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
        <register caption="TimeStamp Time Register 0" name="RTC_TSTR0" offset="0xB0" rw="R" size="4"/>
        <register caption="TimeStamp Date Register 0" name="RTC_TSDR0" offset="0xB4" rw="R" size="4"/>
        <register caption="TimeStamp Source Register 0" name="RTC_TSSR0" offset="0xB8" rw="R" size="4">
          <bitfield caption="Shield Monitor" mask="0x00000001" name="SHLDM"/>
          <bitfield caption="Double Frequency Monitor" mask="0x00000002" name="DBLFM"/>
          <bitfield caption="Test Pin Monitor" mask="0x00000004" name="TST"/>
          <bitfield caption="JTAG Pins Monitor" mask="0x00000008" name="JTAG"/>
          <bitfield caption="Core Regulator Disconnection Monitor" mask="0x00000010" name="REGUL"/>
          <bitfield caption="Master Clock Monitor" mask="0x00000020" name="MCKM"/>
          <bitfield caption="Low Temperature Monitor" mask="0x00000040" name="TPML"/>
          <bitfield caption="High Temperature Monitor" mask="0x00000080" name="TPMH"/>
          <bitfield caption="Low VDDDDR Voltage Monitor" mask="0x00000100" name="VDDRL"/>
          <bitfield caption="High VDDDDR Voltage Monitor" mask="0x00000200" name="VDDRH"/>
          <bitfield caption="Low VDDBU Voltage Monitor" mask="0x00000400" name="VDDBUL"/>
          <bitfield caption="High VDDBU Voltage Monitor" mask="0x00000800" name="VDDBUH"/>
          <bitfield caption="Low VDDCORE Voltage Monitor" mask="0x00001000" name="VDDCOREL"/>
          <bitfield caption="High VDDCORE Voltage Monitor" mask="0x00002000" name="VDDCOREH"/>
          <bitfield caption="Low VDDIO Voltage Monitor" mask="0x00004000" name="VDDIOL"/>
          <bitfield caption="High VDDIO Voltage Monitor" mask="0x00008000" name="VDDIOH"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00800000" name="DET7"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x01000000" name="DET8"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x02000000" name="DET9"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x04000000" name="DET10"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x08000000" name="DET11"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x10000000" name="DET12"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x20000000" name="DET13"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x40000000" name="DET14"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x80000000" name="DET15"/>
        </register>
        <register caption="TimeStamp Time Register 1" name="RTC_TSTR1" offset="0xBC" rw="R" size="4"/>
        <register caption="TimeStamp Date Register 1" name="RTC_TSDR1" offset="0xC0" rw="R" size="4"/>
        <register caption="TimeStamp Source Register 1" name="RTC_TSSR1" offset="0xC4" rw="R" size="4">
          <bitfield caption="Shield Monitor" mask="0x00000001" name="SHLDM"/>
          <bitfield caption="Double Frequency Monitor" mask="0x00000002" name="DBLFM"/>
          <bitfield caption="Test Pin Monitor" mask="0x00000004" name="TST"/>
          <bitfield caption="JTAG Pins Monitor" mask="0x00000008" name="JTAG"/>
          <bitfield caption="Core Regulator Disconnection Monitor" mask="0x00000010" name="REGUL"/>
          <bitfield caption="Master Clock Monitor" mask="0x00000020" name="MCKM"/>
          <bitfield caption="Low Temperature Monitor" mask="0x00000040" name="TPML"/>
          <bitfield caption="High Temperature Monitor" mask="0x00000080" name="TPMH"/>
          <bitfield caption="Low VDDDDR Voltage Monitor" mask="0x00000100" name="VDDRL"/>
          <bitfield caption="High VDDDDR Voltage Monitor" mask="0x00000200" name="VDDRH"/>
          <bitfield caption="Low VDDBU Voltage Monitor" mask="0x00000400" name="VDDBUL"/>
          <bitfield caption="High VDDBU Voltage Monitor" mask="0x00000800" name="VDDBUH"/>
          <bitfield caption="Low VDDCORE Voltage Monitor" mask="0x00001000" name="VDDCOREL"/>
          <bitfield caption="High VDDCORE Voltage Monitor" mask="0x00002000" name="VDDCOREH"/>
          <bitfield caption="Low VDDIO Voltage Monitor" mask="0x00004000" name="VDDIOL"/>
          <bitfield caption="High VDDIO Voltage Monitor" mask="0x00008000" name="VDDIOH"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00010000" name="DET0"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00020000" name="DET1"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00040000" name="DET2"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00080000" name="DET3"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00100000" name="DET4"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00200000" name="DET5"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00400000" name="DET6"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x00800000" name="DET7"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x01000000" name="DET8"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x02000000" name="DET9"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x04000000" name="DET10"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x08000000" name="DET11"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x10000000" name="DET12"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x20000000" name="DET13"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x40000000" name="DET14"/>
          <bitfield caption="PIOBU Intrusion Detector" mask="0x80000000" name="DET15"/>
        </register>
        <register caption="Milliseconds Register" name="RTC_MSR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Number of 1/1024 seconds elapsed within 1 second" mask="0x000003FF" name="MS"/>
        </register>
        <register caption="Write Protection Mode Register" name="RTC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="RTC_WPMR__WPKEY"/>
        </register>
        <register caption="Version Register" name="RTC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
      </value-group>
      <value-group caption="" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
      <value-group caption="" name="RTC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x525443"/>
      </value-group>
    </module>
    <module caption="Low Power Asynchronous Receiver" name="RXLP" version="11285A">
      <register-group name="RXLP">
        <register caption="Control Register" name="RXLP_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
        </register>
        <register caption="Mode Register" name="RXLP_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="RXLP_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="RXLP_MR__PAR"/>
        </register>
        <register caption="Receive Holding Register" name="RXLP_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="RXLP_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x00000003" name="CD"/>
        </register>
        <register caption="Comparison Register" name="RXLP_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Write Protection Mode Register" name="RXLP_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="RXLP_WPMR__WPKEY"/>
        </register>
        <register caption="Version Register" name="RXLP_VERSION" offset="0x00FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="RXLP_MR__FILTER">
        <value caption="RXLP does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="RXLP filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="RXLP_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="" name="RXLP_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x52584C"/>
      </value-group>
    </module>
    <module caption="Slow Clock Controller" name="SCKC" version="11073G">
      <register-group name="SCKC">
        <register caption="Slow Clock Controller Configuration Register" name="SCKC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Slow Clock Selector" mask="0x00000008" name="OSCSEL" values="SCKC_CR__OSCSEL"/>
        </register>
      </register-group>
      <value-group caption="" name="SCKC_CR__OSCSEL">
        <value caption="Slow clock is the embedded 64 kHz (typical) RC oscillator." name="RC" value="0"/>
        <value caption="Slow clock is the 32.768 kHz crystal oscillator." name="XTAL" value="1"/>
      </value-group>
    </module>
    <module caption="Secure Fuse Controller" name="SFC" version="11170D">
      <register-group name="SFC">
        <register caption="SFC Key Register" name="SFC_KR" offset="0x00" rw="W" size="4">
          <bitfield caption="Key Code" mask="0x000000FF" name="KEY"/>
        </register>
        <register caption="SFC Mode Register" name="SFC_MR" offset="0X04" rw="RW" size="4">
          <bitfield caption="Mask Data Registers" mask="0x00000001" name="MSK"/>
          <bitfield caption="Sense Amplifier Selection" mask="0x00000010" name="SASEL"/>
        </register>
        <register caption="SFC Interrupt Enable Register" name="SFC_IER" offset="0x10" rw="RW" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Enable" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Enable" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Check Error Interrupt Enable" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Atmel Programming Lock Error Interrupt Enable" mask="0x00010000" name="APLE"/>
          <bitfield caption="Atmel Check Error Interrupt Enable" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Interrupt Disable Register" name="SFC_IDR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Disable" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Disable" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Check Error Interrupt Disable" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Atmel Programming Lock Error Interrupt Disable" mask="0x00010000" name="APLE"/>
          <bitfield caption="Atmel Check Error Interrupt Disable" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Interrupt Mask Register" name="SFC_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Programming Sequence Completed Interrupt Mask" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed Interrupt Mask" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Checking Error Interrupt Mask" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Atmel Programming Lock Error Interrupt Mask" mask="0x00010000" name="APLE"/>
          <bitfield caption="Atmel Check Error Interrupt Mask" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Status Register" name="SFC_SR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Programming Sequence Completed (cleared on read)" mask="0x00000001" name="PGMC"/>
          <bitfield caption="Programming Sequence Failed (cleared on read)" mask="0x00000002" name="PGMF"/>
          <bitfield caption="Live Integrity Checking Error (cleared on read)" mask="0x00000010" name="LCHECK"/>
          <bitfield caption="Atmel Programming Lock Error (cleared on read)" mask="0x00010000" name="APLE"/>
          <bitfield caption="Atmel Check Error (cleared on read)" mask="0x00020000" name="ACE"/>
        </register>
        <register caption="SFC Data Register 0" name="SFC_DR0" offset="0x20" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 1" name="SFC_DR1" offset="0x24" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 2" name="SFC_DR2" offset="0x28" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 3" name="SFC_DR3" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 4" name="SFC_DR4" offset="0x30" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 5" name="SFC_DR5" offset="0x34" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 6" name="SFC_DR6" offset="0x38" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 7" name="SFC_DR7" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 8" name="SFC_DR8" offset="0x40" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 9" name="SFC_DR9" offset="0x44" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 10" name="SFC_DR10" offset="0x48" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 11" name="SFC_DR11" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 12" name="SFC_DR12" offset="0x50" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 13" name="SFC_DR13" offset="0x54" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 14" name="SFC_DR14" offset="0x58" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 15" name="SFC_DR15" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 16" name="SFC_DR16" offset="0x60" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 17" name="SFC_DR17" offset="0x64" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 18" name="SFC_DR18" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 19" name="SFC_DR19" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 20" name="SFC_DR20" offset="0x70" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 21" name="SFC_DR21" offset="0x74" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 22" name="SFC_DR22" offset="0x78" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="SFC Data Register 23" name="SFC_DR23" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Fuse Data" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Version Register" name="SFC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
    </module>
    <module caption="Secure Hash Algorithm" name="SHA" version="6156M">
      <register-group name="SHA">
        <register caption="Control Register" name="SHA_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="First Block of a Message" mask="0x00000010" name="FIRST"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Write User Initial Hash Values" mask="0x00001000" name="WUIHV"/>
          <bitfield caption="Write User Initial or Expected Hash Values" mask="0x00002000" name="WUIEHV"/>
        </register>
        <register caption="Mode Register" name="SHA_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Start Mode" mask="0x00000003" name="SMOD" values="SHA_MR__SMOD"/>
          <bitfield caption="Processing Delay" mask="0x00000010" name="PROCDLY" values="SHA_MR__PROCDLY"/>
          <bitfield caption="User Initial Hash Value Registers" mask="0x00000020" name="UIHV"/>
          <bitfield caption="User Initial or Expected Hash Value Registers" mask="0x00000040" name="UIEHV"/>
          <bitfield caption="SHA Algorithm" mask="0x00000F00" name="ALGO" values="SHA_MR__ALGO"/>
          <bitfield caption="Dual Input Buffer" mask="0x00010000" name="DUALBUFF" values="SHA_MR__DUALBUFF"/>
          <bitfield caption="Hash Check" mask="0x03000000" name="CHECK" values="SHA_MR__CHECK"/>
          <bitfield caption="Check Counter" mask="0xF0000000" name="CHKCNT"/>
        </register>
        <register caption="Interrupt Enable Register" name="SHA_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Enable" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Disable Register" name="SHA_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Disable" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Mask Register" name="SHA_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Mask" mask="0x00010000" name="CHECKF"/>
        </register>
        <register caption="Interrupt Status Register" name="SHA_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Input Data Register Write Ready" mask="0x00000010" name="WRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00007000" name="URAT"/>
          <bitfield caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00F00000" name="CHKST"/>
        </register>
        <register caption="Message Size Register" name="SHA_MSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Message Size" mask="0xFFFFFFFF" name="MSGSIZE"/>
        </register>
        <register caption="Bytes Count Register" name="SHA_BCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF" name="BYTCNT"/>
        </register>
        <register caption="Input Data 0 Register 0" name="SHA_IDATAR0" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 1" name="SHA_IDATAR1" offset="0x44" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 2" name="SHA_IDATAR2" offset="0x48" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 3" name="SHA_IDATAR3" offset="0x4C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 4" name="SHA_IDATAR4" offset="0x50" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 5" name="SHA_IDATAR5" offset="0x54" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 6" name="SHA_IDATAR6" offset="0x58" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 7" name="SHA_IDATAR7" offset="0x5C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 8" name="SHA_IDATAR8" offset="0x60" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 9" name="SHA_IDATAR9" offset="0x64" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 10" name="SHA_IDATAR10" offset="0x68" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 11" name="SHA_IDATAR11" offset="0x6C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 12" name="SHA_IDATAR12" offset="0x70" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 13" name="SHA_IDATAR13" offset="0x74" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 14" name="SHA_IDATAR14" offset="0x78" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 15" name="SHA_IDATAR15" offset="0x7C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 0" name="SHA_IODATAR0" offset="0x80" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 1" name="SHA_IODATAR1" offset="0x84" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 2" name="SHA_IODATAR2" offset="0x88" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 3" name="SHA_IODATAR3" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 4" name="SHA_IODATAR4" offset="0x90" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 5" name="SHA_IODATAR5" offset="0x94" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 6" name="SHA_IODATAR6" offset="0x98" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 7" name="SHA_IODATAR7" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 8" name="SHA_IODATAR8" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 9" name="SHA_IODATAR9" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 10" name="SHA_IODATAR10" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 11" name="SHA_IODATAR11" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 12" name="SHA_IODATAR12" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 13" name="SHA_IODATAR13" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 14" name="SHA_IODATAR14" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 15" name="SHA_IODATAR15" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Version Register" name="SHA_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="SHA_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="SHA_IDATAR0 access only Auto Mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="" name="SHA_MR__PROCDLY">
        <value caption="SHA processing runtime is the shortest one" name="SHORTEST" value="0"/>
        <value caption="SHA processing runtime is the longest one (reduces the SHA bandwidth requirement, reduces the system bus overload)" name="LONGEST" value="1"/>
      </value-group>
      <value-group caption="" name="SHA_MR__ALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA384 algorithm processed" name="SHA384" value="0x2"/>
        <value caption="SHA512 algorithm processed" name="SHA512" value="0x3"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
        <value caption="HMAC algorithm with SHA1 Hash processed" name="HMAC_SHA1" value="0x8"/>
        <value caption="HMAC algorithm with SHA256 Hash processed" name="HMAC_SHA256" value="0x9"/>
        <value caption="HMAC algorithm with SHA384 Hash processed" name="HMAC_SHA384" value="0xA"/>
        <value caption="HMAC algorithm with SHA512 Hash processed" name="HMAC_SHA512" value="0xB"/>
        <value caption="HMAC algorithm with SHA224 Hash processed" name="HMAC_SHA224" value="0xC"/>
      </value-group>
      <value-group caption="" name="SHA_MR__DUALBUFF">
        <value caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SHA_MR__CHECK">
        <value caption="No check is performed" name="NO_CHECK" value="0x0"/>
        <value caption="Check is performed with expected hash stored in internal expected hash value registers." name="CHECK_EHV" value="0x1"/>
        <value caption="Check is performed with expected hash provided after the message." name="CHECK_MESSAGE" value="0x2"/>
      </value-group>
    </module>
    <module caption="Shutdown Controller" name="SHDWC" version="6122P">
      <register-group name="SHDWC">
        <register caption="Shutdown Control Register" name="SHDW_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shutdown Command" mask="0x00000001" name="SHDW"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SHDW_CR__KEY"/>
        </register>
        <register caption="Shutdown Mode Register" name="SHDW_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Wake-up Mode 0" mask="0x00000003" name="WKMODE0" values="SHDW_MR__WKMODE0"/>
          <bitfield caption="Debounce Counter on Wake-up 0" mask="0x000000F0" name="CPTWK0"/>
          <bitfield caption="Real-time Clock Wake-up Enable" mask="0x00020000" name="RTCWKEN"/>
        </register>
        <register caption="Shutdown Status Register" name="SHDW_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Wake-up 0 Status" mask="0x00000001" name="WAKEUP0"/>
          <bitfield caption="Real-time Clock Wake-up" mask="0x00020000" name="RTCWK"/>
        </register>
      </register-group>
      <value-group caption="" name="SHDW_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="" name="SHDW_MR__WKMODE0">
        <value caption="No detection is performed on the wake-up input" name="NO_DETECTION" value="0x0"/>
        <value caption="Low to high transition triggers the detection process" name="RISING_EDGE" value="0x1"/>
        <value caption="High to low level transition triggers the detection process" name="FALLING_EDGE" value="0x2"/>
        <value caption="Any edge on the wake-up input triggers the detection process" name="ANY_EDGE" value="0x3"/>
      </value-group>
    </module>
    <module caption="Static Memory Controller" name="SMC" version="11036M">
      <register-group name="SMC">
        <register caption="HSMC NFC Configuration Register" name="HSMC_CFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="Page Size of the NAND Flash Device" mask="0x00000007" name="PAGESIZE" values="HSMC_CFG__PAGESIZE"/>
          <bitfield caption="Write Spare Area" mask="0x00000100" name="WSPARE"/>
          <bitfield caption="Read Spare Area" mask="0x00000200" name="RSPARE"/>
          <bitfield caption="Rising/Falling Edge Detection Control" mask="0x00001000" name="EDGECTRL"/>
          <bitfield caption="Ready/Busy Signal Edge Detection" mask="0x00002000" name="RBEDGE"/>
          <bitfield caption="Data Timeout Cycle Number" mask="0x000F0000" name="DTOCYC"/>
          <bitfield caption="Data Timeout Multiplier" mask="0x00700000" name="DTOMUL" values="HSMC_CFG__DTOMUL"/>
          <bitfield caption="NAND Flash Spare Area Size Retrieved by the Host Controller" mask="0x7F000000" name="NFCSPARESIZE"/>
        </register>
        <register caption="HSMC NFC Control Register" name="HSMC_CTRL" offset="0x004" rw="W" size="4">
          <bitfield caption="NAND Flash Controller Enable" mask="0x00000001" name="NFCEN"/>
          <bitfield caption="NAND Flash Controller Disable" mask="0x00000002" name="NFCDIS"/>
        </register>
        <register caption="HSMC NFC Status Register" name="HSMC_SR" offset="0x008" rw="R" size="4">
          <bitfield caption="NAND Flash Controller Status (this field cannot be reset)" mask="0x00000001" name="SMCSTS"/>
          <bitfield caption="Selected Ready Busy Rising Edge Detected" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Selected Ready Busy Falling Edge Detected" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="NFC Busy (this field cannot be reset)" mask="0x00000100" name="NFCBUSY"/>
          <bitfield caption="NFC Write/Read Operation (this field cannot be reset)" mask="0x00000800" name="NFCWR"/>
          <bitfield caption="NFC Chip Select ID (this field cannot be reset)" mask="0x00007000" name="NFCSID"/>
          <bitfield caption="NFC Data Transfer Terminated" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Error" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 3 Edge Detected" mask="0x08000000" name="RB_EDGE3"/>
        </register>
        <register caption="HSMC NFC Interrupt Enable Register" name="HSMC_IER" offset="0x00C" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Enable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Enable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Enable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Enable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Enable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Enable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Enable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Enable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 3 Interrupt Enable" mask="0x08000000" name="RB_EDGE3"/>
        </register>
        <register caption="HSMC NFC Interrupt Disable Register" name="HSMC_IDR" offset="0x010" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Disable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Disable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Disable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Disable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Disable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Disable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Disable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Disable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 3 Interrupt Disable" mask="0x08000000" name="RB_EDGE3"/>
        </register>
        <register caption="HSMC NFC Interrupt Mask Register" name="HSMC_IMR" offset="0x014" rw="R" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Mask" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Mask" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Mask" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Mask" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Mask" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Mask5" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Mask" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Mask" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 3 Interrupt Mask" mask="0x08000000" name="RB_EDGE3"/>
        </register>
        <register caption="HSMC NFC Address Cycle Zero Register" name="HSMC_ADDR" offset="0x018" rw="RW" size="4">
          <bitfield caption="NAND Flash Array Address Cycle 0" mask="0x000000FF" name="ADDR_CYCLE0"/>
        </register>
        <register caption="HSMC Bank Address Register" name="HSMC_BANK" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Bank Identifier" mask="0x00000001" name="BANK"/>
        </register>
        <register caption="PMECC Configuration Register" name="HSMC_PMECCFG" offset="0x070" rw="RW" size="4">
          <bitfield caption="Error Correcting Capability" mask="0x00000007" name="BCH_ERR" values="HSMC_PMECCFG__BCH_ERR"/>
          <bitfield caption="Sector Size" mask="0x00000010" name="SECTORSZ"/>
          <bitfield caption="Number of Sectors in the Page" mask="0x00000300" name="PAGESIZE" values="HSMC_PMECCFG__PAGESIZE"/>
          <bitfield caption="NAND Write Access" mask="0x00001000" name="NANDWR"/>
          <bitfield caption="Spare Enable" mask="0x00010000" name="SPAREEN"/>
          <bitfield caption="Automatic Mode Enable" mask="0x00100000" name="AUTO"/>
        </register>
        <register caption="PMECC Spare Area Size Register" name="HSMC_PMECCSAREA" offset="0x074" rw="RW" size="4">
          <bitfield caption="Spare Area Size" mask="0x000001FF" name="SPARESIZE"/>
        </register>
        <register caption="PMECC Start Address Register" name="HSMC_PMECCSADDR" offset="0x078" rw="RW" size="4">
          <bitfield caption="ECC Area Start Address" mask="0x000001FF" name="STARTADDR"/>
        </register>
        <register caption="PMECC End Address Register" name="HSMC_PMECCEADDR" offset="0x07C" rw="RW" size="4">
          <bitfield caption="ECC Area End Address" mask="0x000001FF" name="ENDADDR"/>
        </register>
        <register caption="PMECC Control Register" name="HSMC_PMECCTRL" offset="0x084" rw="W" size="4">
          <bitfield caption="Reset the PMECC Module" mask="0x00000001" name="RST"/>
          <bitfield caption="Start a Data Phase" mask="0x00000002" name="DATA"/>
          <bitfield caption="Start a User Mode Phase" mask="0x00000004" name="USER"/>
          <bitfield caption="PMECC Enable" mask="0x00000010" name="ENABLE"/>
          <bitfield caption="PMECC Enable" mask="0x00000020" name="DISABLE"/>
        </register>
        <register caption="PMECC Status Register" name="HSMC_PMECCSR" offset="0x088" rw="R" size="4">
          <bitfield caption="The kernel of the PMECC is busy" mask="0x00000001" name="BUSY"/>
          <bitfield caption="PMECC Enable bit" mask="0x00000010" name="ENABLE"/>
        </register>
        <register caption="PMECC Interrupt Enable register" name="HSMC_PMECCIER" offset="0x08C" rw="W" size="4">
          <bitfield caption="Error Interrupt Enable" mask="0x00000001" name="ERRIE"/>
        </register>
        <register caption="PMECC Interrupt Disable Register" name="HSMC_PMECCIDR" offset="0x090" rw="W" size="4">
          <bitfield caption="Error Interrupt Disable" mask="0x00000001" name="ERRID"/>
        </register>
        <register caption="PMECC Interrupt Mask Register" name="HSMC_PMECCIMR" offset="0x094" rw="R" size="4">
          <bitfield caption="Error Interrupt Mask" mask="0x00000001" name="ERRIM"/>
        </register>
        <register caption="PMECC Interrupt Status Register" name="HSMC_PMECCISR" offset="0x098" rw="R" size="4">
          <bitfield caption="Error Interrupt Status Register" mask="0x000000FF" name="ERRIS"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 0)" name="HSMC_PMECC0_0" offset="0xB0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 0)" name="HSMC_PMECC1_0" offset="0xB4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 0)" name="HSMC_PMECC2_0" offset="0xB8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 0)" name="HSMC_PMECC3_0" offset="0xBC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 0)" name="HSMC_PMECC4_0" offset="0xC0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 0)" name="HSMC_PMECC5_0" offset="0xC4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 0)" name="HSMC_PMECC6_0" offset="0xC8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 0)" name="HSMC_PMECC7_0" offset="0xCC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 0)" name="HSMC_PMECC8_0" offset="0xD0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 0)" name="HSMC_PMECC9_0" offset="0xD4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 0)" name="HSMC_PMECC10_0" offset="0xD8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 0)" name="HSMC_PMECC11_0" offset="0xDC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 0)" name="HSMC_PMECC12_0" offset="0xE0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 0)" name="HSMC_PMECC13_0" offset="0xE4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 1)" name="HSMC_PMECC0_1" offset="0xF0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 1)" name="HSMC_PMECC1_1" offset="0xF4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 1)" name="HSMC_PMECC2_1" offset="0xF8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 1)" name="HSMC_PMECC3_1" offset="0xFC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 1)" name="HSMC_PMECC4_1" offset="0x100" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 1)" name="HSMC_PMECC5_1" offset="0x104" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 1)" name="HSMC_PMECC6_1" offset="0x108" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 1)" name="HSMC_PMECC7_1" offset="0x10C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 1)" name="HSMC_PMECC8_1" offset="0x110" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 1)" name="HSMC_PMECC9_1" offset="0x114" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 1)" name="HSMC_PMECC10_1" offset="0x118" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 1)" name="HSMC_PMECC11_1" offset="0x11C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 1)" name="HSMC_PMECC12_1" offset="0x120" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 1)" name="HSMC_PMECC13_1" offset="0x124" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 2)" name="HSMC_PMECC0_2" offset="0x130" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 2)" name="HSMC_PMECC1_2" offset="0x134" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 2)" name="HSMC_PMECC2_2" offset="0x138" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 2)" name="HSMC_PMECC3_2" offset="0x13C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 2)" name="HSMC_PMECC4_2" offset="0x140" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 2)" name="HSMC_PMECC5_2" offset="0x144" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 2)" name="HSMC_PMECC6_2" offset="0x148" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 2)" name="HSMC_PMECC7_2" offset="0x14C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 2)" name="HSMC_PMECC8_2" offset="0x150" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 2)" name="HSMC_PMECC9_2" offset="0x154" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 2)" name="HSMC_PMECC10_2" offset="0x158" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 2)" name="HSMC_PMECC11_2" offset="0x15C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 2)" name="HSMC_PMECC12_2" offset="0x160" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 2)" name="HSMC_PMECC13_2" offset="0x164" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 3)" name="HSMC_PMECC0_3" offset="0x170" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 3)" name="HSMC_PMECC1_3" offset="0x174" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 3)" name="HSMC_PMECC2_3" offset="0x178" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 3)" name="HSMC_PMECC3_3" offset="0x17C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 3)" name="HSMC_PMECC4_3" offset="0x180" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 3)" name="HSMC_PMECC5_3" offset="0x184" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 3)" name="HSMC_PMECC6_3" offset="0x188" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 3)" name="HSMC_PMECC7_3" offset="0x18C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 3)" name="HSMC_PMECC8_3" offset="0x190" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 3)" name="HSMC_PMECC9_3" offset="0x194" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 3)" name="HSMC_PMECC10_3" offset="0x198" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 3)" name="HSMC_PMECC11_3" offset="0x19C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 3)" name="HSMC_PMECC12_3" offset="0x1A0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 3)" name="HSMC_PMECC13_3" offset="0x1A4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 4)" name="HSMC_PMECC0_4" offset="0x1B0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 4)" name="HSMC_PMECC1_4" offset="0x1B4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 4)" name="HSMC_PMECC2_4" offset="0x1B8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 4)" name="HSMC_PMECC3_4" offset="0x1BC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 4)" name="HSMC_PMECC4_4" offset="0x1C0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 4)" name="HSMC_PMECC5_4" offset="0x1C4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 4)" name="HSMC_PMECC6_4" offset="0x1C8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 4)" name="HSMC_PMECC7_4" offset="0x1CC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 4)" name="HSMC_PMECC8_4" offset="0x1D0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 4)" name="HSMC_PMECC9_4" offset="0x1D4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 4)" name="HSMC_PMECC10_4" offset="0x1D8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 4)" name="HSMC_PMECC11_4" offset="0x1DC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 4)" name="HSMC_PMECC12_4" offset="0x1E0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 4)" name="HSMC_PMECC13_4" offset="0x1E4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 5)" name="HSMC_PMECC0_5" offset="0x1F0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 5)" name="HSMC_PMECC1_5" offset="0x1F4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 5)" name="HSMC_PMECC2_5" offset="0x1F8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 5)" name="HSMC_PMECC3_5" offset="0x1FC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 5)" name="HSMC_PMECC4_5" offset="0x200" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 5)" name="HSMC_PMECC5_5" offset="0x204" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 5)" name="HSMC_PMECC6_5" offset="0x208" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 5)" name="HSMC_PMECC7_5" offset="0x20C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 5)" name="HSMC_PMECC8_5" offset="0x210" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 5)" name="HSMC_PMECC9_5" offset="0x214" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 5)" name="HSMC_PMECC10_5" offset="0x218" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 5)" name="HSMC_PMECC11_5" offset="0x21C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 5)" name="HSMC_PMECC12_5" offset="0x220" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 5)" name="HSMC_PMECC13_5" offset="0x224" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 6)" name="HSMC_PMECC0_6" offset="0x230" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 6)" name="HSMC_PMECC1_6" offset="0x234" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 6)" name="HSMC_PMECC2_6" offset="0x238" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 6)" name="HSMC_PMECC3_6" offset="0x23C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 6)" name="HSMC_PMECC4_6" offset="0x240" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 6)" name="HSMC_PMECC5_6" offset="0x244" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 6)" name="HSMC_PMECC6_6" offset="0x248" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 6)" name="HSMC_PMECC7_6" offset="0x24C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 6)" name="HSMC_PMECC8_6" offset="0x250" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 6)" name="HSMC_PMECC9_6" offset="0x254" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 6)" name="HSMC_PMECC10_6" offset="0x258" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 6)" name="HSMC_PMECC11_6" offset="0x25C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 6)" name="HSMC_PMECC12_6" offset="0x260" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 6)" name="HSMC_PMECC13_6" offset="0x264" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 7)" name="HSMC_PMECC0_7" offset="0x270" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 7)" name="HSMC_PMECC1_7" offset="0x274" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 7)" name="HSMC_PMECC2_7" offset="0x278" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 7)" name="HSMC_PMECC3_7" offset="0x27C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 7)" name="HSMC_PMECC4_7" offset="0x280" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 7)" name="HSMC_PMECC5_7" offset="0x284" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 7)" name="HSMC_PMECC6_7" offset="0x288" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 7)" name="HSMC_PMECC7_7" offset="0x28C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 7)" name="HSMC_PMECC8_7" offset="0x290" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 7)" name="HSMC_PMECC9_7" offset="0x294" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 7)" name="HSMC_PMECC10_7" offset="0x298" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 11 Register (sec_num = 7)" name="HSMC_PMECC11_7" offset="0x29C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 12 Register (sec_num = 7)" name="HSMC_PMECC12_7" offset="0x2A0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 13 Register (sec_num = 7)" name="HSMC_PMECC13_7" offset="0x2A4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 0)" name="HSMC_REM0_0" offset="0x2B0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 0)" name="HSMC_REM1_0" offset="0x2B4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 0)" name="HSMC_REM2_0" offset="0x2B8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 0)" name="HSMC_REM3_0" offset="0x2BC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 0)" name="HSMC_REM4_0" offset="0x2C0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 0)" name="HSMC_REM5_0" offset="0x2C4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 0)" name="HSMC_REM6_0" offset="0x2C8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 0)" name="HSMC_REM7_0" offset="0x2CC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 0)" name="HSMC_REM8_0" offset="0x2D0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 0)" name="HSMC_REM9_0" offset="0x2D4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 0)" name="HSMC_REM10_0" offset="0x2D8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 0)" name="HSMC_REM11_0" offset="0x2DC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 0)" name="HSMC_REM12_0" offset="0x2E0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 0)" name="HSMC_REM13_0" offset="0x2E4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 0)" name="HSMC_REM14_0" offset="0x2E8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 0)" name="HSMC_REM15_0" offset="0x2EC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 1)" name="HSMC_REM0_1" offset="0x2F0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 1)" name="HSMC_REM1_1" offset="0x2F4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 1)" name="HSMC_REM2_1" offset="0x2F8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 1)" name="HSMC_REM3_1" offset="0x2FC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 1)" name="HSMC_REM4_1" offset="0x300" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 1)" name="HSMC_REM5_1" offset="0x304" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 1)" name="HSMC_REM6_1" offset="0x308" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 1)" name="HSMC_REM7_1" offset="0x30C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 1)" name="HSMC_REM8_1" offset="0x310" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 1)" name="HSMC_REM9_1" offset="0x314" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 1)" name="HSMC_REM10_1" offset="0x318" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 1)" name="HSMC_REM11_1" offset="0x31C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 1)" name="HSMC_REM12_1" offset="0x320" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 1)" name="HSMC_REM13_1" offset="0x324" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 1)" name="HSMC_REM14_1" offset="0x328" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 1)" name="HSMC_REM15_1" offset="0x32C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 2)" name="HSMC_REM0_2" offset="0x330" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 2)" name="HSMC_REM1_2" offset="0x334" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 2)" name="HSMC_REM2_2" offset="0x338" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 2)" name="HSMC_REM3_2" offset="0x33C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 2)" name="HSMC_REM4_2" offset="0x340" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 2)" name="HSMC_REM5_2" offset="0x344" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 2)" name="HSMC_REM6_2" offset="0x348" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 2)" name="HSMC_REM7_2" offset="0x34C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 2)" name="HSMC_REM8_2" offset="0x350" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 2)" name="HSMC_REM9_2" offset="0x354" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 2)" name="HSMC_REM10_2" offset="0x358" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 2)" name="HSMC_REM11_2" offset="0x35C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 2)" name="HSMC_REM12_2" offset="0x360" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 2)" name="HSMC_REM13_2" offset="0x364" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 2)" name="HSMC_REM14_2" offset="0x368" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 2)" name="HSMC_REM15_2" offset="0x36C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 3)" name="HSMC_REM0_3" offset="0x370" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 3)" name="HSMC_REM1_3" offset="0x374" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 3)" name="HSMC_REM2_3" offset="0x378" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 3)" name="HSMC_REM3_3" offset="0x37C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 3)" name="HSMC_REM4_3" offset="0x380" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 3)" name="HSMC_REM5_3" offset="0x384" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 3)" name="HSMC_REM6_3" offset="0x388" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 3)" name="HSMC_REM7_3" offset="0x38C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 3)" name="HSMC_REM8_3" offset="0x390" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 3)" name="HSMC_REM9_3" offset="0x394" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 3)" name="HSMC_REM10_3" offset="0x398" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 3)" name="HSMC_REM11_3" offset="0x39C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 3)" name="HSMC_REM12_3" offset="0x3A0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 3)" name="HSMC_REM13_3" offset="0x3A4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 3)" name="HSMC_REM14_3" offset="0x3A8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 3)" name="HSMC_REM15_3" offset="0x3AC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 4)" name="HSMC_REM0_4" offset="0x3B0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 4)" name="HSMC_REM1_4" offset="0x3B4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 4)" name="HSMC_REM2_4" offset="0x3B8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 4)" name="HSMC_REM3_4" offset="0x3BC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 4)" name="HSMC_REM4_4" offset="0x3C0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 4)" name="HSMC_REM5_4" offset="0x3C4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 4)" name="HSMC_REM6_4" offset="0x3C8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 4)" name="HSMC_REM7_4" offset="0x3CC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 4)" name="HSMC_REM8_4" offset="0x3D0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 4)" name="HSMC_REM9_4" offset="0x3D4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 4)" name="HSMC_REM10_4" offset="0x3D8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 4)" name="HSMC_REM11_4" offset="0x3DC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 4)" name="HSMC_REM12_4" offset="0x3E0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 4)" name="HSMC_REM13_4" offset="0x3E4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 4)" name="HSMC_REM14_4" offset="0x3E8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 4)" name="HSMC_REM15_4" offset="0x3EC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 5)" name="HSMC_REM0_5" offset="0x3F0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 5)" name="HSMC_REM1_5" offset="0x3F4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 5)" name="HSMC_REM2_5" offset="0x3F8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 5)" name="HSMC_REM3_5" offset="0x3FC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 5)" name="HSMC_REM4_5" offset="0x400" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 5)" name="HSMC_REM5_5" offset="0x404" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 5)" name="HSMC_REM6_5" offset="0x408" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 5)" name="HSMC_REM7_5" offset="0x40C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 5)" name="HSMC_REM8_5" offset="0x410" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 5)" name="HSMC_REM9_5" offset="0x414" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 5)" name="HSMC_REM10_5" offset="0x418" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 5)" name="HSMC_REM11_5" offset="0x41C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 5)" name="HSMC_REM12_5" offset="0x420" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 5)" name="HSMC_REM13_5" offset="0x424" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 5)" name="HSMC_REM14_5" offset="0x428" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 5)" name="HSMC_REM15_5" offset="0x42C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 6)" name="HSMC_REM0_6" offset="0x430" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 6)" name="HSMC_REM1_6" offset="0x434" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 6)" name="HSMC_REM2_6" offset="0x438" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 6)" name="HSMC_REM3_6" offset="0x43C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 6)" name="HSMC_REM4_6" offset="0x440" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 6)" name="HSMC_REM5_6" offset="0x444" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 6)" name="HSMC_REM6_6" offset="0x448" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 6)" name="HSMC_REM7_6" offset="0x44C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 6)" name="HSMC_REM8_6" offset="0x450" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 6)" name="HSMC_REM9_6" offset="0x454" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 6)" name="HSMC_REM10_6" offset="0x458" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 6)" name="HSMC_REM11_6" offset="0x45C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 6)" name="HSMC_REM12_6" offset="0x460" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 6)" name="HSMC_REM13_6" offset="0x464" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 6)" name="HSMC_REM14_6" offset="0x468" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 6)" name="HSMC_REM15_6" offset="0x46C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 7)" name="HSMC_REM0_7" offset="0x470" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 7)" name="HSMC_REM1_7" offset="0x474" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 7)" name="HSMC_REM2_7" offset="0x478" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 7)" name="HSMC_REM3_7" offset="0x47C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 7)" name="HSMC_REM4_7" offset="0x480" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 7)" name="HSMC_REM5_7" offset="0x484" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 7)" name="HSMC_REM6_7" offset="0x488" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 7)" name="HSMC_REM7_7" offset="0x48C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 7)" name="HSMC_REM8_7" offset="0x490" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 7)" name="HSMC_REM9_7" offset="0x494" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 7)" name="HSMC_REM10_7" offset="0x498" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 7)" name="HSMC_REM11_7" offset="0x49C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 12 Register (sec_num = 7)" name="HSMC_REM12_7" offset="0x4A0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 13 Register (sec_num = 7)" name="HSMC_REM13_7" offset="0x4A4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 14 Register (sec_num = 7)" name="HSMC_REM14_7" offset="0x4A8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 15 Register (sec_num = 7)" name="HSMC_REM15_7" offset="0x4AC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Error Location Configuration Register" name="HSMC_ELCFG" offset="0x500" rw="RW" size="4">
          <bitfield caption="Sector Size" mask="0x00000001" name="SECTORSZ"/>
          <bitfield caption="Number of Errors" mask="0x001F0000" name="ERRNUM"/>
        </register>
        <register caption="PMECC Error Location Primitive Register" name="HSMC_ELPRIM" offset="0x504" rw="R" size="4">
          <bitfield caption="Primitive Polynomial" mask="0x0000FFFF" name="PRIMITIV"/>
        </register>
        <register caption="PMECC Error Location Enable Register" name="HSMC_ELEN" offset="0x508" rw="W" size="4">
          <bitfield caption="Error Location Enable" mask="0x00003FFF" name="ENINIT"/>
        </register>
        <register caption="PMECC Error Location Disable Register" name="HSMC_ELDIS" offset="0x50C" rw="W" size="4">
          <bitfield caption="Disable Error Location Engine" mask="0x00000001" name="DIS"/>
        </register>
        <register caption="PMECC Error Location Status Register" name="HSMC_ELSR" offset="0x510" rw="R" size="4">
          <bitfield caption="Error Location Engine Busy" mask="0x00000001" name="BUSY"/>
        </register>
        <register caption="PMECC Error Location Interrupt Enable register" name="HSMC_ELIER" offset="0x514" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Enable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Disable Register" name="HSMC_ELIDR" offset="0x518" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Disable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Mask Register" name="HSMC_ELIMR" offset="0x51C" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Mask" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Status Register" name="HSMC_ELISR" offset="0x520" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Status" mask="0x00000001" name="DONE"/>
          <bitfield caption="Error Counter value" mask="0x00003F00" name="ERR_CNT"/>
        </register>
        <register caption="PMECC Error Location SIGMA 0 Register" name="HSMC_SIGMA0" offset="0x528" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA0"/>
        </register>
        <register caption="PMECC Error Location SIGMA 1 Register" name="HSMC_SIGMA1" offset="0x52C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA1"/>
        </register>
        <register caption="PMECC Error Location SIGMA 2 Register" name="HSMC_SIGMA2" offset="0x530" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA2"/>
        </register>
        <register caption="PMECC Error Location SIGMA 3 Register" name="HSMC_SIGMA3" offset="0x534" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA3"/>
        </register>
        <register caption="PMECC Error Location SIGMA 4 Register" name="HSMC_SIGMA4" offset="0x538" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA4"/>
        </register>
        <register caption="PMECC Error Location SIGMA 5 Register" name="HSMC_SIGMA5" offset="0x53C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA5"/>
        </register>
        <register caption="PMECC Error Location SIGMA 6 Register" name="HSMC_SIGMA6" offset="0x540" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA6"/>
        </register>
        <register caption="PMECC Error Location SIGMA 7 Register" name="HSMC_SIGMA7" offset="0x544" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA7"/>
        </register>
        <register caption="PMECC Error Location SIGMA 8 Register" name="HSMC_SIGMA8" offset="0x548" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA8"/>
        </register>
        <register caption="PMECC Error Location SIGMA 9 Register" name="HSMC_SIGMA9" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA9"/>
        </register>
        <register caption="PMECC Error Location SIGMA 10 Register" name="HSMC_SIGMA10" offset="0x550" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA10"/>
        </register>
        <register caption="PMECC Error Location SIGMA 11 Register" name="HSMC_SIGMA11" offset="0x554" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA11"/>
        </register>
        <register caption="PMECC Error Location SIGMA 12 Register" name="HSMC_SIGMA12" offset="0x558" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA12"/>
        </register>
        <register caption="PMECC Error Location SIGMA 13 Register" name="HSMC_SIGMA13" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA13"/>
        </register>
        <register caption="PMECC Error Location SIGMA 14 Register" name="HSMC_SIGMA14" offset="0x560" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA14"/>
        </register>
        <register caption="PMECC Error Location SIGMA 15 Register" name="HSMC_SIGMA15" offset="0x564" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA15"/>
        </register>
        <register caption="PMECC Error Location SIGMA 16 Register" name="HSMC_SIGMA16" offset="0x568" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA16"/>
        </register>
        <register caption="PMECC Error Location SIGMA 17 Register" name="HSMC_SIGMA17" offset="0x56C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA17"/>
        </register>
        <register caption="PMECC Error Location SIGMA 18 Register" name="HSMC_SIGMA18" offset="0x570" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA18"/>
        </register>
        <register caption="PMECC Error Location SIGMA 19 Register" name="HSMC_SIGMA19" offset="0x574" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA19"/>
        </register>
        <register caption="PMECC Error Location SIGMA 20 Register" name="HSMC_SIGMA20" offset="0x578" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA20"/>
        </register>
        <register caption="PMECC Error Location SIGMA 21 Register" name="HSMC_SIGMA21" offset="0x57C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA21"/>
        </register>
        <register caption="PMECC Error Location SIGMA 22 Register" name="HSMC_SIGMA22" offset="0x580" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA22"/>
        </register>
        <register caption="PMECC Error Location SIGMA 23 Register" name="HSMC_SIGMA23" offset="0x584" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA23"/>
        </register>
        <register caption="PMECC Error Location SIGMA 24 Register" name="HSMC_SIGMA24" offset="0x588" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA24"/>
        </register>
        <register caption="PMECC Error Location SIGMA 25 Register" name="HSMC_SIGMA25" offset="0x58C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA25"/>
        </register>
        <register caption="PMECC Error Location SIGMA 26 Register" name="HSMC_SIGMA26" offset="0x590" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA26"/>
        </register>
        <register caption="PMECC Error Location SIGMA 27 Register" name="HSMC_SIGMA27" offset="0x594" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA27"/>
        </register>
        <register caption="PMECC Error Location SIGMA 28 Register" name="HSMC_SIGMA28" offset="0x598" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA28"/>
        </register>
        <register caption="PMECC Error Location SIGMA 29 Register" name="HSMC_SIGMA29" offset="0x59C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA29"/>
        </register>
        <register caption="PMECC Error Location SIGMA 30 Register" name="HSMC_SIGMA30" offset="0x5A0" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA30"/>
        </register>
        <register caption="PMECC Error Location SIGMA 31 Register" name="HSMC_SIGMA31" offset="0x5A4" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA31"/>
        </register>
        <register caption="PMECC Error Location SIGMA 32 Register" name="HSMC_SIGMA32" offset="0x5A8" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA32"/>
        </register>
        <register caption="PMECC Error Location 0 Register" name="HSMC_ERRLOC0" offset="0x5AC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 1 Register" name="HSMC_ERRLOC1" offset="0x5B0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 2 Register" name="HSMC_ERRLOC2" offset="0x5B4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 3 Register" name="HSMC_ERRLOC3" offset="0x5B8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 4 Register" name="HSMC_ERRLOC4" offset="0x5BC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 5 Register" name="HSMC_ERRLOC5" offset="0x5C0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 6 Register" name="HSMC_ERRLOC6" offset="0x5C4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 7 Register" name="HSMC_ERRLOC7" offset="0x5C8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 8 Register" name="HSMC_ERRLOC8" offset="0x5CC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 9 Register" name="HSMC_ERRLOC9" offset="0x5D0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 10 Register" name="HSMC_ERRLOC10" offset="0x5D4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 11 Register" name="HSMC_ERRLOC11" offset="0x5D8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 12 Register" name="HSMC_ERRLOC12" offset="0x5DC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 13 Register" name="HSMC_ERRLOC13" offset="0x5E0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 14 Register" name="HSMC_ERRLOC14" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 15 Register" name="HSMC_ERRLOC15" offset="0x5E8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 16 Register" name="HSMC_ERRLOC16" offset="0x5EC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 17 Register" name="HSMC_ERRLOC17" offset="0x5F0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 18 Register" name="HSMC_ERRLOC18" offset="0x5F4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 19 Register" name="HSMC_ERRLOC19" offset="0x5F8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 20 Register" name="HSMC_ERRLOC20" offset="0x5FC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 21 Register" name="HSMC_ERRLOC21" offset="0x600" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 22 Register" name="HSMC_ERRLOC22" offset="0x604" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 23 Register" name="HSMC_ERRLOC23" offset="0x608" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 24 Register" name="HSMC_ERRLOC24" offset="0x60C" rw="R" size="4"/>
        <register caption="PMECC Error Location 25 Register" name="HSMC_ERRLOC25" offset="0x610" rw="R" size="4"/>
        <register caption="PMECC Error Location 26 Register" name="HSMC_ERRLOC26" offset="0x614" rw="R" size="4"/>
        <register caption="PMECC Error Location 27 Register" name="HSMC_ERRLOC27" offset="0x618" rw="R" size="4"/>
        <register caption="PMECC Error Location 28 Register" name="HSMC_ERRLOC28" offset="0x61C" rw="R" size="4"/>
        <register caption="PMECC Error Location 29 Register" name="HSMC_ERRLOC29" offset="0x620" rw="R" size="4"/>
        <register caption="PMECC Error Location 30 Register" name="HSMC_ERRLOC30" offset="0x624" rw="R" size="4"/>
        <register caption="PMECC Error Location 31 Register" name="HSMC_ERRLOC31" offset="0x628" rw="R" size="4"/>
        <register caption="HSMC Setup Register (CS_number = 0)" name="HSMC_SETUP0" offset="0x700" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="HSMC Pulse Register (CS_number = 0)" name="HSMC_PULSE0" offset="0x704" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="HSMC Cycle Register (CS_number = 0)" name="HSMC_CYCLE0" offset="0x708" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="HSMC Timings Register (CS_number = 0)" name="HSMC_TIMINGS0" offset="0x70C" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="HSMC Mode Register (CS_number = 0)" name="HSMC_MODE0" offset="0x710" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="HSMC_MODE0__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="HSMC_MODE0__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE0__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="HSMC_MODE0__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="HSMC_MODE0__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="HSMC Setup Register (CS_number = 1)" name="HSMC_SETUP1" offset="0x714" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="HSMC Pulse Register (CS_number = 1)" name="HSMC_PULSE1" offset="0x718" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="HSMC Cycle Register (CS_number = 1)" name="HSMC_CYCLE1" offset="0x71C" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="HSMC Timings Register (CS_number = 1)" name="HSMC_TIMINGS1" offset="0x720" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="HSMC Mode Register (CS_number = 1)" name="HSMC_MODE1" offset="0x724" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="HSMC_MODE1__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="HSMC_MODE1__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE1__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="HSMC_MODE1__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="HSMC_MODE1__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="HSMC Setup Register (CS_number = 2)" name="HSMC_SETUP2" offset="0x728" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="HSMC Pulse Register (CS_number = 2)" name="HSMC_PULSE2" offset="0x72C" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="HSMC Cycle Register (CS_number = 2)" name="HSMC_CYCLE2" offset="0x730" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="HSMC Timings Register (CS_number = 2)" name="HSMC_TIMINGS2" offset="0x734" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="HSMC Mode Register (CS_number = 2)" name="HSMC_MODE2" offset="0x738" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="HSMC_MODE2__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="HSMC_MODE2__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE2__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="HSMC_MODE2__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="HSMC_MODE2__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="HSMC Setup Register (CS_number = 3)" name="HSMC_SETUP3" offset="0x73C" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="HSMC Pulse Register (CS_number = 3)" name="HSMC_PULSE3" offset="0x740" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="HSMC Cycle Register (CS_number = 3)" name="HSMC_CYCLE3" offset="0x744" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="HSMC Timings Register (CS_number = 3)" name="HSMC_TIMINGS3" offset="0x748" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="HSMC Mode Register (CS_number = 3)" name="HSMC_MODE3" offset="0x74C" rw="RW" size="4">
          <bitfield caption="Selection of the Control Signal for Read Operation" mask="0x00000001" name="READ_MODE" values="HSMC_MODE3__READ_MODE"/>
          <bitfield caption="Selection of the Control Signal for Write Operation" mask="0x00000002" name="WRITE_MODE" values="HSMC_MODE3__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE3__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT" values="HSMC_MODE3__BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="HSMC_MODE3__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="HSMC Off Chip Memory Scrambling Register" name="HSMC_OCMS" offset="0x7A0" rw="RW" size="4">
          <bitfield caption="Static Memory Controller Scrambling Enable" mask="0x00000001" name="SMSE"/>
          <bitfield caption="NFC Internal SRAM Scrambling Enable" mask="0x00000002" name="SRSE"/>
        </register>
        <register caption="HSMC Off Chip Memory Scrambling KEY1 Register" name="HSMC_KEY1" offset="0x7A4" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="HSMC Off Chip Memory Scrambling KEY2 Register" name="HSMC_KEY2" offset="0x7A8" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="HSMC Write Protection Mode Register" name="HSMC_WPMR" offset="0x7E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="HSMC_WPMR__WPKEY"/>
        </register>
        <register caption="HSMC Write Protection Status Register" name="HSMC_WPSR" offset="0x7E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="HSMC Version Register" name="HSMC_VERSION" offset="0x7FC" rw="R" size="4">
          <bitfield caption="Hardware Version Number" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="HSMC_CFG__PAGESIZE">
        <value caption="Main area 512 bytes" name="PS512" value="0x0"/>
        <value caption="Main area 1024 bytes" name="PS1024" value="0x1"/>
        <value caption="Main area 2048 bytes" name="PS2048" value="0x2"/>
        <value caption="Main area 4096 bytes" name="PS4096" value="0x3"/>
        <value caption="Main area 8192 bytes" name="PS8192" value="0x4"/>
      </value-group>
      <value-group caption="" name="HSMC_CFG__DTOMUL">
        <value caption="DTOCYC" name="X1" value="0x0"/>
        <value caption="DTOCYC x 16" name="X16" value="0x1"/>
        <value caption="DTOCYC x 128" name="X128" value="0x2"/>
        <value caption="DTOCYC x 256" name="X256" value="0x3"/>
        <value caption="DTOCYC x 1024" name="X1024" value="0x4"/>
        <value caption="DTOCYC x 4096" name="X4096" value="0x5"/>
        <value caption="DTOCYC x 65536" name="X65536" value="0x6"/>
        <value caption="DTOCYC x 1048576" name="X1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMC_PMECCFG__BCH_ERR">
        <value caption="2 errors" name="BCH_ERR2" value="0x0"/>
        <value caption="4 errors" name="BCH_ERR4" value="0x1"/>
        <value caption="8 errors" name="BCH_ERR8" value="0x2"/>
        <value caption="12 errors" name="BCH_ERR12" value="0x3"/>
        <value caption="24 errors" name="BCH_ERR24" value="0x4"/>
        <value caption="32 errors" name="BCH_ERR32" value="0x5"/>
      </value-group>
      <value-group caption="" name="HSMC_PMECCFG__PAGESIZE">
        <value caption="1 sector for main area (512 or 1024 bytes)" name="PAGESIZE_1SEC" value="0x0"/>
        <value caption="2 sectors for main area (1024 or 2048 bytes)" name="PAGESIZE_2SEC" value="0x1"/>
        <value caption="4 sectors for main area (2048 or 4096 bytes)" name="PAGESIZE_4SEC" value="0x2"/>
        <value caption="8 sectors for main area (4096 or 8192 bytes)" name="PAGESIZE_8SEC" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE0__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE0__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal" name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE0__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE0__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE0__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE1__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE1__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal" name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE1__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE1__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE1__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE2__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE2__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal" name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE2__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE2__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE2__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE3__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE3__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal" name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE3__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE3__BAT">
        <value caption="Byte select access type:- Write operation is controlled using NCS, NWE, NBS0, NBS1.- Read operation is controlled using NCS, NRD, NBS0, NBS1." name="BYTE_SELECT" value="0"/>
        <value caption="Byte write access type:- Write operation is controlled using NCS, NWR0, NWR1.- Read operation is controlled using NCS and NRD." name="BYTE_WRITE" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_MODE3__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="HSMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
    </module>
    <module caption="Serial Peripheral Interface" name="SPI" version="6088ZF">
      <register-group name="SPI">
        <register caption="Control Register" name="SPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="SPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="SPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
        </register>
        <register caption="Transmit Data Register" name="SPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Status Register" name="SPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="SPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Disable Register" name="SPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Mask Register" name="SPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Chip Select Register 0" name="SPI_CSR0" offset="0x30" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 1" name="SPI_CSR1" offset="0x34" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 2" name="SPI_CSR2" offset="0x38" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 3" name="SPI_CSR3" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Write Protection Mode Register" name="SPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="SPI_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535049"/>
      </value-group>
    </module>
    <module caption="Synchronous Serial Controller" name="SSC" version="6078O">
      <register-group name="SSC">
        <register caption="Control Register" name="SSC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Receive Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Transmit Enable" mask="0x00000100" name="TXEN"/>
          <bitfield caption="Transmit Disable" mask="0x00000200" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00008000" name="SWRST"/>
        </register>
        <register caption="Clock Mode Register" name="SSC_CMR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x00000FFF" name="DIV"/>
        </register>
        <register caption="Receive Clock Mode Register" name="SSC_RCMR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Clock Selection" mask="0x00000003" name="CKS" values="SSC_RCMR__CKS"/>
          <bitfield caption="Receive Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_RCMR__CKO"/>
          <bitfield caption="Receive Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Receive Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_RCMR__CKG"/>
          <bitfield caption="Receive Start Selection" mask="0x00000F00" name="START" values="SSC_RCMR__START"/>
          <bitfield caption="Receive Stop Selection" mask="0x00001000" name="STOP"/>
          <bitfield caption="Receive Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Receive Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Receive Frame Mode Register" name="SSC_RFMR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Loop Mode" mask="0x00000020" name="LOOP"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Receive Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Receive Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_RFMR__FSOS"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_RFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Transmit Clock Mode Register" name="SSC_TCMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Clock Selection" mask="0x00000003" name="CKS" values="SSC_TCMR__CKS"/>
          <bitfield caption="Transmit Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_TCMR__CKO"/>
          <bitfield caption="Transmit Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Transmit Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_TCMR__CKG"/>
          <bitfield caption="Transmit Start Selection" mask="0x00000F00" name="START" values="SSC_TCMR__START"/>
          <bitfield caption="Transmit Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Transmit Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Transmit Frame Mode Register" name="SSC_TFMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Data Default Value" mask="0x00000020" name="DATDEF"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Transmit Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Transmit Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_TFMR__FSOS"/>
          <bitfield caption="Frame Sync Data Enable" mask="0x00800000" name="FSDEN"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_TFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Receive Holding Register" name="SSC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0xFFFFFFFF" name="RDAT"/>
        </register>
        <register caption="Transmit Holding Register" name="SSC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0xFFFFFFFF" name="TDAT"/>
        </register>
        <register caption="Receive Sync. Holding Register" name="SSC_RSHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Synchronization Data" mask="0x0000FFFF" name="RSDAT"/>
        </register>
        <register caption="Transmit Sync. Holding Register" name="SSC_TSHR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Transmit Synchronization Data" mask="0x0000FFFF" name="TSDAT"/>
        </register>
        <register caption="Receive Compare 0 Register" name="SSC_RC0R" offset="0x38" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 0" mask="0x0000FFFF" name="CP0"/>
        </register>
        <register caption="Receive Compare 1 Register" name="SSC_RC1R" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 1" mask="0x0000FFFF" name="CP1"/>
        </register>
        <register caption="Status Register" name="SSC_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Ready" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1" mask="0x00000200" name="CP1"/>
          <bitfield caption="Transmit Sync" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Receive Sync" mask="0x00000800" name="RXSYN"/>
          <bitfield caption="Transmit Enable" mask="0x00010000" name="TXEN"/>
          <bitfield caption="Receive Enable" mask="0x00020000" name="RXEN"/>
        </register>
        <register caption="Interrupt Enable Register" name="SSC_IER" offset="0x44" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Enable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Enable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Enable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Enable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Disable Register" name="SSC_IDR" offset="0x48" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Disable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Disable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Disable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Disable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Mask Register" name="SSC_IMR" offset="0x4C" rw="R" size="4">
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Mask" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Mask" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Mask" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Mask" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Mask" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Mask" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Write Protection Mode Register" name="SSC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SSC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="SSC_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x0000FFFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="SSC_RCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKO">
        <value caption="None, RK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock, RK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers, RK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive Clock enabled only if RF Low" name="EN_RF_LOW" value="0x1"/>
        <value caption="Receive Clock enabled only if RF High" name="EN_RF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__START">
        <value caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit start" name="TRANSMIT" value="0x1"/>
        <value caption="Detection of a low level on RF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on RF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on RF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on RF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on RF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on RF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSOS">
        <value caption="None, RF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, RF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, RF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer, RF pin is an output" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer, RF pin is an output" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer, RF pin is an output" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="RK Clock signal" name="RK" value="0x1"/>
        <value caption="TK pin" name="TK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKO">
        <value caption="None, TK pin is an input" name="NONE" value="0x0"/>
        <value caption="Continuous Transmit Clock, TK pin is an output" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock only during data transfers, TK pin is an output" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKG">
        <value caption="None" name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit Clock enabled only if TF Low" name="EN_TF_LOW" value="0x1"/>
        <value caption="Transmit Clock enabled only if TF High" name="EN_TF_HIGH" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__START">
        <value caption="Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data" name="CONTINUOUS" value="0x0"/>
        <value caption="Receive start" name="RECEIVE" value="0x1"/>
        <value caption="Detection of a low level on TF signal" name="TF_LOW" value="0x2"/>
        <value caption="Detection of a high level on TF signal" name="TF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on TF signal" name="TF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on TF signal" name="TF_RISING" value="0x5"/>
        <value caption="Detection of any level change on TF signal" name="TF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on TF signal" name="TF_EDGE" value="0x7"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSOS">
        <value caption="None, TF pin is an input" name="NONE" value="0x0"/>
        <value caption="Negative Pulse, TF pin is an output" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse, TF pin is an output" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x535343"/>
      </value-group>
    </module>
    <module caption="Timer Counter" name="TC" version="6082ZG">
      <register-group name="TC">
        <register caption="Channel Control Register (channel = 0)" name="TC_CCR0" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 0)" name="TC_CMR0" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
        </register>
        <register caption="Stepper Motor Mode Register (channel = 0)" name="TC_SMMR0" offset="0x8" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB (channel = 0)" name="TC_RAB0" offset="0xC" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 0)" name="TC_CV0" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 0)" name="TC_RA0" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 0)" name="TC_RB0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 0)" name="TC_RC0" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 0)" name="TC_SR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 0)" name="TC_IER0" offset="0x24" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 0)" name="TC_IDR0" offset="0x28" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 0)" name="TC_IMR0" offset="0x2C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register (channel = 0)" name="TC_EMR0" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
        <register caption="Channel Control Register (channel = 1)" name="TC_CCR1" offset="0x40" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 1)" name="TC_CMR1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR1__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR1__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR1__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR1__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR1__LDRB"/>
          <bitfield caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR1__SBSMPLR"/>
        </register>
        <register caption="Stepper Motor Mode Register (channel = 1)" name="TC_SMMR1" offset="0x48" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB (channel = 1)" name="TC_RAB1" offset="0x4C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 1)" name="TC_CV1" offset="0x50" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 1)" name="TC_RA1" offset="0x54" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 1)" name="TC_RB1" offset="0x58" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 1)" name="TC_RC1" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 1)" name="TC_SR1" offset="0x60" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 1)" name="TC_IER1" offset="0x64" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 1)" name="TC_IDR1" offset="0x68" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 1)" name="TC_IMR1" offset="0x6C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register (channel = 1)" name="TC_EMR1" offset="0x70" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR1__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR1__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
        <register caption="Channel Control Register (channel = 2)" name="TC_CCR2" offset="0x80" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 2)" name="TC_CMR2" offset="0x84" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR2__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR2__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR2__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR2__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR2__LDRB"/>
          <bitfield caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR2__SBSMPLR"/>
        </register>
        <register caption="Stepper Motor Mode Register (channel = 2)" name="TC_SMMR2" offset="0x88" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB (channel = 2)" name="TC_RAB2" offset="0x8C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 2)" name="TC_CV2" offset="0x90" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 2)" name="TC_RA2" offset="0x94" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 2)" name="TC_RB2" offset="0x98" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 2)" name="TC_RC2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 2)" name="TC_SR2" offset="0xA0" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 2)" name="TC_IER2" offset="0xA4" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 2)" name="TC_IDR2" offset="0xA8" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 2)" name="TC_IMR2" offset="0xAC" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register (channel = 2)" name="TC_EMR2" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR2__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR2__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="Auto-Correction of missing pulses" mask="0x00040000" name="AUTOC" values="TC_BMR__AUTOC"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
          <bitfield caption="Maximum Consecutive Missing Pulses" mask="0x3C000000" name="MAXCMP"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Consecutive Missing Pulse Error" mask="0x00000008" name="MPE"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
        <register caption="Version Register" name="TC_VER" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal div8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal div32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal div128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal slow_clock clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP singal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__TCCLKS">
        <value caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal div8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal div32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal div128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal slow_clock clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_EMR1__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR1__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP singal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__TCCLKS">
        <value caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal div8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal div32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal div128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal slow_clock clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__SBSMPLR">
        <value caption="Load a Capture Register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture Register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture Register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture Register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture Register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="" name="TC_EMR2__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_EMR2__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP singal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__AUTOC">
        <value caption="The detection and auto-correction function is disabled." name="DISABLED" value="0"/>
        <value caption="The detection and auto-correction function is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module caption="Triple Data Encryption Standard" name="TDES" version="6150H">
      <register-group name="TDES">
        <register caption="Control Register" name="TDES_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Load Seed" mask="0x00010000" name="LOADSEED"/>
        </register>
        <register caption="Mode Register" name="TDES_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Processing Mode" mask="0x00000001" name="CIPHER" values="TDES_MR__CIPHER"/>
          <bitfield caption="ALGORITHM Mode" mask="0x00000006" name="TDESMOD" values="TDES_MR__TDESMOD"/>
          <bitfield caption="Key Mode" mask="0x00000010" name="KEYMOD"/>
          <bitfield caption="Start Mode" mask="0x00000300" name="SMOD" values="TDES_MR__SMOD"/>
          <bitfield caption="Operation Mode" mask="0x00003000" name="OPMOD" values="TDES_MR__OPMOD"/>
          <bitfield caption="Last Output Data Mode" mask="0x00008000" name="LOD"/>
          <bitfield caption="Cipher Feedback Data Size" mask="0x00030000" name="CFBS" values="TDES_MR__CFBS"/>
          <bitfield caption="Countermeasure Key" mask="0x00F00000" name="CKEY"/>
          <bitfield caption="Countermeasure Type 1" mask="0x01000000" name="CMTYP1" values="TDES_MR__CMTYP1"/>
          <bitfield caption="Countermeasure Type 2" mask="0x02000000" name="CMTYP2" values="TDES_MR__CMTYP2"/>
          <bitfield caption="Countermeasure Type 3" mask="0x04000000" name="CMTYP3" values="TDES_MR__CMTYP3"/>
          <bitfield caption="Countermeasure Type 4" mask="0x08000000" name="CMTYP4" values="TDES_MR__CMTYP4"/>
          <bitfield caption="Countermeasure Type 5" mask="0x10000000" name="CMTYP5" values="TDES_MR__CMTYP5"/>
          <bitfield caption="Countermeasure Type 6" mask="0x20000000" name="CMTYP6" values="TDES_MR__CMTYP6"/>
        </register>
        <register caption="Interrupt Enable Register" name="TDES_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="TDES_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="TDES_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="TDES_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by setting bit START or bit SWRST in TDES_CR or by reading TDES_ODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by setting bit TDES_CR.SWRST)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access (cleared by setting bit TDES_CR.SWRST)" mask="0x00003000" name="URAT" values="TDES_ISR__URAT"/>
        </register>
        <register caption="Key 1 Word Register 0" name="TDES_KEY1WR0" offset="0x20" rw="W" size="4">
          <bitfield caption="Key 1 Word" mask="0xFFFFFFFF" name="KEY1W"/>
        </register>
        <register caption="Key 1 Word Register 1" name="TDES_KEY1WR1" offset="0x24" rw="W" size="4">
          <bitfield caption="Key 1 Word" mask="0xFFFFFFFF" name="KEY1W"/>
        </register>
        <register caption="Key 2 Word Register 0" name="TDES_KEY2WR0" offset="0x28" rw="W" size="4">
          <bitfield caption="Key 2 Word" mask="0xFFFFFFFF" name="KEY2W"/>
        </register>
        <register caption="Key 2 Word Register 1" name="TDES_KEY2WR1" offset="0x2C" rw="W" size="4">
          <bitfield caption="Key 2 Word" mask="0xFFFFFFFF" name="KEY2W"/>
        </register>
        <register caption="Key 3 Word Register 0" name="TDES_KEY3WR0" offset="0x30" rw="W" size="4">
          <bitfield caption="Key 3 Word" mask="0xFFFFFFFF" name="KEY3W"/>
        </register>
        <register caption="Key 3 Word Register 1" name="TDES_KEY3WR1" offset="0x34" rw="W" size="4">
          <bitfield caption="Key 3 Word" mask="0xFFFFFFFF" name="KEY3W"/>
        </register>
        <register caption="Input Data Register 0" name="TDES_IDATAR0" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data Register 1" name="TDES_IDATAR1" offset="0x44" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Output Data Register 0" name="TDES_ODATAR0" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Output Data Register 1" name="TDES_ODATAR1" offset="0x54" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Initialization Vector Register 0" name="TDES_IVR0" offset="0x60" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="Initialization Vector Register 1" name="TDES_IVR1" offset="0x64" rw="W" size="4">
          <bitfield caption="Initialization Vector" mask="0xFFFFFFFF" name="IV"/>
        </register>
        <register caption="XTEA Rounds Register" name="TDES_XTEA_RNDR" offset="0x70" rw="RW" size="4">
          <bitfield caption="Number of Rounds" mask="0x0000003F" name="XTEA_RNDS"/>
        </register>
        <register caption="Version Register" name="TDES_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="TDES_MR__CIPHER">
        <value caption="Decrypts data." name="DECRYPT" value="0"/>
        <value caption="Encrypts data." name="ENCRYPT" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__TDESMOD">
        <value caption="Single DES processing using TDES_KEY1WRx registers" name="SINGLE_DES" value="0x0"/>
        <value caption="Triple DES processing using TDES_KEY1WRx, TDES_KEY2WRx and TDES_KEY3WRx registers" name="TRIPLE_DES" value="0x1"/>
        <value caption="XTEA processing using TDES_KEY1WRx, TDES_KEY2WRx" name="XTEA" value="0x2"/>
      </value-group>
      <value-group caption="" name="TDES_MR__SMOD">
        <value caption="Manual Mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto Mode" name="AUTO_START" value="0x1"/>
        <value caption="TDES_IDATAR0 access only Auto Mode" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="" name="TDES_MR__OPMOD">
        <value caption="Electronic Code Book mode" name="ECB" value="0x0"/>
        <value caption="Cipher Block Chaining mode" name="CBC" value="0x1"/>
        <value caption="Output Feedback mode" name="OFB" value="0x2"/>
        <value caption="Cipher Feedback mode" name="CFB" value="0x3"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CFBS">
        <value caption="64-bit" name="SIZE_64BIT" value="0x0"/>
        <value caption="32-bit" name="SIZE_32BIT" value="0x1"/>
        <value caption="16-bit" name="SIZE_16BIT" value="0x2"/>
        <value caption="8-bit" name="SIZE_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP1">
        <value caption="Countermeasure type 1 is disabled" name="NO_PAUSE" value="0"/>
        <value caption="Countermeasure type 1 is enabled" name="PAUSE" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP2">
        <value caption="Countermeasure type 2 is disabled" name="NO_DUMMY" value="0"/>
        <value caption="Countermeasure type 2 is enabled" name="DUMMY" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP3">
        <value caption="Countermeasure type 3 is disabled" name="NO_RESTART" value="0"/>
        <value caption="Countermeasure type 3 is enabled" name="RESTART" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP4">
        <value caption="Countermeasure type 4 is disabled" name="NO_IDLECURRENT" value="0"/>
        <value caption="Countermeasure type 4 is enabled" name="IDLECURRENT" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP5">
        <value caption="Countermeasure type 5 is disabled" name="NO_ADDACCESS" value="0"/>
        <value caption="Countermeasure type 5 is enabled" name="ADDACCESS" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_MR__CMTYP6">
        <value caption="Countermeasure type 6 is disabled" name="NO_UNIFORM" value="0"/>
        <value caption="Countermeasure type 6 is enabled" name="UNIFORM" value="1"/>
      </value-group>
      <value-group caption="" name="TDES_ISR__URAT">
        <value caption="Input Data Register written during the data processing when SMOD = 0x2 mode." name="IDR_WR_PROCESSING" value="0x0"/>
        <value caption="Output Data Register read during the data processing." name="ODR_RD_PROCESSING" value="0x1"/>
        <value caption="Mode Register written during the data processing." name="MR_WR_PROCESSING" value="0x2"/>
        <value caption="Write-only register read access." name="WOR_RD_ACCESS" value="0x3"/>
      </value-group>
    </module>
    <module caption="True Random Number Generator" name="TRNG" version="6334F">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enables the TRNG to Provide Random Values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Security Key" mask="0xFFFFFF00" name="KEY" values="TRNG_CR__KEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
        <register caption="Version Register" name="TRNG_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="TRNG_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524E47"/>
      </value-group>
    </module>
    <module caption="Two-wire Interface High Speed" name="TWIHS" version="11210S">
      <register-group name="TWIHS">
        <register caption="Control Register" name="TWIHS_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWIHS Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWIHS Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWIHS Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWIHS Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="TWIHS High-Speed Mode Enabled" mask="0x00000100" name="HSEN"/>
          <bitfield caption="TWIHS High-Speed Mode Disabled" mask="0x00000200" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register clear" mask="0x01000000" name="THRCLR"/>
          <bitfield caption="FSM Lock Clear" mask="0x04000000" name="LOCKCLR"/>
        </register>
        <register caption="Master Mode Register" name="TWIHS_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWIHS_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWIHS_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Slave Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Slave Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Slave Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="Internal Address Register" name="TWIHS_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWIHS_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Transfer Rate Clock Source" mask="0x00100000" name="CKSRC" values="TWIHS_CWGR__CKSRC"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x1F000000" name="HOLD"/>
        </register>
        <register caption="Status Register" name="TWIHS_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Transmission Completed (cleared by writing TWIHS_THR)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared by reading TWIHS_RHR)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing TWIHS_THR)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM"/>
          <bitfield caption="TWIHS Lock due to Frame Errors (cleared by writing a one to bit LOCKCLR in TWIHS_CR)" mask="0x00800000" name="LOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWIHS_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWIHS_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWIHS_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="Receive Holding Register" name="TWIHS_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="Transmit Holding Register" name="TWIHS_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="SMBus Timing Register" name="TWIHS_SMBTR" offset="0x38" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="Alternative Command Register" name="TWIHS_ACR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="Filter Register" name="TWIHS_FILTR" offset="0x44" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="PAD Filter Config" mask="0x00000004" name="PADFCFG"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="SleepWalking Matching Register" name="TWIHS_SWMR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Slave Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Slave Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Slave Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="Debug Register" name="TWIHS_DR" offset="0xD0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="Write Protection Mode Register" name="TWIHS_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TWIHS_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="TWIHS_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="TWIHS_VER" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="TWIHS_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TWIHS_CWGR__CKSRC">
        <value caption="Peripheral clock is used to generate the TWIHS baud rate." name="PERIPH_CK" value="0"/>
        <value caption="PMC PCKx is used to generate the TWIHS baud rate." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="TWIHS_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="Universal Asynchronous Receiver Transmitter" name="UART" version="6418P">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Rearm Time-out" mask="0x00000400" name="RETTO"/>
          <bitfield caption="Start Time-out" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Request Clear" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Debug Enable" mask="0x00008000" name="DBGE"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="UART_MR__FILTER"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Baud Rate Source Clock" mask="0x00001000" name="BRSRCCK" values="UART_MR__BRSRCCK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask Comparison Interrupt" mask="0x00008000" name="CMP"/>
        </register>
        <register caption="Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Time-out" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Comparison Match" mask="0x00008000" name="CMP"/>
          <bitfield caption="SleepWalking Enable Status" mask="0x00200000" name="SWES"/>
          <bitfield caption="Clock Request" mask="0x00400000" name="CLKREQ"/>
          <bitfield caption="Wake-Up Request" mask="0x00800000" name="WKUPREQ"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Comparison Register" name="UART_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="UART_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Receiver Time-out Register" name="UART_RTOR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Time-out Value" mask="0x000000FF" name="TO"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_WPMR__WPKEY"/>
        </register>
        <register caption="Version Register" name="UART_VERSION" offset="0x00FC" rw="R" size="4">
          <bitfield caption="Hardware Module Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="UART_MR__FILTER">
        <value caption="UART does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="UART_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="" name="UART_MR__BRSRCCK">
        <value caption="The baud rate is driven by the peripheral clock" name="PERIPH_CLK" value="0"/>
        <value caption="The baud rate is driven by a PMC programmable clock PCK (see section Power Management Controller (PMC))." name="PMC_PCK" value="1"/>
      </value-group>
      <value-group caption="" name="UART_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="UART_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="" name="UART_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
    </module>
    <module caption="USB High Speed Device Port" name="UDPHS" version="6227S">
      <register-group name="UDPHS">
        <register caption="UDPHS Control Register" name="UDPHS_CTRL" offset="0x00" rw="RW" size="4">
          <bitfield caption="UDPHS Address (cleared upon USB reset)" mask="0x0000007F" name="DEV_ADDR"/>
          <bitfield caption="Function Address Enable (cleared upon USB reset)" mask="0x00000080" name="FADDR_EN"/>
          <bitfield caption="UDPHS Enable" mask="0x00000100" name="EN_UDPHS"/>
          <bitfield caption="Detach Command" mask="0x00000200" name="DETACH"/>
          <bitfield caption="Send Remote Wake Up (cleared upon USB reset)" mask="0x00000400" name="REWAKEUP"/>
          <bitfield caption="Pull-Down Disable (cleared upon USB reset)" mask="0x00000800" name="PULLD_DIS"/>
        </register>
        <register caption="UDPHS Frame Number Register" name="UDPHS_FNUM" offset="0x04" rw="R" size="4">
          <bitfield caption="Microframe Number (cleared upon USB reset)" mask="0x00000007" name="MICRO_FRAME_NUM"/>
          <bitfield caption="Frame Number as defined in the Packet Field Formats (cleared upon USB reset)" mask="0x00003FF8" name="FRAME_NUMBER"/>
          <bitfield caption="Frame Number CRC Error (cleared upon USB reset)" mask="0x80000000" name="FNUM_ERR"/>
        </register>
        <register caption="UDPHS Interrupt Enable Register" name="UDPHS_IEN" offset="0x10" rw="RW" size="4">
          <bitfield caption="Suspend Interrupt Enable (cleared upon USB reset)" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro-SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="SOF Interrupt Enable (cleared upon USB reset)" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Enable (cleared upon USB reset)" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Enable (cleared upon USB reset)" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Enable (cleared upon USB reset)" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt Enable (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt Enable (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt Enable (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt Enable (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt Enable (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt Enable (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt Enable (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt Enable (cleared upon USB reset)" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt Enable (cleared upon USB reset)" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt Enable (cleared upon USB reset)" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt Enable (cleared upon USB reset)" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt Enable (cleared upon USB reset)" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt Enable (cleared upon USB reset)" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt Enable (cleared upon USB reset)" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt Enable (cleared upon USB reset)" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt Enable (cleared upon USB reset)" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable (cleared upon USB reset)" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable (cleared upon USB reset)" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable (cleared upon USB reset)" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable (cleared upon USB reset)" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable (cleared upon USB reset)" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable (cleared upon USB reset)" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable (cleared upon USB reset)" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Interrupt Status Register" name="UDPHS_INTSTA" offset="0x14" rw="R" size="4">
          <bitfield caption="Speed Status" mask="0x00000001" name="SPEED"/>
          <bitfield caption="Suspend Interrupt" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt (cleared upon USB reset)" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt (cleared upon USB reset)" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt (cleared upon USB reset)" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt (cleared upon USB reset)" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt (cleared upon USB reset)" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt (cleared upon USB reset)" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt (cleared upon USB reset)" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt (cleared upon USB reset)" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt (cleared upon USB reset)" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt (cleared upon USB reset)" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt (cleared upon USB reset)" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt (cleared upon USB reset)" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt (cleared upon USB reset)" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt (cleared upon USB reset)" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt (cleared upon USB reset)" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt (cleared upon USB reset)" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Clear Interrupt Register" name="UDPHS_CLRINT" offset="0x18" rw="W" size="4">
          <bitfield caption="Suspend Interrupt Clear" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt Clear" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt Clear" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Clear" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Clear" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Clear" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Clear" mask="0x00000080" name="UPSTR_RES"/>
        </register>
        <register caption="UDPHS Endpoints Reset Register" name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4">
          <bitfield caption="Endpoint 0 Reset" mask="0x00000001" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Reset" mask="0x00000002" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Reset" mask="0x00000004" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Reset" mask="0x00000008" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Reset" mask="0x00000010" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Reset" mask="0x00000020" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Reset" mask="0x00000040" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Reset" mask="0x00000080" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Reset" mask="0x00000100" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Reset" mask="0x00000200" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Reset" mask="0x00000400" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Reset" mask="0x00000800" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Reset" mask="0x00001000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Reset" mask="0x00002000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Reset" mask="0x00004000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Reset" mask="0x00008000" name="EPT_15"/>
        </register>
        <register caption="UDPHS Test SOF Counter Register" name="UDPHS_TSTSOFCNT" offset="0xD0" rw="RW" size="4">
          <bitfield caption="SOF Counter Max Value" mask="0x0000007F" name="SOFCNTMAX"/>
          <bitfield caption="SOF Counter Load" mask="0x00000080" name="SOFCTLOAD"/>
        </register>
        <register caption="UDPHS Test A Counter Register" name="UDPHS_TSTCNTA" offset="0xD4" rw="RW" size="4">
          <bitfield caption="A Counter Max Value" mask="0x00007FFF" name="CNTAMAX"/>
          <bitfield caption="A Counter Load" mask="0x00008000" name="CNTALOAD"/>
        </register>
        <register caption="UDPHS Test B Counter Register" name="UDPHS_TSTCNTB" offset="0xD8" rw="RW" size="4">
          <bitfield caption="B Counter Max Value" mask="0x00007FFF" name="CNTBMAX"/>
          <bitfield caption="B Counter Load" mask="0x00008000" name="CNTBLOAD"/>
        </register>
        <register caption="UDPHS Test Mode Register" name="UDPHS_TSTMODEREG" offset="0xDC" rw="RW" size="4">
          <bitfield caption="UDPHS Core TestModeReg" mask="0x0000003E" name="TSTMODE"/>
        </register>
        <register caption="UDPHS Test Register" name="UDPHS_TST" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Speed Configuration" mask="0x00000003" name="SPEED_CFG" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield caption="Test J Mode" mask="0x00000004" name="TST_J"/>
          <bitfield caption="Test K Mode" mask="0x00000008" name="TST_K"/>
          <bitfield caption="Test Packet Mode" mask="0x00000010" name="TST_PKT"/>
          <bitfield caption="OpMode2" mask="0x00000020" name="OPMODE2"/>
        </register>
        <register caption="UDPHS Version Register" name="UDPHS_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x0000FFFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 0)" name="UDPHS_EPTCFG0" offset="0x100" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG0__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG0__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG0__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 0)" name="UDPHS_EPTCTLENB0" offset="0x104" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 0)" name="UDPHS_EPTCTLDIS0" offset="0x108" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 0)" name="UDPHS_EPTCTL0" offset="0x10C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 0)" name="UDPHS_EPTSETSTA0" offset="0x114" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 0)" name="UDPHS_EPTCLRSTA0" offset="0x118" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 0)" name="UDPHS_EPTSTA0" offset="0x11C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 1)" name="UDPHS_EPTCFG1" offset="0x120" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG1__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG1__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG1__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 1)" name="UDPHS_EPTCTLENB1" offset="0x124" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 1)" name="UDPHS_EPTCTLDIS1" offset="0x128" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 1)" name="UDPHS_EPTCTL1" offset="0x12C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 1)" name="UDPHS_EPTSETSTA1" offset="0x134" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 1)" name="UDPHS_EPTCLRSTA1" offset="0x138" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 1)" name="UDPHS_EPTSTA1" offset="0x13C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA1__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA1__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 2)" name="UDPHS_EPTCFG2" offset="0x140" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG2__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG2__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG2__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 2)" name="UDPHS_EPTCTLENB2" offset="0x144" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 2)" name="UDPHS_EPTCTLDIS2" offset="0x148" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 2)" name="UDPHS_EPTCTL2" offset="0x14C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 2)" name="UDPHS_EPTSETSTA2" offset="0x154" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 2)" name="UDPHS_EPTCLRSTA2" offset="0x158" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 2)" name="UDPHS_EPTSTA2" offset="0x15C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA2__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA2__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 3)" name="UDPHS_EPTCFG3" offset="0x160" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG3__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG3__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG3__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 3)" name="UDPHS_EPTCTLENB3" offset="0x164" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 3)" name="UDPHS_EPTCTLDIS3" offset="0x168" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 3)" name="UDPHS_EPTCTL3" offset="0x16C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 3)" name="UDPHS_EPTSETSTA3" offset="0x174" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 3)" name="UDPHS_EPTCLRSTA3" offset="0x178" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 3)" name="UDPHS_EPTSTA3" offset="0x17C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA3__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA3__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 4)" name="UDPHS_EPTCFG4" offset="0x180" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG4__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG4__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG4__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 4)" name="UDPHS_EPTCTLENB4" offset="0x184" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 4)" name="UDPHS_EPTCTLDIS4" offset="0x188" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 4)" name="UDPHS_EPTCTL4" offset="0x18C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 4)" name="UDPHS_EPTSETSTA4" offset="0x194" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 4)" name="UDPHS_EPTCLRSTA4" offset="0x198" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 4)" name="UDPHS_EPTSTA4" offset="0x19C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA4__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA4__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 5)" name="UDPHS_EPTCFG5" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG5__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG5__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG5__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 5)" name="UDPHS_EPTCTLENB5" offset="0x1A4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 5)" name="UDPHS_EPTCTLDIS5" offset="0x1A8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 5)" name="UDPHS_EPTCTL5" offset="0x1AC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 5)" name="UDPHS_EPTSETSTA5" offset="0x1B4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 5)" name="UDPHS_EPTCLRSTA5" offset="0x1B8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 5)" name="UDPHS_EPTSTA5" offset="0x1BC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA5__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA5__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 6)" name="UDPHS_EPTCFG6" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG6__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG6__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG6__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 6)" name="UDPHS_EPTCTLENB6" offset="0x1C4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 6)" name="UDPHS_EPTCTLDIS6" offset="0x1C8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 6)" name="UDPHS_EPTCTL6" offset="0x1CC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 6)" name="UDPHS_EPTSETSTA6" offset="0x1D4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 6)" name="UDPHS_EPTCLRSTA6" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 6)" name="UDPHS_EPTSTA6" offset="0x1DC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA6__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA6__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 7)" name="UDPHS_EPTCFG7" offset="0x1E0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG7__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG7__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG7__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 7)" name="UDPHS_EPTCTLENB7" offset="0x1E4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 7)" name="UDPHS_EPTCTLDIS7" offset="0x1E8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 7)" name="UDPHS_EPTCTL7" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 7)" name="UDPHS_EPTSETSTA7" offset="0x1F4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 7)" name="UDPHS_EPTCLRSTA7" offset="0x1F8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 7)" name="UDPHS_EPTSTA7" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA7__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA7__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 8)" name="UDPHS_EPTCFG8" offset="0x200" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG8__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG8__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG8__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 8)" name="UDPHS_EPTCTLENB8" offset="0x204" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 8)" name="UDPHS_EPTCTLDIS8" offset="0x208" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 8)" name="UDPHS_EPTCTL8" offset="0x20C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 8)" name="UDPHS_EPTSETSTA8" offset="0x214" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 8)" name="UDPHS_EPTCLRSTA8" offset="0x218" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 8)" name="UDPHS_EPTSTA8" offset="0x21C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA8__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA8__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 9)" name="UDPHS_EPTCFG9" offset="0x220" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG9__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG9__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG9__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 9)" name="UDPHS_EPTCTLENB9" offset="0x224" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 9)" name="UDPHS_EPTCTLDIS9" offset="0x228" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 9)" name="UDPHS_EPTCTL9" offset="0x22C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 9)" name="UDPHS_EPTSETSTA9" offset="0x234" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 9)" name="UDPHS_EPTCLRSTA9" offset="0x238" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 9)" name="UDPHS_EPTSTA9" offset="0x23C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA9__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA9__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 10)" name="UDPHS_EPTCFG10" offset="0x240" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG10__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG10__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG10__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 10)" name="UDPHS_EPTCTLENB10" offset="0x244" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 10)" name="UDPHS_EPTCTLDIS10" offset="0x248" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 10)" name="UDPHS_EPTCTL10" offset="0x24C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 10)" name="UDPHS_EPTSETSTA10" offset="0x254" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 10)" name="UDPHS_EPTCLRSTA10" offset="0x258" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 10)" name="UDPHS_EPTSTA10" offset="0x25C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA10__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA10__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 11)" name="UDPHS_EPTCFG11" offset="0x260" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG11__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG11__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG11__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 11)" name="UDPHS_EPTCTLENB11" offset="0x264" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 11)" name="UDPHS_EPTCTLDIS11" offset="0x268" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 11)" name="UDPHS_EPTCTL11" offset="0x26C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 11)" name="UDPHS_EPTSETSTA11" offset="0x274" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 11)" name="UDPHS_EPTCLRSTA11" offset="0x278" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 11)" name="UDPHS_EPTSTA11" offset="0x27C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA11__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA11__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 12)" name="UDPHS_EPTCFG12" offset="0x280" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG12__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG12__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG12__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 12)" name="UDPHS_EPTCTLENB12" offset="0x284" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 12)" name="UDPHS_EPTCTLDIS12" offset="0x288" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 12)" name="UDPHS_EPTCTL12" offset="0x28C" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 12)" name="UDPHS_EPTSETSTA12" offset="0x294" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 12)" name="UDPHS_EPTCLRSTA12" offset="0x298" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 12)" name="UDPHS_EPTSTA12" offset="0x29C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA12__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA12__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 13)" name="UDPHS_EPTCFG13" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG13__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG13__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG13__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 13)" name="UDPHS_EPTCTLENB13" offset="0x2A4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 13)" name="UDPHS_EPTCTLDIS13" offset="0x2A8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 13)" name="UDPHS_EPTCTL13" offset="0x2AC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 13)" name="UDPHS_EPTSETSTA13" offset="0x2B4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 13)" name="UDPHS_EPTCLRSTA13" offset="0x2B8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 13)" name="UDPHS_EPTSTA13" offset="0x2BC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA13__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA13__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 14)" name="UDPHS_EPTCFG14" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG14__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG14__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG14__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 14)" name="UDPHS_EPTCTLENB14" offset="0x2C4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 14)" name="UDPHS_EPTCTLDIS14" offset="0x2C8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 14)" name="UDPHS_EPTCTL14" offset="0x2CC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 14)" name="UDPHS_EPTSETSTA14" offset="0x2D4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 14)" name="UDPHS_EPTCLRSTA14" offset="0x2D8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 14)" name="UDPHS_EPTSTA14" offset="0x2DC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA14__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA14__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 15)" name="UDPHS_EPTCFG15" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Endpoint Size (cleared upon USB reset)" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG15__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction (cleared upon USB reset)" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type (cleared upon USB reset)" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG15__EPT_TYPE"/>
          <bitfield caption="Number of Banks (cleared upon USB reset)" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG15__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe (cleared upon USB reset)" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 15)" name="UDPHS_EPTCTLENB15" offset="0x2E4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 15)" name="UDPHS_EPTCTLDIS15" offset="0x2E8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Disable" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 15)" name="UDPHS_EPTCTL15" offset="0x2EC" rw="R" size="4">
          <bitfield caption="Endpoint Enable (cleared upon USB reset)" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 15)" name="UDPHS_EPTSETSTA15" offset="0x2F4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TXRDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 15)" name="UDPHS_EPTCLRSTA15" offset="0x2F8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAKIN Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 15)" name="UDPHS_EPTSTA15" offset="0x2FC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request (cleared upon USB reset)" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing (cleared upon USB reset)" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA15__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error (cleared upon USB reset)" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x00000200" name="RXRDY_TXKL"/>
          <bitfield caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready (cleared upon USB reset)" mask="0x00000800" name="TXRDY"/>
          <bitfield caption="Received SETUP (cleared upon USB reset)" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Stall Sent (cleared upon USB reset)" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="NAK IN (cleared upon USB reset)" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK OUT (cleared upon USB reset)" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x00030000" name="CURBK_CTLDIR"/>
          <bitfield caption="Busy Bank Number (cleared upon USB reset)" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA15__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet (cleared upon USB reset)" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 0)" name="UDPHS_DMANXTDSC0" offset="0x300" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 0)" name="UDPHS_DMAADDRESS0" offset="0x304" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 0)" name="UDPHS_DMACONTROL0" offset="0x308" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 0)" name="UDPHS_DMASTATUS0" offset="0x30C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 1)" name="UDPHS_DMANXTDSC1" offset="0x310" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 1)" name="UDPHS_DMAADDRESS1" offset="0x314" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 1)" name="UDPHS_DMACONTROL1" offset="0x318" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 1)" name="UDPHS_DMASTATUS1" offset="0x31C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 2)" name="UDPHS_DMANXTDSC2" offset="0x320" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 2)" name="UDPHS_DMAADDRESS2" offset="0x324" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 2)" name="UDPHS_DMACONTROL2" offset="0x328" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 2)" name="UDPHS_DMASTATUS2" offset="0x32C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 3)" name="UDPHS_DMANXTDSC3" offset="0x330" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 3)" name="UDPHS_DMAADDRESS3" offset="0x334" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 3)" name="UDPHS_DMACONTROL3" offset="0x338" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 3)" name="UDPHS_DMASTATUS3" offset="0x33C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 4)" name="UDPHS_DMANXTDSC4" offset="0x340" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 4)" name="UDPHS_DMAADDRESS4" offset="0x344" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 4)" name="UDPHS_DMACONTROL4" offset="0x348" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 4)" name="UDPHS_DMASTATUS4" offset="0x34C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 5)" name="UDPHS_DMANXTDSC5" offset="0x350" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 5)" name="UDPHS_DMAADDRESS5" offset="0x354" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 5)" name="UDPHS_DMACONTROL5" offset="0x358" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 5)" name="UDPHS_DMASTATUS5" offset="0x35C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 6)" name="UDPHS_DMANXTDSC6" offset="0x360" rw="RW" size="4">
          <bitfield caption="Next Descriptor Address" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 6)" name="UDPHS_DMAADDRESS6" offset="0x364" rw="RW" size="4">
          <bitfield caption="Buffer Address" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 6)" name="UDPHS_DMACONTROL6" offset="0x368" rw="RW" size="4">
          <bitfield caption="(Channel Enable Command)" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 6)" name="UDPHS_DMASTATUS6" offset="0x36C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <value-group caption="" name="UDPHS_TST__SPEED_CFG">
        <value caption="Normal mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode." name="NORMAL" value="0x0"/>
        <value caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." name="HIGH_SPEED" value="0x2"/>
        <value caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." name="FULL_SPEED" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA0__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA0__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA1__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA1__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA2__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA2__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA3__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA3__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA4__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA4__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA5__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA5__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA6__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA6__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA7__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA7__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA8__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA8__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA9__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA9__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA10__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA10__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA11__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA11__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA12__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA12__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA13__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA13__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA14__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA14__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA15__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="DATA2" value="0x2"/>
        <value caption="Reserved for High Bandwidth Isochronous Endpoint" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA15__BUSY_BANK_STA">
        <value caption="All banks are free" name="_0BUSYBANK" value="0x0"/>
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x1"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x2"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x3"/>
      </value-group>
    </module>
    <module caption="Watchdog Timer" name="WDT" version="6080I">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Reset Processor" mask="0x00004000" name="WDRPROC"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow (cleared on read)" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error (cleared on read)" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
      <value-group caption="" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Extensible DMA Controller" name="XDMAC" version="11161E">
      <register-group name="XDMAC">
        <register caption="Global Type Register" name="XDMAC_GTYPE" offset="0x00" rw="RW" size="4">
          <bitfield caption="Number of Channels Minus One" mask="0x0000001F" name="NB_CH"/>
          <bitfield caption="Number of Bytes" mask="0x0000FFE0" name="FIFO_SZ"/>
          <bitfield caption="Number of Peripheral Requests Minus One" mask="0x007F0000" name="NB_REQ"/>
        </register>
        <register caption="Global Configuration Register" name="XDMAC_GCFG" offset="0x04" rw="R" size="4">
          <bitfield caption="Configuration Registers Clock Gating Disable" mask="0x00000001" name="CGDISREG"/>
          <bitfield caption="Pipeline Clock Gating Disable" mask="0x00000002" name="CGDISPIPE"/>
          <bitfield caption="FIFO Clock Gating Disable" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Bus Interface Clock Gating Disable" mask="0x00000008" name="CGDISIF"/>
          <bitfield caption="Boundary X Kilobyte Enable" mask="0x00000100" name="BXKBEN"/>
        </register>
        <register caption="Global Weighted Arbiter Configuration Register" name="XDMAC_GWAC" offset="0x08" rw="RW" size="4">
          <bitfield caption="Pool Weight 0" mask="0x0000000F" name="PW0"/>
          <bitfield caption="Pool Weight 1" mask="0x000000F0" name="PW1"/>
          <bitfield caption="Pool Weight 2" mask="0x00000F00" name="PW2"/>
          <bitfield caption="Pool Weight 3" mask="0x0000F000" name="PW3"/>
        </register>
        <register caption="Global Interrupt Enable Register" name="XDMAC_GIE" offset="0x0C" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Enable Bit" mask="0x00000001" name="IE0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Enable Bit" mask="0x00000002" name="IE1"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Enable Bit" mask="0x00000010" name="IE4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Enable Bit" mask="0x00000020" name="IE5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Enable Bit" mask="0x00000040" name="IE6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Enable Bit" mask="0x00000080" name="IE7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Enable Bit" mask="0x00000100" name="IE8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Enable Bit" mask="0x00000200" name="IE9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Enable Bit" mask="0x00000400" name="IE10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Enable Bit" mask="0x00000800" name="IE11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Enable Bit" mask="0x00001000" name="IE12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Enable Bit" mask="0x00002000" name="IE13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Enable Bit" mask="0x00004000" name="IE14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Enable Bit" mask="0x00008000" name="IE15"/>
        </register>
        <register caption="Global Interrupt Disable Register" name="XDMAC_GID" offset="0x10" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Disable Bit" mask="0x00000001" name="ID0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Disable Bit" mask="0x00000002" name="ID1"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Disable Bit" mask="0x00000010" name="ID4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Disable Bit" mask="0x00000020" name="ID5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Disable Bit" mask="0x00000040" name="ID6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Disable Bit" mask="0x00000080" name="ID7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Disable Bit" mask="0x00000100" name="ID8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Disable Bit" mask="0x00000200" name="ID9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Disable Bit" mask="0x00000400" name="ID10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Disable Bit" mask="0x00000800" name="ID11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Disable Bit" mask="0x00001000" name="ID12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Disable Bit" mask="0x00002000" name="ID13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Disable Bit" mask="0x00004000" name="ID14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Disable Bit" mask="0x00008000" name="ID15"/>
        </register>
        <register caption="Global Interrupt Mask Register" name="XDMAC_GIM" offset="0x14" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Mask Bit" mask="0x00000001" name="IM0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Mask Bit" mask="0x00000002" name="IM1"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Mask Bit" mask="0x00000010" name="IM4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Mask Bit" mask="0x00000020" name="IM5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Mask Bit" mask="0x00000040" name="IM6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Mask Bit" mask="0x00000080" name="IM7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Mask Bit" mask="0x00000100" name="IM8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Mask Bit" mask="0x00000200" name="IM9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Mask Bit" mask="0x00000400" name="IM10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Mask Bit" mask="0x00000800" name="IM11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Mask Bit" mask="0x00001000" name="IM12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Mask Bit" mask="0x00002000" name="IM13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Mask Bit" mask="0x00004000" name="IM14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Mask Bit" mask="0x00008000" name="IM15"/>
        </register>
        <register caption="Global Interrupt Status Register" name="XDMAC_GIS" offset="0x18" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Status Bit" mask="0x00000001" name="IS0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Status Bit" mask="0x00000002" name="IS1"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Status Bit" mask="0x00000010" name="IS4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Status Bit" mask="0x00000020" name="IS5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Status Bit" mask="0x00000040" name="IS6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Status Bit" mask="0x00000080" name="IS7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Status Bit" mask="0x00000100" name="IS8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Status Bit" mask="0x00000200" name="IS9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Status Bit" mask="0x00000400" name="IS10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Status Bit" mask="0x00000800" name="IS11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Status Bit" mask="0x00001000" name="IS12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Status Bit" mask="0x00002000" name="IS13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Status Bit" mask="0x00004000" name="IS14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Status Bit" mask="0x00008000" name="IS15"/>
        </register>
        <register caption="Global Channel Enable Register" name="XDMAC_GE" offset="0x1C" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Enable Bit" mask="0x00000001" name="EN0"/>
          <bitfield caption="XDMAC Channel 1 Enable Bit" mask="0x00000002" name="EN1"/>
          <bitfield caption="XDMAC Channel 4 Enable Bit" mask="0x00000010" name="EN4"/>
          <bitfield caption="XDMAC Channel 5 Enable Bit" mask="0x00000020" name="EN5"/>
          <bitfield caption="XDMAC Channel 6 Enable Bit" mask="0x00000040" name="EN6"/>
          <bitfield caption="XDMAC Channel 7 Enable Bit" mask="0x00000080" name="EN7"/>
          <bitfield caption="XDMAC Channel 8 Enable Bit" mask="0x00000100" name="EN8"/>
          <bitfield caption="XDMAC Channel 9 Enable Bit" mask="0x00000200" name="EN9"/>
          <bitfield caption="XDMAC Channel 10 Enable Bit" mask="0x00000400" name="EN10"/>
          <bitfield caption="XDMAC Channel 11 Enable Bit" mask="0x00000800" name="EN11"/>
          <bitfield caption="XDMAC Channel 12 Enable Bit" mask="0x00001000" name="EN12"/>
          <bitfield caption="XDMAC Channel 13 Enable Bit" mask="0x00002000" name="EN13"/>
          <bitfield caption="XDMAC Channel 14 Enable Bit" mask="0x00004000" name="EN14"/>
          <bitfield caption="XDMAC Channel 15 Enable Bit" mask="0x00008000" name="EN15"/>
        </register>
        <register caption="Global Channel Disable Register" name="XDMAC_GD" offset="0x20" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Disable Bit" mask="0x00000001" name="DI0"/>
          <bitfield caption="XDMAC Channel 1 Disable Bit" mask="0x00000002" name="DI1"/>
          <bitfield caption="XDMAC Channel 4 Disable Bit" mask="0x00000010" name="DI4"/>
          <bitfield caption="XDMAC Channel 5 Disable Bit" mask="0x00000020" name="DI5"/>
          <bitfield caption="XDMAC Channel 6 Disable Bit" mask="0x00000040" name="DI6"/>
          <bitfield caption="XDMAC Channel 7 Disable Bit" mask="0x00000080" name="DI7"/>
          <bitfield caption="XDMAC Channel 8 Disable Bit" mask="0x00000100" name="DI8"/>
          <bitfield caption="XDMAC Channel 9 Disable Bit" mask="0x00000200" name="DI9"/>
          <bitfield caption="XDMAC Channel 10 Disable Bit" mask="0x00000400" name="DI10"/>
          <bitfield caption="XDMAC Channel 11 Disable Bit" mask="0x00000800" name="DI11"/>
          <bitfield caption="XDMAC Channel 12 Disable Bit" mask="0x00001000" name="DI12"/>
          <bitfield caption="XDMAC Channel 13 Disable Bit" mask="0x00002000" name="DI13"/>
          <bitfield caption="XDMAC Channel 14 Disable Bit" mask="0x00004000" name="DI14"/>
          <bitfield caption="XDMAC Channel 15 Disable Bit" mask="0x00008000" name="DI15"/>
        </register>
        <register caption="Global Channel Status Register" name="XDMAC_GS" offset="0x24" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Status Bit" mask="0x00000001" name="ST0"/>
          <bitfield caption="XDMAC Channel 1 Status Bit" mask="0x00000002" name="ST1"/>
          <bitfield caption="XDMAC Channel 4 Status Bit" mask="0x00000010" name="ST4"/>
          <bitfield caption="XDMAC Channel 5 Status Bit" mask="0x00000020" name="ST5"/>
          <bitfield caption="XDMAC Channel 6 Status Bit" mask="0x00000040" name="ST6"/>
          <bitfield caption="XDMAC Channel 7 Status Bit" mask="0x00000080" name="ST7"/>
          <bitfield caption="XDMAC Channel 8 Status Bit" mask="0x00000100" name="ST8"/>
          <bitfield caption="XDMAC Channel 9 Status Bit" mask="0x00000200" name="ST9"/>
          <bitfield caption="XDMAC Channel 10 Status Bit" mask="0x00000400" name="ST10"/>
          <bitfield caption="XDMAC Channel 11 Status Bit" mask="0x00000800" name="ST11"/>
          <bitfield caption="XDMAC Channel 12 Status Bit" mask="0x00001000" name="ST12"/>
          <bitfield caption="XDMAC Channel 13 Status Bit" mask="0x00002000" name="ST13"/>
          <bitfield caption="XDMAC Channel 14 Status Bit" mask="0x00004000" name="ST14"/>
          <bitfield caption="XDMAC Channel 15 Status Bit" mask="0x00008000" name="ST15"/>
        </register>
        <register caption="Global Channel Read Suspend Register" name="XDMAC_GRS" offset="0x28" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Read Suspend Bit" mask="0x00000001" name="RS0"/>
          <bitfield caption="XDMAC Channel 1 Read Suspend Bit" mask="0x00000002" name="RS1"/>
          <bitfield caption="XDMAC Channel 4 Read Suspend Bit" mask="0x00000010" name="RS4"/>
          <bitfield caption="XDMAC Channel 5 Read Suspend Bit" mask="0x00000020" name="RS5"/>
          <bitfield caption="XDMAC Channel 6 Read Suspend Bit" mask="0x00000040" name="RS6"/>
          <bitfield caption="XDMAC Channel 7 Read Suspend Bit" mask="0x00000080" name="RS7"/>
          <bitfield caption="XDMAC Channel 8 Read Suspend Bit" mask="0x00000100" name="RS8"/>
          <bitfield caption="XDMAC Channel 9 Read Suspend Bit" mask="0x00000200" name="RS9"/>
          <bitfield caption="XDMAC Channel 10 Read Suspend Bit" mask="0x00000400" name="RS10"/>
          <bitfield caption="XDMAC Channel 11 Read Suspend Bit" mask="0x00000800" name="RS11"/>
          <bitfield caption="XDMAC Channel 12 Read Suspend Bit" mask="0x00001000" name="RS12"/>
          <bitfield caption="XDMAC Channel 13 Read Suspend Bit" mask="0x00002000" name="RS13"/>
          <bitfield caption="XDMAC Channel 14 Read Suspend Bit" mask="0x00004000" name="RS14"/>
          <bitfield caption="XDMAC Channel 15 Read Suspend Bit" mask="0x00008000" name="RS15"/>
        </register>
        <register caption="Global Channel Write Suspend Register" name="XDMAC_GWS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Write Suspend Bit" mask="0x00000001" name="WS0"/>
          <bitfield caption="XDMAC Channel 1 Write Suspend Bit" mask="0x00000002" name="WS1"/>
          <bitfield caption="XDMAC Channel 4 Write Suspend Bit" mask="0x00000010" name="WS4"/>
          <bitfield caption="XDMAC Channel 5 Write Suspend Bit" mask="0x00000020" name="WS5"/>
          <bitfield caption="XDMAC Channel 6 Write Suspend Bit" mask="0x00000040" name="WS6"/>
          <bitfield caption="XDMAC Channel 7 Write Suspend Bit" mask="0x00000080" name="WS7"/>
          <bitfield caption="XDMAC Channel 8 Write Suspend Bit" mask="0x00000100" name="WS8"/>
          <bitfield caption="XDMAC Channel 9 Write Suspend Bit" mask="0x00000200" name="WS9"/>
          <bitfield caption="XDMAC Channel 10 Write Suspend Bit" mask="0x00000400" name="WS10"/>
          <bitfield caption="XDMAC Channel 11 Write Suspend Bit" mask="0x00000800" name="WS11"/>
          <bitfield caption="XDMAC Channel 12 Write Suspend Bit" mask="0x00001000" name="WS12"/>
          <bitfield caption="XDMAC Channel 13 Write Suspend Bit" mask="0x00002000" name="WS13"/>
          <bitfield caption="XDMAC Channel 14 Write Suspend Bit" mask="0x00004000" name="WS14"/>
          <bitfield caption="XDMAC Channel 15 Write Suspend Bit" mask="0x00008000" name="WS15"/>
        </register>
        <register caption="Global Channel Read Write Suspend Register" name="XDMAC_GRWS" offset="0x30" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Suspend Bit" mask="0x00000001" name="RWS0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Suspend Bit" mask="0x00000002" name="RWS1"/>
          <bitfield caption="XDMAC Channel 4 Read Write Suspend Bit" mask="0x00000010" name="RWS4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Suspend Bit" mask="0x00000020" name="RWS5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Suspend Bit" mask="0x00000040" name="RWS6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Suspend Bit" mask="0x00000080" name="RWS7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Suspend Bit" mask="0x00000100" name="RWS8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Suspend Bit" mask="0x00000200" name="RWS9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Suspend Bit" mask="0x00000400" name="RWS10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Suspend Bit" mask="0x00000800" name="RWS11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Suspend Bit" mask="0x00001000" name="RWS12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Suspend Bit" mask="0x00002000" name="RWS13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Suspend Bit" mask="0x00004000" name="RWS14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Suspend Bit" mask="0x00008000" name="RWS15"/>
        </register>
        <register caption="Global Channel Read Write Resume Register" name="XDMAC_GRWR" offset="0x34" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Resume Bit" mask="0x00000001" name="RWR0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Resume Bit" mask="0x00000002" name="RWR1"/>
          <bitfield caption="XDMAC Channel 4 Read Write Resume Bit" mask="0x00000010" name="RWR4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Resume Bit" mask="0x00000020" name="RWR5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Resume Bit" mask="0x00000040" name="RWR6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Resume Bit" mask="0x00000080" name="RWR7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Resume Bit" mask="0x00000100" name="RWR8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Resume Bit" mask="0x00000200" name="RWR9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Resume Bit" mask="0x00000400" name="RWR10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Resume Bit" mask="0x00000800" name="RWR11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Resume Bit" mask="0x00001000" name="RWR12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Resume Bit" mask="0x00002000" name="RWR13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Resume Bit" mask="0x00004000" name="RWR14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Resume Bit" mask="0x00008000" name="RWR15"/>
        </register>
        <register caption="Global Channel Software Request Register" name="XDMAC_GSWR" offset="0x38" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Bit" mask="0x00000001" name="SWREQ0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Bit" mask="0x00000002" name="SWREQ1"/>
          <bitfield caption="XDMAC Channel 4 Software Request Bit" mask="0x00000010" name="SWREQ4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Bit" mask="0x00000020" name="SWREQ5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Bit" mask="0x00000040" name="SWREQ6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Bit" mask="0x00000080" name="SWREQ7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Bit" mask="0x00000100" name="SWREQ8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Bit" mask="0x00000200" name="SWREQ9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Bit" mask="0x00000400" name="SWREQ10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Bit" mask="0x00000800" name="SWREQ11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Bit" mask="0x00001000" name="SWREQ12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Bit" mask="0x00002000" name="SWREQ13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Bit" mask="0x00004000" name="SWREQ14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Bit" mask="0x00008000" name="SWREQ15"/>
        </register>
        <register caption="Global Channel Software Request Status Register" name="XDMAC_GSWS" offset="0x3C" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Status Bit" mask="0x00000001" name="SWRS0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Status Bit" mask="0x00000002" name="SWRS1"/>
          <bitfield caption="XDMAC Channel 4 Software Request Status Bit" mask="0x00000010" name="SWRS4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Status Bit" mask="0x00000020" name="SWRS5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Status Bit" mask="0x00000040" name="SWRS6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Status Bit" mask="0x00000080" name="SWRS7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Status Bit" mask="0x00000100" name="SWRS8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Status Bit" mask="0x00000200" name="SWRS9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Status Bit" mask="0x00000400" name="SWRS10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Status Bit" mask="0x00000800" name="SWRS11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Status Bit" mask="0x00001000" name="SWRS12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Status Bit" mask="0x00002000" name="SWRS13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Status Bit" mask="0x00004000" name="SWRS14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Status Bit" mask="0x00008000" name="SWRS15"/>
        </register>
        <register caption="Global Channel Software Flush Request Register" name="XDMAC_GSWF" offset="0x40" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Flush Request Bit" mask="0x00000001" name="SWF0"/>
          <bitfield caption="XDMAC Channel 1 Software Flush Request Bit" mask="0x00000002" name="SWF1"/>
          <bitfield caption="XDMAC Channel 4 Software Flush Request Bit" mask="0x00000010" name="SWF4"/>
          <bitfield caption="XDMAC Channel 5 Software Flush Request Bit" mask="0x00000020" name="SWF5"/>
          <bitfield caption="XDMAC Channel 6 Software Flush Request Bit" mask="0x00000040" name="SWF6"/>
          <bitfield caption="XDMAC Channel 7 Software Flush Request Bit" mask="0x00000080" name="SWF7"/>
          <bitfield caption="XDMAC Channel 8 Software Flush Request Bit" mask="0x00000100" name="SWF8"/>
          <bitfield caption="XDMAC Channel 9 Software Flush Request Bit" mask="0x00000200" name="SWF9"/>
          <bitfield caption="XDMAC Channel 10 Software Flush Request Bit" mask="0x00000400" name="SWF10"/>
          <bitfield caption="XDMAC Channel 11 Software Flush Request Bit" mask="0x00000800" name="SWF11"/>
          <bitfield caption="XDMAC Channel 12 Software Flush Request Bit" mask="0x00001000" name="SWF12"/>
          <bitfield caption="XDMAC Channel 13 Software Flush Request Bit" mask="0x00002000" name="SWF13"/>
          <bitfield caption="XDMAC Channel 14 Software Flush Request Bit" mask="0x00004000" name="SWF14"/>
          <bitfield caption="XDMAC Channel 15 Software Flush Request Bit" mask="0x00008000" name="SWF15"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 0)" name="XDMAC_CIE0" offset="0x50" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 0)" name="XDMAC_CID0" offset="0x54" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 0)" name="XDMAC_CIM0" offset="0x58" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 0)" name="XDMAC_CIS0" offset="0x5C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 0)" name="XDMAC_CSA0" offset="0x60" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 0)" name="XDMAC_CDA0" offset="0x64" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 0)" name="XDMAC_CNDA0" offset="0x68" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 0)" name="XDMAC_CNDC0" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC0__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC0__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC0__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC0__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 0)" name="XDMAC_CUBC0" offset="0x70" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 0)" name="XDMAC_CBC0" offset="0x74" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 0)" name="XDMAC_CC0" offset="0x78" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC0__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC0__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC0__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC0__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC0__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC0__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC0__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC0__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC0__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC0__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC0__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC0__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC0__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC0__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC0__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 0)" name="XDMAC_CDS_MSP0" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 0)" name="XDMAC_CSUS0" offset="0x80" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 0)" name="XDMAC_CDUS0" offset="0x84" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 1)" name="XDMAC_CIE1" offset="0x90" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 1)" name="XDMAC_CID1" offset="0x94" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 1)" name="XDMAC_CIM1" offset="0x98" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 1)" name="XDMAC_CIS1" offset="0x9C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 1)" name="XDMAC_CSA1" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 1)" name="XDMAC_CDA1" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 1)" name="XDMAC_CNDA1" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 1)" name="XDMAC_CNDC1" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC1__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC1__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC1__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC1__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 1)" name="XDMAC_CUBC1" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 1)" name="XDMAC_CBC1" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 1)" name="XDMAC_CC1" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC1__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC1__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC1__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC1__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC1__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC1__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC1__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC1__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC1__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC1__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC1__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC1__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC1__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC1__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC1__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 1)" name="XDMAC_CDS_MSP1" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 1)" name="XDMAC_CSUS1" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 1)" name="XDMAC_CDUS1" offset="0xC4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 2)" name="XDMAC_CIE2" offset="0xD0" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 2)" name="XDMAC_CID2" offset="0xD4" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 2)" name="XDMAC_CIM2" offset="0xD8" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 2)" name="XDMAC_CIS2" offset="0xDC" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 2)" name="XDMAC_CSA2" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 2)" name="XDMAC_CDA2" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 2)" name="XDMAC_CNDA2" offset="0xE8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 2)" name="XDMAC_CNDC2" offset="0xEC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC2__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC2__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC2__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC2__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 2)" name="XDMAC_CUBC2" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 2)" name="XDMAC_CBC2" offset="0xF4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 2)" name="XDMAC_CC2" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC2__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC2__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC2__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC2__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC2__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC2__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC2__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC2__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC2__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC2__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC2__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC2__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC2__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC2__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC2__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 2)" name="XDMAC_CDS_MSP2" offset="0xFC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 2)" name="XDMAC_CSUS2" offset="0x100" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 2)" name="XDMAC_CDUS2" offset="0x104" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 3)" name="XDMAC_CIE3" offset="0x110" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 3)" name="XDMAC_CID3" offset="0x114" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 3)" name="XDMAC_CIM3" offset="0x118" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 3)" name="XDMAC_CIS3" offset="0x11C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 3)" name="XDMAC_CSA3" offset="0x120" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 3)" name="XDMAC_CDA3" offset="0x124" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 3)" name="XDMAC_CNDA3" offset="0x128" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 3)" name="XDMAC_CNDC3" offset="0x12C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC3__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC3__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC3__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC3__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 3)" name="XDMAC_CUBC3" offset="0x130" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 3)" name="XDMAC_CBC3" offset="0x134" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 3)" name="XDMAC_CC3" offset="0x138" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC3__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC3__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC3__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC3__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC3__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC3__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC3__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC3__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC3__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC3__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC3__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC3__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC3__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC3__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC3__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 3)" name="XDMAC_CDS_MSP3" offset="0x13C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 3)" name="XDMAC_CSUS3" offset="0x140" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 3)" name="XDMAC_CDUS3" offset="0x144" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 4)" name="XDMAC_CIE4" offset="0x150" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 4)" name="XDMAC_CID4" offset="0x154" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 4)" name="XDMAC_CIM4" offset="0x158" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 4)" name="XDMAC_CIS4" offset="0x15C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 4)" name="XDMAC_CSA4" offset="0x160" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 4)" name="XDMAC_CDA4" offset="0x164" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 4)" name="XDMAC_CNDA4" offset="0x168" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 4)" name="XDMAC_CNDC4" offset="0x16C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC4__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC4__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC4__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC4__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 4)" name="XDMAC_CUBC4" offset="0x170" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 4)" name="XDMAC_CBC4" offset="0x174" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 4)" name="XDMAC_CC4" offset="0x178" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC4__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC4__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC4__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC4__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC4__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC4__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC4__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC4__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC4__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC4__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC4__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC4__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC4__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC4__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC4__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 4)" name="XDMAC_CDS_MSP4" offset="0x17C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 4)" name="XDMAC_CSUS4" offset="0x180" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 4)" name="XDMAC_CDUS4" offset="0x184" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 5)" name="XDMAC_CIE5" offset="0x190" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 5)" name="XDMAC_CID5" offset="0x194" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 5)" name="XDMAC_CIM5" offset="0x198" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 5)" name="XDMAC_CIS5" offset="0x19C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 5)" name="XDMAC_CSA5" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 5)" name="XDMAC_CDA5" offset="0x1A4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 5)" name="XDMAC_CNDA5" offset="0x1A8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 5)" name="XDMAC_CNDC5" offset="0x1AC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC5__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC5__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC5__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC5__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 5)" name="XDMAC_CUBC5" offset="0x1B0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 5)" name="XDMAC_CBC5" offset="0x1B4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 5)" name="XDMAC_CC5" offset="0x1B8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC5__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC5__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC5__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC5__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC5__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC5__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC5__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC5__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC5__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC5__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC5__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC5__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC5__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC5__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC5__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 5)" name="XDMAC_CDS_MSP5" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 5)" name="XDMAC_CSUS5" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 5)" name="XDMAC_CDUS5" offset="0x1C4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 6)" name="XDMAC_CIE6" offset="0x1D0" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 6)" name="XDMAC_CID6" offset="0x1D4" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 6)" name="XDMAC_CIM6" offset="0x1D8" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 6)" name="XDMAC_CIS6" offset="0x1DC" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 6)" name="XDMAC_CSA6" offset="0x1E0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 6)" name="XDMAC_CDA6" offset="0x1E4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 6)" name="XDMAC_CNDA6" offset="0x1E8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 6)" name="XDMAC_CNDC6" offset="0x1EC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC6__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC6__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC6__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC6__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 6)" name="XDMAC_CUBC6" offset="0x1F0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 6)" name="XDMAC_CBC6" offset="0x1F4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 6)" name="XDMAC_CC6" offset="0x1F8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC6__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC6__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC6__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC6__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC6__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC6__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC6__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC6__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC6__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC6__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC6__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC6__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC6__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC6__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC6__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 6)" name="XDMAC_CDS_MSP6" offset="0x1FC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 6)" name="XDMAC_CSUS6" offset="0x200" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 6)" name="XDMAC_CDUS6" offset="0x204" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 7)" name="XDMAC_CIE7" offset="0x210" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 7)" name="XDMAC_CID7" offset="0x214" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 7)" name="XDMAC_CIM7" offset="0x218" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 7)" name="XDMAC_CIS7" offset="0x21C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 7)" name="XDMAC_CSA7" offset="0x220" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 7)" name="XDMAC_CDA7" offset="0x224" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 7)" name="XDMAC_CNDA7" offset="0x228" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 7)" name="XDMAC_CNDC7" offset="0x22C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC7__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC7__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC7__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC7__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 7)" name="XDMAC_CUBC7" offset="0x230" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 7)" name="XDMAC_CBC7" offset="0x234" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 7)" name="XDMAC_CC7" offset="0x238" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC7__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC7__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC7__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC7__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC7__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC7__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC7__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC7__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC7__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC7__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC7__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC7__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC7__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC7__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC7__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 7)" name="XDMAC_CDS_MSP7" offset="0x23C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 7)" name="XDMAC_CSUS7" offset="0x240" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 7)" name="XDMAC_CDUS7" offset="0x244" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 8)" name="XDMAC_CIE8" offset="0x250" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 8)" name="XDMAC_CID8" offset="0x254" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 8)" name="XDMAC_CIM8" offset="0x258" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 8)" name="XDMAC_CIS8" offset="0x25C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 8)" name="XDMAC_CSA8" offset="0x260" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 8)" name="XDMAC_CDA8" offset="0x264" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 8)" name="XDMAC_CNDA8" offset="0x268" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 8)" name="XDMAC_CNDC8" offset="0x26C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC8__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC8__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC8__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC8__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 8)" name="XDMAC_CUBC8" offset="0x270" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 8)" name="XDMAC_CBC8" offset="0x274" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 8)" name="XDMAC_CC8" offset="0x278" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC8__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC8__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC8__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC8__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC8__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC8__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC8__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC8__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC8__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC8__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC8__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC8__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC8__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC8__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC8__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 8)" name="XDMAC_CDS_MSP8" offset="0x27C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 8)" name="XDMAC_CSUS8" offset="0x280" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 8)" name="XDMAC_CDUS8" offset="0x284" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 9)" name="XDMAC_CIE9" offset="0x290" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 9)" name="XDMAC_CID9" offset="0x294" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 9)" name="XDMAC_CIM9" offset="0x298" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 9)" name="XDMAC_CIS9" offset="0x29C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 9)" name="XDMAC_CSA9" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 9)" name="XDMAC_CDA9" offset="0x2A4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 9)" name="XDMAC_CNDA9" offset="0x2A8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 9)" name="XDMAC_CNDC9" offset="0x2AC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC9__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC9__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC9__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC9__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 9)" name="XDMAC_CUBC9" offset="0x2B0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 9)" name="XDMAC_CBC9" offset="0x2B4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 9)" name="XDMAC_CC9" offset="0x2B8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC9__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC9__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC9__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC9__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC9__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC9__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC9__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC9__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC9__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC9__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC9__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC9__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC9__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC9__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC9__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 9)" name="XDMAC_CDS_MSP9" offset="0x2BC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 9)" name="XDMAC_CSUS9" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 9)" name="XDMAC_CDUS9" offset="0x2C4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 10)" name="XDMAC_CIE10" offset="0x2D0" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 10)" name="XDMAC_CID10" offset="0x2D4" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 10)" name="XDMAC_CIM10" offset="0x2D8" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 10)" name="XDMAC_CIS10" offset="0x2DC" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 10)" name="XDMAC_CSA10" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 10)" name="XDMAC_CDA10" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 10)" name="XDMAC_CNDA10" offset="0x2E8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 10)" name="XDMAC_CNDC10" offset="0x2EC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC10__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC10__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC10__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC10__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 10)" name="XDMAC_CUBC10" offset="0x2F0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 10)" name="XDMAC_CBC10" offset="0x2F4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 10)" name="XDMAC_CC10" offset="0x2F8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC10__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC10__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC10__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC10__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC10__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC10__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC10__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC10__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC10__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC10__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC10__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC10__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC10__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC10__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC10__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 10)" name="XDMAC_CDS_MSP10" offset="0x2FC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 10)" name="XDMAC_CSUS10" offset="0x300" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 10)" name="XDMAC_CDUS10" offset="0x304" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 11)" name="XDMAC_CIE11" offset="0x310" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 11)" name="XDMAC_CID11" offset="0x314" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 11)" name="XDMAC_CIM11" offset="0x318" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 11)" name="XDMAC_CIS11" offset="0x31C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 11)" name="XDMAC_CSA11" offset="0x320" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 11)" name="XDMAC_CDA11" offset="0x324" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 11)" name="XDMAC_CNDA11" offset="0x328" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 11)" name="XDMAC_CNDC11" offset="0x32C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC11__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC11__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC11__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC11__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 11)" name="XDMAC_CUBC11" offset="0x330" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 11)" name="XDMAC_CBC11" offset="0x334" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 11)" name="XDMAC_CC11" offset="0x338" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC11__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC11__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC11__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC11__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC11__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC11__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC11__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC11__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC11__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC11__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC11__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC11__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC11__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC11__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC11__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 11)" name="XDMAC_CDS_MSP11" offset="0x33C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 11)" name="XDMAC_CSUS11" offset="0x340" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 11)" name="XDMAC_CDUS11" offset="0x344" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 12)" name="XDMAC_CIE12" offset="0x350" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 12)" name="XDMAC_CID12" offset="0x354" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 12)" name="XDMAC_CIM12" offset="0x358" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 12)" name="XDMAC_CIS12" offset="0x35C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 12)" name="XDMAC_CSA12" offset="0x360" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 12)" name="XDMAC_CDA12" offset="0x364" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 12)" name="XDMAC_CNDA12" offset="0x368" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 12)" name="XDMAC_CNDC12" offset="0x36C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC12__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC12__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC12__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC12__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 12)" name="XDMAC_CUBC12" offset="0x370" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 12)" name="XDMAC_CBC12" offset="0x374" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 12)" name="XDMAC_CC12" offset="0x378" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC12__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC12__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC12__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC12__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC12__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC12__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC12__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC12__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC12__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC12__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC12__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC12__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC12__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC12__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC12__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 12)" name="XDMAC_CDS_MSP12" offset="0x37C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 12)" name="XDMAC_CSUS12" offset="0x380" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 12)" name="XDMAC_CDUS12" offset="0x384" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 13)" name="XDMAC_CIE13" offset="0x390" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 13)" name="XDMAC_CID13" offset="0x394" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 13)" name="XDMAC_CIM13" offset="0x398" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 13)" name="XDMAC_CIS13" offset="0x39C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 13)" name="XDMAC_CSA13" offset="0x3A0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 13)" name="XDMAC_CDA13" offset="0x3A4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 13)" name="XDMAC_CNDA13" offset="0x3A8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 13)" name="XDMAC_CNDC13" offset="0x3AC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC13__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC13__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC13__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC13__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 13)" name="XDMAC_CUBC13" offset="0x3B0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 13)" name="XDMAC_CBC13" offset="0x3B4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 13)" name="XDMAC_CC13" offset="0x3B8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC13__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC13__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC13__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC13__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC13__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC13__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC13__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC13__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC13__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC13__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC13__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC13__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC13__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC13__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC13__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 13)" name="XDMAC_CDS_MSP13" offset="0x3BC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 13)" name="XDMAC_CSUS13" offset="0x3C0" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 13)" name="XDMAC_CDUS13" offset="0x3C4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 14)" name="XDMAC_CIE14" offset="0x3D0" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 14)" name="XDMAC_CID14" offset="0x3D4" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 14)" name="XDMAC_CIM14" offset="0x3D8" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 14)" name="XDMAC_CIS14" offset="0x3DC" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 14)" name="XDMAC_CSA14" offset="0x3E0" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 14)" name="XDMAC_CDA14" offset="0x3E4" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 14)" name="XDMAC_CNDA14" offset="0x3E8" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 14)" name="XDMAC_CNDC14" offset="0x3EC" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC14__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC14__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC14__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC14__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 14)" name="XDMAC_CUBC14" offset="0x3F0" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 14)" name="XDMAC_CBC14" offset="0x3F4" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 14)" name="XDMAC_CC14" offset="0x3F8" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC14__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC14__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC14__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC14__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC14__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC14__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC14__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC14__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC14__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC14__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC14__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC14__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC14__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC14__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC14__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 14)" name="XDMAC_CDS_MSP14" offset="0x3FC" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 14)" name="XDMAC_CSUS14" offset="0x400" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 14)" name="XDMAC_CDUS14" offset="0x404" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="Channel Interrupt Enable Register (chid = 15)" name="XDMAC_CIE15" offset="0x410" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register (chid = 15)" name="XDMAC_CID15" offset="0x414" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register (chid = 15)" name="XDMAC_CIM15" offset="0x418" rw="W" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register (chid = 15)" name="XDMAC_CIS15" offset="0x41C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register (chid = 15)" name="XDMAC_CSA15" offset="0x420" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register (chid = 15)" name="XDMAC_CDA15" offset="0x424" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register (chid = 15)" name="XDMAC_CNDA15" offset="0x428" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register (chid = 15)" name="XDMAC_CNDC15" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC15__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC15__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC15__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC15__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register (chid = 15)" name="XDMAC_CUBC15" offset="0x430" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register (chid = 15)" name="XDMAC_CBC15" offset="0x434" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register (chid = 15)" name="XDMAC_CC15" offset="0x438" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC15__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC15__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC15__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC15__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC15__SWREQ"/>
          <bitfield caption="Channel x Fill Block of memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC15__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC15__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC15__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC15__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC15__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC15__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC15__DAM"/>
          <bitfield caption="Channel Initialization Terminated (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC15__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC15__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC15__WRIP"/>
          <bitfield caption="Channel x Peripheral Identifier" mask="0x7F000000" name="PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern (chid = 15)" name="XDMAC_CDS_MSP15" offset="0x43C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride (chid = 15)" name="XDMAC_CSUS15" offset="0x440" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride (chid = 15)" name="XDMAC_CDUS15" offset="0x444" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
        <register caption="XDMAC Version Register" name="XDMAC_VERSION" offset="0xFFC" rw="RW" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="" name="XDMAC_CNDC0__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC0__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC0__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC1__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC1__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC2__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC2__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC3__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC3__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC4__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC4__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC5__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC5__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC6__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC6__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC7__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC7__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC8__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC8__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC9__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC9__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC10__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC10__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC11__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC11__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC12__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC12__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC13__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC13__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC14__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC14__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CNDC15__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__TYPE">
        <value caption="Self triggered mode (Memory to Memory Transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (Peripheral to Memory or Memory to Peripheral Transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DSYNC">
        <value caption="Peripheral to Memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory to Peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__PROT">
        <value caption="Channel is secured." name="SEC" value="0"/>
        <value caption="Channel is unsecured." name="UNSEC" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8, 16 or 32 bits basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
        <value caption="The data size is set to 64 bits" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SIF">
        <value caption="The data is read through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DIF">
        <value caption="The data is written through the system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though the system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__INITD">
        <value caption="Channel initialization is in progress." name="TERMINATED" value="0"/>
        <value caption="Channel initialization is completed." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__RDIP">
        <value caption="No Active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="" name="XDMAC_CC15__WRIP">
        <value caption="No Active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A Write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
    </module>
  </modules>
</avr-tools-device-file>
