Single Cycle RISC-V CPU Implementation and verification
