INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhep/vivado_proj/async_d_flipflop/async_d_flipflop.srcs/sim_1/new/async_d_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'async_d_TB'
