#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Feb  2 18:01:40 2022
# Process ID: 17600
# Current directory: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1
# Command line: vivado.exe -log design_1_test_scalaire_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_test_scalaire_0_3.tcl
# Log file: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/design_1_test_scalaire_0_3.vds
# Journal file: F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_test_scalaire_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/projet_m2/git/zynq-oc-analysis/ip_scalaire'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_test_scalaire_0_3 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.098 ; gain = 227.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_test_scalaire_0_3' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/synth/design_1_test_scalaire_0_3.vhd:186]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_A_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_A_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_A_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_A_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_A_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_BUS_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_BUS_RES_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_RES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_RES_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_RES_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_RES_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_RES_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:12' bound to instance 'U0' of component 'test_scalaire' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/synth/design_1_test_scalaire_0_3.vhd:540]
INFO: [Synth 8-638] synthesizing module 'test_scalaire' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:208]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_tmp1' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_tmp1.vhd:10' bound to instance 'tmp1_U' of component 'test_scalaire_tmp1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1049]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_tmp1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_tmp1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_tmp1' (1#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_tmp1.vhd:31]
INFO: [Synth 8-3491] module 'test_scalaire_test_scalaire_Pipeline_loop_1' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_loop_1.vhd:12' bound to instance 'grp_test_scalaire_Pipeline_loop_1_fu_98' of component 'test_scalaire_test_scalaire_Pipeline_loop_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1066]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_test_scalaire_Pipeline_loop_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_loop_1.vhd:122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_10_full_dsp_1_U1' of component 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_loop_1.vhd:368]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip.v:60' bound to instance 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip_u' of component 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (2#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip' (21#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip.v:60]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1' (22#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_7_max_dsp_1_U2' of component 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_loop_1.vhd:383]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip.v:60' bound to instance 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip_u' of component 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip' (30#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1' (31#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_test_scalaire_Pipeline_loop_1' (32#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_loop_1.vhd:122]
INFO: [Synth 8-3491] module 'test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1.vhd:12' bound to instance 'grp_test_scalaire_Pipeline_VITIS_LOOP_31_1_fu_111' of component 'test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1174]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1.vhd:72]
INFO: [Synth 8-3491] module 'test_scalaire_flow_control_loop_pipe_sequential_init' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_flow_control_loop_pipe_sequential_init.vhd:10' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'test_scalaire_flow_control_loop_pipe_sequential_init' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_flow_control_loop_pipe_sequential_init' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_flow_control_loop_pipe_sequential_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_flow_control_loop_pipe_sequential_init' (33#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_flow_control_loop_pipe_sequential_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1' (34#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_test_scalaire_Pipeline_VITIS_LOOP_31_1.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_control_s_axi' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_control_s_axi.vhd:9' bound to instance 'control_s_axi_U' of component 'test_scalaire_control_s_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1232]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_control_s_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_control_s_axi.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_control_s_axi' (35#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_control_s_axi.vhd:75]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:9' bound to instance 'bus_A_m_axi_U' of component 'test_scalaire_bus_A_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:140]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_throttl' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:952' bound to instance 'wreq_throttl' of component 'test_scalaire_bus_A_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_throttl' (36#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1009]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_write' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2175' bound to instance 'bus_write' of component 'test_scalaire_bus_A_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2263]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'test_scalaire_bus_A_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2398]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_reg_slice' (37#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2411]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_fifo' (38#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'test_scalaire_bus_A_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2811]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_buffer' (39#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:742]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2843]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized1' (39#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:3275]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized3' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized3' (39#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:3291]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized5' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_fifo__parameterized5' (39#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_write' (40#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:2263]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_read' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1232' bound to instance 'bus_read' of component 'test_scalaire_bus_A_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1310]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'test_scalaire_bus_A_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1442]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1455]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'test_scalaire_bus_A_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1833]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_buffer__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_buffer__parameterized1' (40#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:742]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'test_scalaire_bus_A_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1851]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_A_m_axi_reg_slice__parameterized2' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_reg_slice__parameterized2' (40#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_A_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'test_scalaire_bus_A_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1864]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi_read' (41#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:1310]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_A_m_axi' (42#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_A_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:9' bound to instance 'bus_B_m_axi_U' of component 'test_scalaire_bus_B_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:140]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_throttl' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:952' bound to instance 'wreq_throttl' of component 'test_scalaire_bus_B_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_throttl' (43#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1009]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_write' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2175' bound to instance 'bus_write' of component 'test_scalaire_bus_B_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2263]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'test_scalaire_bus_B_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2398]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_reg_slice' (44#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2411]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_fifo' (45#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'test_scalaire_bus_B_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2811]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_buffer' (46#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:742]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2843]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized1' (46#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:3275]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized3' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized3' (46#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:3291]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized5' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_fifo__parameterized5' (46#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_write' (47#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:2263]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_read' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1232' bound to instance 'bus_read' of component 'test_scalaire_bus_B_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1310]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'test_scalaire_bus_B_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1442]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1455]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'test_scalaire_bus_B_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1833]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_buffer__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_buffer__parameterized1' (47#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:742]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'test_scalaire_bus_B_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1851]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_B_m_axi_reg_slice__parameterized2' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_reg_slice__parameterized2' (47#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_B_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'test_scalaire_bus_B_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1864]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi_read' (48#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:1310]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_B_m_axi' (49#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_B_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:9' bound to instance 'bus_res_m_axi_U' of component 'test_scalaire_bus_res_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:1498]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:140]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_throttl' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:952' bound to instance 'wreq_throttl' of component 'test_scalaire_bus_res_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_throttl' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1009]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_throttl' (50#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1009]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_write' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2175' bound to instance 'bus_write' of component 'test_scalaire_bus_res_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_write' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2263]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'test_scalaire_bus_res_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2398]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_reg_slice' (51#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2411]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_fifo' (52#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'test_scalaire_bus_res_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2811]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_buffer' (53#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:742]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2843]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized1' (53#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:3275]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized3' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized3' (53#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:3291]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized5' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_fifo__parameterized5' (53#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_write' (54#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:2263]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_read' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1232' bound to instance 'bus_read' of component 'test_scalaire_bus_res_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_read' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1310]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'test_scalaire_bus_res_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1442]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1455]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_buffer' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'test_scalaire_bus_res_m_axi_buffer' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1833]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_buffer__parameterized1' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:742]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_buffer__parameterized1' (54#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:742]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_reg_slice' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'test_scalaire_bus_res_m_axi_reg_slice' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1851]
INFO: [Synth 8-638] synthesizing module 'test_scalaire_bus_res_m_axi_reg_slice__parameterized2' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:487]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_reg_slice__parameterized2' (54#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'test_scalaire_bus_res_m_axi_fifo' declared at 'f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'test_scalaire_bus_res_m_axi_fifo' [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1864]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi_read' (55#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:1310]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire_bus_res_m_axi' (56#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire_bus_res_m_axi.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'test_scalaire' (57#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/vhdl/test_scalaire.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'design_1_test_scalaire_0_3' (58#1) [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/synth/design_1_test_scalaire_0_3.vhd:186]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.703 ; gain = 414.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1661.594 ; gain = 436.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1661.594 ; gain = 436.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1673.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/constraints/test_scalaire_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/constraints/test_scalaire_ooc.xdc] for cell 'U0'
Parsing XDC File [F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1733.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDE => FDRE: 13 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1736.879 ; gain = 2.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'test_scalaire_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'test_scalaire_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_A_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_A_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_B_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_B_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_res_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test_scalaire_bus_res_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'test_scalaire_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'test_scalaire_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_A_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_A_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_B_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_res_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_scalaire_bus_res_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fadd_32ns_32ns_32_10_full_dsp_1_U1/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fadd_32ns_32ns_32_10_full_dsp_1_U1/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fadd_32ns_32ns_32_10_full_dsp_1_U1/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fadd_32ns_32ns_32_10_full_dsp_1_U1/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fmul_32ns_32ns_32_7_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fmul_32ns_32ns_32_7_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fmul_32ns_32ns_32_7_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_test_scalaire_Pipeline_loop_1_fu_98/fmul_32ns_32ns_32_7_max_dsp_1_U2/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1736.879 ; gain = 511.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1741.750 ; gain = 516.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/bus_A_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bus_B_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bus_res_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1759.863 ; gain = 534.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   110|
|2     |DSP48E1  |     5|
|7     |LUT1     |    22|
|8     |LUT2     |   274|
|9     |LUT3     |   635|
|10    |LUT4     |   302|
|11    |LUT5     |   229|
|12    |LUT6     |   306|
|13    |MUXCY    |    74|
|14    |MUXF7    |     2|
|15    |RAM16X1D |    32|
|16    |RAMB18E1 |     3|
|17    |SRL16E   |   147|
|18    |XORCY    |    26|
|19    |FDE      |    13|
|20    |FDRE     |  2875|
|21    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1761.129 ; gain = 535.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1761.129 ; gain = 460.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1761.129 ; gain = 535.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1769.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1785.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 21 instances
  FDE => FDRE: 13 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete, checksum: 89951cb1
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1785.039 ; gain = 559.734
INFO: [Common 17-1381] The checkpoint 'F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/design_1_test_scalaire_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_test_scalaire_0_3, cache-ID = c42b4b35bc8f82be
INFO: [Coretcl 2-1174] Renamed 192 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_test_scalaire_0_3_synth_1/design_1_test_scalaire_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_test_scalaire_0_3_utilization_synth.rpt -pb design_1_test_scalaire_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  2 18:02:43 2022...
