$date
	Fri Dec 26 02:07:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 4 # p_in [3:0] $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % p_in [3:0] $end
$var wire 1 $ rst $end
$var reg 1 ! s_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 %
1$
b10 #
0"
0!
$end
#5
1"
#10
0"
b0 #
b0 %
0$
#15
1"
#20
0"
b1 #
b1 %
#25
1!
1"
#30
0"
b10 #
b10 %
#35
0!
1"
#40
0"
b11 #
b11 %
#45
1!
1"
#50
0"
b100 #
b100 %
#55
0!
1"
#60
0"
b101 #
b101 %
#65
1!
1"
#70
0"
b110 #
b110 %
#75
0!
1"
#80
0"
b111 #
b111 %
#85
1!
1"
#90
0"
b1000 #
b1000 %
#95
0!
1"
#100
0"
b1001 #
b1001 %
#105
1!
1"
#110
0"
