Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar  9 20:18:10 2025
| Host         : ozy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/ALUop_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/ALUop_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/ALUop_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/ALUop_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/id_ex_register/PCsrc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/id_ex_register/PCsrc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/id_ex_register/PCsrc_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.224        0.000                      0                 2953        0.097        0.000                      0                 2953        7.000        0.000                       0                   913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  clk_out1_pll_example  {0.000 10.000}     20.000          50.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          
  cpuclk                {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example                                                                                                                                                   18.408        0.000                       0                     2  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  
  cpuclk                      2.224        0.000                      0                 2834        0.097        0.000                      0                 2834        8.870        0.000                       0                   907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpuclk                clk_out1_pll_example        4.964        0.000                      0                   78        5.123        0.000                      0                   78  
clk_out1_pll_example  cpuclk                     10.275        0.000                      0                   96        3.604        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpuclk             cpuclk                  18.535        0.000                      0                    1        0.508        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 8.022ns (45.948%)  route 9.437ns (54.052%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 18.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.778    16.891    cpu/pc/E[0]
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.520    18.981    cpu/pc/clk_out1
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
                         clock pessimism              0.404    19.385    
                         clock uncertainty           -0.102    19.282    
    SLICE_X9Y70          FDRE (Setup_fdre_C_CE)      -0.168    19.114    cpu/pc/temp_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 8.022ns (45.948%)  route 9.437ns (54.052%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 18.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.778    16.891    cpu/pc/E[0]
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.520    18.981    cpu/pc/clk_out1
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
                         clock pessimism              0.404    19.385    
                         clock uncertainty           -0.102    19.282    
    SLICE_X9Y70          FDRE (Setup_fdre_C_CE)      -0.168    19.114    cpu/pc/temp_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 8.022ns (46.006%)  route 9.415ns (53.994%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.756    16.869    cpu/pc/E[0]
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[26]/C
                         clock pessimism              0.404    19.383    
                         clock uncertainty           -0.102    19.280    
    SLICE_X9Y72          FDRE (Setup_fdre_C_CE)      -0.168    19.112    cpu/pc/temp_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -16.869    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.437ns  (logic 8.022ns (46.006%)  route 9.415ns (53.994%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.756    16.869    cpu/pc/E[0]
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[27]/C
                         clock pessimism              0.404    19.383    
                         clock uncertainty           -0.102    19.280    
    SLICE_X9Y72          FDRE (Setup_fdre_C_CE)      -0.168    19.112    cpu/pc/temp_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -16.869    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.422ns  (logic 8.022ns (46.045%)  route 9.400ns (53.955%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.741    16.854    cpu/pc/E[0]
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
                         clock pessimism              0.404    19.386    
                         clock uncertainty           -0.102    19.283    
    SLICE_X8Y69          FDRE (Setup_fdre_C_CE)      -0.136    19.147    cpu/pc/temp_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.422ns  (logic 8.022ns (46.045%)  route 9.400ns (53.955%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.741    16.854    cpu/pc/E[0]
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[16]/C
                         clock pessimism              0.404    19.386    
                         clock uncertainty           -0.102    19.283    
    SLICE_X8Y69          FDRE (Setup_fdre_C_CE)      -0.136    19.147    cpu/pc/temp_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.422ns  (logic 8.022ns (46.045%)  route 9.400ns (53.955%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.741    16.854    cpu/pc/E[0]
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[20]/C
                         clock pessimism              0.404    19.386    
                         clock uncertainty           -0.102    19.283    
    SLICE_X8Y69          FDRE (Setup_fdre_C_CE)      -0.136    19.147    cpu/pc/temp_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.436ns  (logic 8.022ns (46.007%)  route 9.414ns (53.993%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.755    16.868    cpu/pc/E[0]
    SLICE_X7Y71          FDSE                                         r  cpu/pc/temp_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.587    19.048    cpu/pc/clk_out1
    SLICE_X7Y71          FDSE                                         r  cpu/pc/temp_pc_reg[22]/C
                         clock pessimism              0.404    19.452    
                         clock uncertainty           -0.102    19.349    
    SLICE_X7Y71          FDSE (Setup_fdse_C_CE)      -0.168    19.181    cpu/pc/temp_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         19.181    
                         arrival time                         -16.868    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 8.022ns (46.277%)  route 9.313ns (53.723%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.654    16.767    cpu/pc/E[0]
    SLICE_X9Y71          FDRE                                         r  cpu/pc/temp_pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X9Y71          FDRE                                         r  cpu/pc/temp_pc_reg[21]/C
                         clock pessimism              0.404    19.383    
                         clock uncertainty           -0.102    19.280    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.168    19.112    cpu/pc/temp_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/RegWrite_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.332ns  (logic 8.022ns (46.284%)  route 9.310ns (53.716%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.641    -0.568    cpu/ex_mem_register/clk_out1
    SLICE_X12Y64         FDRE                                         r  cpu/ex_mem_register/RegWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  cpu/ex_mem_register/RegWrite_reg/Q
                         net (fo=2, routed)           1.144     1.009    cpu/ex_mem_register/EX_MEM_RegWrite
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.105     1.114 f  cpu/ex_mem_register/result0_i_57/O
                         net (fo=2, routed)           0.441     1.555    cpu/ex_mem_register/forward/p_5_in
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.105     1.660 f  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[31]_i_2/O
                         net (fo=39, routed)          0.764     2.424    cpu/mem_wb_register/ForwardB[0]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.106     2.530 r  cpu/mem_wb_register/result0_i_51/O
                         net (fo=40, routed)          1.101     3.630    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.268     3.898 r  cpu/mem_wb_register/EX_MEM_Ext_ram_Data[15]_i_1/O
                         net (fo=2, routed)           0.745     4.643    cpu/id_ex_register/p_0_in[9]
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.767 r  cpu/id_ex_register/result0_i_17/O
                         net (fo=14, routed)          0.587     5.354    cpu/alu/EX_ALU_OP2[15]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.406     8.760 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.762    cpu/alu/result0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271    10.033 r  cpu/alu/result0__1/P[4]
                         net (fo=2, routed)           0.737    10.770    cpu/alu/result0__1_n_101
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.105    10.875 r  cpu/alu/EX_MEM_ALU_OUT[23]_i_8/O
                         net (fo=1, routed)           0.000    10.875    cpu/alu/EX_MEM_ALU_OUT[23]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.332 r  cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.332    cpu/alu/EX_MEM_ALU_OUT_reg[23]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.597 r  cpu/alu/EX_MEM_ALU_OUT_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.616    12.213    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]_0[1]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.250    12.463 f  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2/O
                         net (fo=1, routed)           0.399    12.862    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_2_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.967 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=3, routed)           0.796    13.763    cpu/alu_control/EX_ALU_OUT[23]
    SLICE_X16Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.868 r  cpu/alu_control/instruction[31]_i_23/O
                         net (fo=1, routed)           0.353    14.221    cpu/id_ex_register/instruction_reg[31]_i_3_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I4_O)        0.105    14.326 r  cpu/id_ex_register/instruction[31]_i_8/O
                         net (fo=1, routed)           0.000    14.326    cpu/id_ex_register/instruction[31]_i_8_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    14.772 f  cpu/id_ex_register/instruction_reg[31]_i_3/CO[2]
                         net (fo=3, routed)           0.387    15.159    cpu/id_ex_register/CO[0]
    SLICE_X16Y67         LUT6 (Prop_lut6_I5_O)        0.261    15.420 r  cpu/id_ex_register/temp_pc[31]_i_4/O
                         net (fo=33, routed)          0.588    16.008    cpu/if_id_register/flush
    SLICE_X17Y67         LUT3 (Prop_lut3_I2_O)        0.105    16.113 r  cpu/if_id_register/temp_pc[31]_i_1/O
                         net (fo=32, routed)          0.651    16.764    cpu/pc/E[0]
    SLICE_X9Y69          FDRE                                         r  cpu/pc/temp_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X9Y69          FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
                         clock pessimism              0.404    19.386    
                         clock uncertainty           -0.102    19.283    
    SLICE_X9Y69          FDRE (Setup_fdre_C_CE)      -0.168    19.115    cpu/pc/temp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_30_31/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.037%)  route 0.141ns (49.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X17Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[7]/Q
                         net (fo=167, routed)         0.141    -0.347    cpu/btb/target_reg_0_63_30_31/ADDRD5
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.961    -0.868    cpu/btb/target_reg_0_63_30_31/WCLK
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMA/CLK
                         clock pessimism              0.255    -0.613    
    SLICE_X16Y69         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.443    cpu/btb/target_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_30_31/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.037%)  route 0.141ns (49.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X17Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[7]/Q
                         net (fo=167, routed)         0.141    -0.347    cpu/btb/target_reg_0_63_30_31/ADDRD5
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.961    -0.868    cpu/btb/target_reg_0_63_30_31/WCLK
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMB/CLK
                         clock pessimism              0.255    -0.613    
    SLICE_X16Y69         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.443    cpu/btb/target_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_30_31/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.037%)  route 0.141ns (49.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X17Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[7]/Q
                         net (fo=167, routed)         0.141    -0.347    cpu/btb/target_reg_0_63_30_31/ADDRD5
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.961    -0.868    cpu/btb/target_reg_0_63_30_31/WCLK
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMC/CLK
                         clock pessimism              0.255    -0.613    
    SLICE_X16Y69         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.443    cpu/btb/target_reg_0_63_30_31/RAMC
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_30_31/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.037%)  route 0.141ns (49.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X17Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[7]/Q
                         net (fo=167, routed)         0.141    -0.347    cpu/btb/target_reg_0_63_30_31/ADDRD5
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.961    -0.868    cpu/btb/target_reg_0_63_30_31/WCLK
    SLICE_X16Y69         RAMD64E                                      r  cpu/btb/target_reg_0_63_30_31/RAMD/CLK
                         clock pessimism              0.255    -0.613    
    SLICE_X16Y69         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.443    cpu/btb/target_reg_0_63_30_31/RAMD
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_30_31/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.036%)  route 0.120ns (45.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X15Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.367    cpu/btb/tag_reg_0_63_30_31/DIB
    SLICE_X12Y70         RAMD64E                                      r  cpu/btb/tag_reg_0_63_30_31/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.960    -0.869    cpu/btb/tag_reg_0_63_30_31/WCLK
    SLICE_X12Y70         RAMD64E                                      r  cpu/btb/tag_reg_0_63_30_31/RAMB/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.468    cpu/btb/tag_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.803%)  route 0.121ns (46.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.714    -0.600    cpu/id_ex_register/clk_out1
    SLICE_X5Y69          FDRE                                         r  cpu/id_ex_register/PC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cpu/id_ex_register/PC_reg[24]/Q
                         net (fo=4, routed)           0.121    -0.338    cpu/btb/tag_reg_0_63_24_26/DIA
    SLICE_X6Y70          RAMD64E                                      r  cpu/btb/tag_reg_0_63_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.989    -0.840    cpu/btb/tag_reg_0_63_24_26/WCLK
    SLICE_X6Y70          RAMD64E                                      r  cpu/btb/tag_reg_0_63_24_26/RAMA/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y70          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.440    cpu/btb/tag_reg_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/if_id_register/PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_register/PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.961%)  route 0.079ns (36.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.689    -0.625    cpu/if_id_register/clk_out1
    SLICE_X11Y67         FDRE                                         r  cpu/if_id_register/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/if_id_register/PC_reg[8]/Q
                         net (fo=1, routed)           0.079    -0.405    cpu/id_ex_register/PC_reg[31]_1[8]
    SLICE_X10Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.964    -0.865    cpu/id_ex_register/clk_out1
    SLICE_X10Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[8]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.083    -0.529    cpu/id_ex_register/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/if_id_register/PC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_register/PC_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (61.993%)  route 0.086ns (38.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.689    -0.625    cpu/if_id_register/clk_out1
    SLICE_X11Y67         FDRE                                         r  cpu/if_id_register/PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/if_id_register/PC_reg[17]/Q
                         net (fo=1, routed)           0.086    -0.398    cpu/id_ex_register/PC_reg[31]_1[17]
    SLICE_X10Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.964    -0.865    cpu/id_ex_register/clk_out1
    SLICE_X10Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[17]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.085    -0.527    cpu/id_ex_register/PC_reg[17]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/if_id_register/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_register/PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (61.993%)  route 0.086ns (38.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.689    -0.625    cpu/if_id_register/clk_out1
    SLICE_X13Y67         FDRE                                         r  cpu/if_id_register/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/if_id_register/PC_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.398    cpu/id_ex_register/PC_reg[31]_1[2]
    SLICE_X12Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.963    -0.866    cpu/id_ex_register/clk_out1
    SLICE_X12Y67         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.085    -0.527    cpu/id_ex_register/PC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/if_id_register/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_register/PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (61.993%)  route 0.086ns (38.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.685    -0.629    cpu/if_id_register/clk_out1
    SLICE_X11Y72         FDRE                                         r  cpu/if_id_register/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cpu/if_id_register/PC_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.402    cpu/id_ex_register/PC_reg[31]_1[6]
    SLICE_X10Y72         FDRE                                         r  cpu/id_ex_register/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.959    -0.870    cpu/id_ex_register/clk_out1
    SLICE_X10Y72         FDRE                                         r  cpu/id_ex_register/PC_reg[6]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.085    -0.531    cpu/id_ex_register/PC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/clk_out1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y71   cpu/pc/temp_pc_reg[21]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X7Y71   cpu/pc/temp_pc_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y71   cpu/pc/temp_pc_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y71   cpu/pc/temp_pc_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y71   cpu/pc/temp_pc_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y72   cpu/pc/temp_pc_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y72   cpu/pc/temp_pc_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y71  cpu/pc/temp_pc_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X15Y69  cpu/pc/temp_pc_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X17Y64  cpu/pc/temp_pc_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y57   cpu/regfile/regfile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y62   cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y62   cpu/regfile/regfile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y60   cpu/regfile/regfile_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y60   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y60   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[23]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 3.737ns (38.961%)  route 5.855ns (61.039%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.855     5.780    ext_ram_data_IOBUF[23]_inst/T
    AA15                 OBUFT (TriStatE_obuft_T_O)
                                                      3.304     9.085 r  ext_ram_data_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.085    ext_ram_data[23]
    AA15                                                              r  ext_ram_data[23] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[22]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 3.738ns (39.409%)  route 5.747ns (60.591%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.747     5.672    ext_ram_data_IOBUF[22]_inst/T
    Y15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.977 r  ext_ram_data_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.977    ext_ram_data[22]
    Y15                                                               r  ext_ram_data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[21]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 3.741ns (39.920%)  route 5.630ns (60.080%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.630     5.555    ext_ram_data_IOBUF[21]_inst/T
    AC16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.308     8.863 r  ext_ram_data_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.863    ext_ram_data[21]
    AC16                                                              r  ext_ram_data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.731ns (40.361%)  route 5.514ns (59.639%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.514     5.438    ext_ram_data_IOBUF[16]_inst/T
    AB16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.737 r  ext_ram_data_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.737    ext_ram_data[16]
    AB16                                                              r  ext_ram_data[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[24]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 3.753ns (41.559%)  route 5.277ns (58.441%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.277     5.202    ext_ram_data_IOBUF[24]_inst/T
    AD17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.320     8.522 r  ext_ram_data_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.522    ext_ram_data[24]
    AD17                                                              r  ext_ram_data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[25]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 3.748ns (42.075%)  route 5.161ns (57.925%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.161     5.085    ext_ram_data_IOBUF[25]_inst/T
    AC17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.315     8.401 r  ext_ram_data_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.401    ext_ram_data[25]
    AC17                                                              r  ext_ram_data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 3.737ns (42.558%)  route 5.044ns (57.442%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          5.044     4.968    ext_ram_data_IOBUF[18]_inst/T
    AB17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.304     8.272 r  ext_ram_data_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.272    ext_ram_data[18]
    AB17                                                              r  ext_ram_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[20]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 3.755ns (44.181%)  route 4.744ns (55.819%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          4.744     4.668    ext_ram_data_IOBUF[20]_inst/T
    AD18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.322     7.990 r  ext_ram_data_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.990    ext_ram_data[20]
    AD18                                                              r  ext_ram_data[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[19]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 3.752ns (44.734%)  route 4.636ns (55.266%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          4.636     4.560    ext_ram_data_IOBUF[19]_inst/T
    AC18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.319     7.880 r  ext_ram_data_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.880    ext_ram_data[19]
    AC18                                                              r  ext_ram_data[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_we_n
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 3.722ns (45.041%)  route 4.542ns (54.959%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 15.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.701    -0.508    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.433    -0.075 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          4.542     4.467    ext_ram_we_n_OBUF
    AD19                 OBUF (Prop_obuf_I_O)         3.289     7.756 r  ext_ram_we_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.756    ext_ram_we_n
    AD19                                                              r  ext_ram_we_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    16.151    
                         clock uncertainty           -0.102    16.049    
                         output delay                -2.000    14.049    
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  6.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.123ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 1.420ns (77.617%)  route 0.410ns (22.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.722    -0.592    cpu/ex_mem_register/clk_out1
    SLICE_X7Y53          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[3]/Q
                         net (fo=4, routed)           0.410    -0.042    ext_ram_addr_OBUF[1]
    AE25                 OBUF (Prop_obuf_I_O)         1.279     1.238 r  ext_ram_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.238    ext_ram_addr[1]
    AE25                                                              r  ext_ram_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.136ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[11]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.988ns (53.400%)  route 0.862ns (46.600%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.715    -0.599    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          0.862     0.427    ext_ram_data_IOBUF[11]_inst/T
    V24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.251 r  ext_ram_data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.251    ext_ram_data[11]
    V24                                                               r  ext_ram_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.180ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr[2]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.430ns (75.775%)  route 0.457ns (24.225%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.722    -0.592    cpu/ex_mem_register/clk_out1
    SLICE_X7Y55          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[4]/Q
                         net (fo=3, routed)           0.457     0.006    ext_ram_addr_OBUF[2]
    AE26                 OBUF (Prop_obuf_I_O)         1.289     1.295 r  ext_ram_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.295    ext_ram_addr[2]
    AE26                                                              r  ext_ram_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.194ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.380ns (71.251%)  route 0.557ns (28.749%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/pc/clk_out1
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/pc/temp_pc_reg[18]/Q
                         net (fo=7, routed)           0.557     0.069    base_ram_addr_OBUF[16]
    W21                  OBUF (Prop_obuf_I_O)         1.239     1.309 r  base_ram_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.309    base_ram_addr[16]
    W21                                                               r  base_ram_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.200ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[17]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 1.386ns (71.331%)  route 0.557ns (28.669%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.686    -0.628    cpu/pc/clk_out1
    SLICE_X9Y70          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/pc/temp_pc_reg[19]/Q
                         net (fo=7, routed)           0.557     0.070    base_ram_addr_OBUF[17]
    W20                  OBUF (Prop_obuf_I_O)         1.245     1.314 r  base_ram_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.314    base_ram_addr[17]
    W20                                                               r  base_ram_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.221ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 1.410ns (73.234%)  route 0.515ns (26.766%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.725    -0.589    cpu/ex_mem_register/clk_out1
    SLICE_X3Y54          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/Q
                         net (fo=1, routed)           0.515     0.067    ext_ram_data_IOBUF[1]_inst/I
    AE23                 OBUFT (Prop_obuft_I_O)       1.269     1.335 r  ext_ram_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.335    ext_ram_data[1]
    AE23                                                              r  ext_ram_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.224ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[0]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.427ns (74.046%)  route 0.500ns (25.954%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.725    -0.589    cpu/ex_mem_register/clk_out1
    SLICE_X0Y55          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/Q
                         net (fo=1, routed)           0.500     0.052    ext_ram_data_IOBUF[0]_inst/I
    AF24                 OBUFT (Prop_obuft_I_O)       1.286     1.338 r  ext_ram_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.338    ext_ram_data[0]
    AF24                                                              r  ext_ram_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.244ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[12]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 1.406ns (70.772%)  route 0.581ns (29.228%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.687    -0.627    cpu/pc/clk_out1
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  cpu/pc/temp_pc_reg[14]/Q
                         net (fo=7, routed)           0.581     0.117    base_ram_addr_OBUF[12]
    Y21                  OBUF (Prop_obuf_I_O)         1.242     1.359 r  base_ram_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.359    base_ram_addr[12]
    Y21                                                               r  base_ram_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.249ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.377ns (69.160%)  route 0.614ns (30.840%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.687    -0.627    cpu/pc/clk_out1
    SLICE_X8Y69          FDRE                                         r  cpu/pc/temp_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  cpu/pc/temp_pc_reg[20]/Q
                         net (fo=7, routed)           0.614     0.151    base_ram_addr_OBUF[18]
    W18                  OBUF (Prop_obuf_I_O)         1.213     1.363 r  base_ram_addr_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.363    base_ram_addr[18]
    W18                                                               r  base_ram_addr[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.258ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[8]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.988ns (50.098%)  route 0.984ns (49.902%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.715    -0.599    cpu/ex_mem_register/clk_out1
    SLICE_X2Y71          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=35, routed)          0.984     0.549    ext_ram_data_IOBUF[8]_inst/T
    Y26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.373 r  ext_ram_data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.373    ext_ram_data[8]
    Y26                                                               r  ext_ram_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  5.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       10.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.275ns  (required time - arrival time)
  Source:                 base_ram_data[22]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.803ns (36.214%)  route 4.937ns (63.786%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    N24                                               0.000     1.151 r  base_ram_data[22] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[22]
    N24                  IBUF (Prop_ibuf_I_O)         1.413     2.564 r  base_ram_data_IBUF[22]_inst/O
                         net (fo=2, routed)           2.960     5.524    cpu/pc/base_ram_data_IBUF[20]
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.105     5.629 r  cpu/pc/temp_pc[16]_i_6/O
                         net (fo=1, routed)           0.000     5.629    cpu/pc/temp_pc[16]_i_6_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.086 r  cpu/pc/temp_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.086    cpu/pc/temp_pc_reg[16]_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.184 r  cpu/pc/temp_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    cpu/pc/temp_pc_reg[20]_i_2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.282 r  cpu/pc/temp_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.282    cpu/pc/temp_pc_reg[24]_i_2_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.380 r  cpu/pc/temp_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.380    cpu/pc/temp_pc_reg[28]_i_2_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.560 r  cpu/pc/temp_pc_reg[31]_i_12/O[0]
                         net (fo=1, routed)           1.039     7.599    cpu/pc/resolve_branch/J_target_PC0[29]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.249     7.848 r  cpu/pc/temp_pc[29]_i_4/O
                         net (fo=1, routed)           0.938     8.786    cpu/id_ex_register/IF_npc[1]
    SLICE_X15Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.891 r  cpu/id_ex_register/temp_pc[29]_i_1/O
                         net (fo=1, routed)           0.000     8.891    cpu/pc/temp_pc_reg[31]_0[29]
    SLICE_X15Y69         FDRE                                         r  cpu/pc/temp_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X15Y69         FDRE                                         r  cpu/pc/temp_pc_reg[29]/C
                         clock pessimism              0.255    19.237    
                         clock uncertainty           -0.102    19.134    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)        0.032    19.166    cpu/pc/temp_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                 10.275    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 base_ram_data[22]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.889ns (38.576%)  route 4.600ns (61.424%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    N24                                               0.000     1.151 r  base_ram_data[22] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[22]
    N24                  IBUF (Prop_ibuf_I_O)         1.413     2.564 r  base_ram_data_IBUF[22]_inst/O
                         net (fo=2, routed)           2.960     5.524    cpu/pc/base_ram_data_IBUF[20]
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.105     5.629 r  cpu/pc/temp_pc[16]_i_6/O
                         net (fo=1, routed)           0.000     5.629    cpu/pc/temp_pc[16]_i_6_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.086 r  cpu/pc/temp_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.086    cpu/pc/temp_pc_reg[16]_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.184 r  cpu/pc/temp_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    cpu/pc/temp_pc_reg[20]_i_2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.282 r  cpu/pc/temp_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.282    cpu/pc/temp_pc_reg[24]_i_2_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.380 r  cpu/pc/temp_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.380    cpu/pc/temp_pc_reg[28]_i_2_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.645 r  cpu/pc/temp_pc_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.867     7.512    cpu/pc/resolve_branch/J_target_PC0[30]
    SLICE_X13Y73         LUT6 (Prop_lut6_I0_O)        0.250     7.762 r  cpu/pc/temp_pc[30]_i_4/O
                         net (fo=1, routed)           0.773     8.535    cpu/id_ex_register/IF_npc[2]
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.640 r  cpu/id_ex_register/temp_pc[30]_i_1/O
                         net (fo=1, routed)           0.000     8.640    cpu/pc/temp_pc_reg[31]_0[30]
    SLICE_X15Y71         FDRE                                         r  cpu/pc/temp_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X15Y71         FDRE                                         r  cpu/pc/temp_pc_reg[30]/C
                         clock pessimism              0.255    19.234    
                         clock uncertainty           -0.102    19.131    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.032    19.163    cpu/pc/temp_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.667ns  (required time - arrival time)
  Source:                 base_ram_data[22]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.827ns (38.487%)  route 4.518ns (61.513%))
  Logic Levels:           9  (CARRY4=5 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    N24                                               0.000     1.151 r  base_ram_data[22] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[22]
    N24                  IBUF (Prop_ibuf_I_O)         1.413     2.564 r  base_ram_data_IBUF[22]_inst/O
                         net (fo=2, routed)           2.960     5.524    cpu/pc/base_ram_data_IBUF[20]
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.105     5.629 r  cpu/pc/temp_pc[16]_i_6/O
                         net (fo=1, routed)           0.000     5.629    cpu/pc/temp_pc[16]_i_6_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.086 r  cpu/pc/temp_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.086    cpu/pc/temp_pc_reg[16]_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.184 r  cpu/pc/temp_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    cpu/pc/temp_pc_reg[20]_i_2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.282 r  cpu/pc/temp_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.282    cpu/pc/temp_pc_reg[24]_i_2_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.380 r  cpu/pc/temp_pc_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.380    cpu/pc/temp_pc_reg[28]_i_2_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.580 r  cpu/pc/temp_pc_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.877     7.457    cpu/pc/resolve_branch/J_target_PC0[31]
    SLICE_X13Y71         LUT6 (Prop_lut6_I0_O)        0.253     7.710 r  cpu/pc/temp_pc[31]_i_8/O
                         net (fo=1, routed)           0.682     8.392    cpu/id_ex_register/IF_npc[3]
    SLICE_X15Y71         LUT6 (Prop_lut6_I4_O)        0.105     8.497 r  cpu/id_ex_register/temp_pc[31]_i_2/O
                         net (fo=1, routed)           0.000     8.497    cpu/pc/temp_pc_reg[31]_0[31]
    SLICE_X15Y71         FDSE                                         r  cpu/pc/temp_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X15Y71         FDSE                                         r  cpu/pc/temp_pc_reg[31]/C
                         clock pessimism              0.255    19.234    
                         clock uncertainty           -0.102    19.131    
    SLICE_X15Y71         FDSE (Setup_fdse_C_D)        0.032    19.163    cpu/pc/temp_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 10.667    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.735ns (24.476%)  route 5.355ns (75.524%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 18.986 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 f  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 f  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.756     5.328    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.105     5.433 r  cpu/pc/temp_pc[31]_i_13/O
                         net (fo=32, routed)          1.855     7.288    cpu/btb/temp_pc_reg[28]
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.105     7.393 r  cpu/btb/temp_pc[2]_i_2/O
                         net (fo=1, routed)           0.346     7.738    cpu/id_ex_register/temp_pc_reg[2]
    SLICE_X17Y64         LUT5 (Prop_lut5_I3_O)        0.105     7.843 r  cpu/id_ex_register/temp_pc[2]_i_1/O
                         net (fo=1, routed)           0.398     8.241    cpu/pc/temp_pc_reg[31]_0[2]
    SLICE_X17Y64         FDRE                                         r  cpu/pc/temp_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.525    18.986    cpu/pc/clk_out1
    SLICE_X17Y64         FDRE                                         r  cpu/pc/temp_pc_reg[2]/C
                         clock pessimism              0.255    19.241    
                         clock uncertainty           -0.102    19.138    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)       -0.032    19.106    cpu/pc/temp_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 1.735ns (24.456%)  route 5.360ns (75.544%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 f  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 f  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.756     5.328    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.105     5.433 r  cpu/pc/temp_pc[31]_i_13/O
                         net (fo=32, routed)          2.058     7.491    cpu/btb/temp_pc_reg[28]
    SLICE_X15Y69         LUT6 (Prop_lut6_I0_O)        0.105     7.596 r  cpu/btb/temp_pc[13]_i_2/O
                         net (fo=1, routed)           0.546     8.142    cpu/id_ex_register/temp_pc_reg[13]
    SLICE_X15Y69         LUT5 (Prop_lut5_I3_O)        0.105     8.247 r  cpu/id_ex_register/temp_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     8.247    cpu/pc/temp_pc_reg[31]_0[13]
    SLICE_X15Y69         FDRE                                         r  cpu/pc/temp_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.521    18.982    cpu/pc/clk_out1
    SLICE_X15Y69         FDRE                                         r  cpu/pc/temp_pc_reg[13]/C
                         clock pessimism              0.255    19.237    
                         clock uncertainty           -0.102    19.134    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)        0.030    19.164    cpu/pc/temp_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 1.735ns (25.964%)  route 4.948ns (74.036%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 18.988 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 f  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 f  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.756     5.328    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.105     5.433 r  cpu/pc/temp_pc[31]_i_13/O
                         net (fo=32, routed)          1.323     6.756    cpu/btb/temp_pc_reg[28]
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.105     6.861 r  cpu/btb/temp_pc[3]_i_2/O
                         net (fo=1, routed)           0.582     7.443    cpu/id_ex_register/temp_pc_reg[3]
    SLICE_X10Y64         LUT5 (Prop_lut5_I3_O)        0.105     7.548 r  cpu/id_ex_register/temp_pc[3]_i_1/O
                         net (fo=1, routed)           0.286     7.835    cpu/pc/temp_pc_reg[31]_0[3]
    SLICE_X10Y64         FDRE                                         r  cpu/pc/temp_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.527    18.988    cpu/pc/clk_out1
    SLICE_X10Y64         FDRE                                         r  cpu/pc/temp_pc_reg[3]/C
                         clock pessimism              0.255    19.243    
                         clock uncertainty           -0.102    19.140    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.015    19.125    cpu/pc/temp_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 1.735ns (26.418%)  route 4.833ns (73.582%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 18.983 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 f  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 f  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.756     5.328    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.105     5.433 r  cpu/pc/temp_pc[31]_i_13/O
                         net (fo=32, routed)          1.254     6.686    cpu/btb/temp_pc_reg[28]
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.105     6.791 r  cpu/btb/temp_pc[12]_i_3/O
                         net (fo=1, routed)           0.824     7.615    cpu/id_ex_register/temp_pc_reg[12]
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.105     7.720 r  cpu/id_ex_register/temp_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     7.720    cpu/pc/temp_pc_reg[31]_0[12]
    SLICE_X9Y68          FDRE                                         r  cpu/pc/temp_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.522    18.983    cpu/pc/clk_out1
    SLICE_X9Y68          FDRE                                         r  cpu/pc/temp_pc_reg[12]/C
                         clock pessimism              0.255    19.238    
                         clock uncertainty           -0.102    19.135    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.030    19.165    cpu/pc/temp_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.505ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 1.735ns (26.652%)  route 4.776ns (73.348%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 18.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 r  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 r  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.619     5.191    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT5 (Prop_lut5_I1_O)        0.105     5.296 r  cpu/pc/temp_pc[28]_i_3/O
                         net (fo=32, routed)          1.814     7.110    cpu/btb/temp_pc_reg[0]
    SLICE_X17Y66         LUT6 (Prop_lut6_I2_O)        0.105     7.215 r  cpu/btb/temp_pc[0]_i_4/O
                         net (fo=1, routed)           0.343     7.557    cpu/id_ex_register/IF_npc[0]
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.105     7.662 r  cpu/id_ex_register/temp_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     7.662    cpu/pc/temp_pc_reg[31]_0[0]
    SLICE_X17Y66         FDRE                                         r  cpu/pc/temp_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.524    18.985    cpu/pc/clk_out1
    SLICE_X17Y66         FDRE                                         r  cpu/pc/temp_pc_reg[0]/C
                         clock pessimism              0.255    19.240    
                         clock uncertainty           -0.102    19.137    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)        0.030    19.167    cpu/pc/temp_pc_reg[0]
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 11.505    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 base_ram_data[30]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.735ns (26.778%)  route 4.745ns (73.222%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            5.000ns
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 18.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M24                                               0.000     1.151 f  base_ram_data[30] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[30]
    M24                  IBUF (Prop_ibuf_I_O)         1.420     2.571 f  base_ram_data_IBUF[30]_inst/O
                         net (fo=3, routed)           2.756     5.328    cpu/pc/base_ram_data_IBUF[28]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.105     5.433 r  cpu/pc/temp_pc[31]_i_13/O
                         net (fo=32, routed)          1.435     6.867    cpu/btb/temp_pc_reg[28]
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.105     6.972 r  cpu/btb/temp_pc[6]_i_2/O
                         net (fo=1, routed)           0.554     7.527    cpu/id_ex_register/temp_pc_reg[6]
    SLICE_X9Y67          LUT5 (Prop_lut5_I3_O)        0.105     7.632 r  cpu/id_ex_register/temp_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     7.632    cpu/pc/temp_pc_reg[31]_0[6]
    SLICE_X9Y67          FDRE                                         r  cpu/pc/temp_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.523    18.984    cpu/pc/clk_out1
    SLICE_X9Y67          FDRE                                         r  cpu/pc/temp_pc_reg[6]/C
                         clock pessimism              0.255    19.239    
                         clock uncertainty           -0.102    19.136    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.030    19.166    cpu/pc/temp_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         19.166    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 11.535    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 base_ram_data[22]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc/temp_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.686ns (41.508%)  route 3.785ns (58.492%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 18.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    N24                                               0.000     1.151 r  base_ram_data[22] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[22]
    N24                  IBUF (Prop_ibuf_I_O)         1.413     2.564 r  base_ram_data_IBUF[22]_inst/O
                         net (fo=2, routed)           2.960     5.524    cpu/pc/base_ram_data_IBUF[20]
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.105     5.629 r  cpu/pc/temp_pc[16]_i_6/O
                         net (fo=1, routed)           0.000     5.629    cpu/pc/temp_pc[16]_i_6_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.086 r  cpu/pc/temp_pc_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.086    cpu/pc/temp_pc_reg[16]_i_2_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.184 r  cpu/pc/temp_pc_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    cpu/pc/temp_pc_reg[20]_i_2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.282 r  cpu/pc/temp_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.282    cpu/pc/temp_pc_reg[24]_i_2_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.547 r  cpu/pc/temp_pc_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.825     7.372    cpu/id_ex_register/J_target_PC0[25]
    SLICE_X9Y72          LUT5 (Prop_lut5_I1_O)        0.250     7.622 r  cpu/id_ex_register/temp_pc[26]_i_1/O
                         net (fo=1, routed)           0.000     7.622    cpu/pc/temp_pc_reg[31]_0[26]
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.518    18.979    cpu/pc/clk_out1
    SLICE_X9Y72          FDRE                                         r  cpu/pc/temp_pc_reg[26]/C
                         clock pessimism              0.255    19.234    
                         clock uncertainty           -0.102    19.131    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.030    19.161    cpu/pc/temp_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 11.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.604ns  (arrival time - required time)
  Source:                 base_ram_data[10]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.332ns (63.220%)  route 0.775ns (36.780%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    V21                                               0.000     0.896 r  base_ram_data[10] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[10]
    V21                  IBUF (Prop_ibuf_I_O)         1.332     2.229 r  base_ram_data_IBUF[10]_inst/O
                         net (fo=2, routed)           0.775     3.004    cpu/if_id_register/base_ram_data_IBUF[10]
    SLICE_X7Y66          FDRE                                         r  cpu/if_id_register/instruction_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.706    -0.503    cpu/if_id_register/clk_out1
    SLICE_X7Y66          FDRE                                         r  cpu/if_id_register/instruction_reg[10]/C
                         clock pessimism             -0.255    -0.758    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.158    -0.600    cpu/if_id_register/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.745ns  (arrival time - required time)
  Source:                 base_ram_data[9]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.364ns (60.612%)  route 0.886ns (39.388%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    Y23                                               0.000     0.896 r  base_ram_data[9] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[9]
    Y23                  IBUF (Prop_ibuf_I_O)         1.364     2.260 r  base_ram_data_IBUF[9]_inst/O
                         net (fo=1, routed)           0.886     3.146    cpu/if_id_register/base_ram_data_IBUF[9]
    SLICE_X3Y70          FDRE                                         r  cpu/if_id_register/instruction_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.703    -0.506    cpu/if_id_register/clk_out1
    SLICE_X3Y70          FDRE                                         r  cpu/if_id_register/instruction_reg[9]/C
                         clock pessimism             -0.255    -0.761    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.162    -0.599    cpu/if_id_register/instruction_reg[9]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.770ns  (arrival time - required time)
  Source:                 ext_ram_data[0]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.396ns (61.414%)  route 0.877ns (38.586%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AF24                                              0.000     0.896 r  ext_ram_data[0] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[0]_inst/IO
    AF24                 IBUF (Prop_ibuf_I_O)         1.396     2.292 r  ext_ram_data_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.877     3.169    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[0]
    SLICE_X4Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.715    -0.494    cpu/mem_wb_register/clk_out1
    SLICE_X4Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[0]/C
                         clock pessimism             -0.255    -0.749    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.148    -0.601    cpu/mem_wb_register/Ext_ram_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.802ns  (arrival time - required time)
  Source:                 base_ram_data[13]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.365ns (59.040%)  route 0.947ns (40.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    V22                                               0.000     0.896 r  base_ram_data[13] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[13]
    V22                  IBUF (Prop_ibuf_I_O)         1.365     2.261 r  base_ram_data_IBUF[13]_inst/O
                         net (fo=2, routed)           0.947     3.208    cpu/if_id_register/base_ram_data_IBUF[13]
    SLICE_X7Y66          FDRE                                         r  cpu/if_id_register/instruction_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.706    -0.503    cpu/if_id_register/clk_out1
    SLICE_X7Y66          FDRE                                         r  cpu/if_id_register/instruction_reg[13]/C
                         clock pessimism             -0.255    -0.758    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.164    -0.594    cpu/if_id_register/instruction_reg[13]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.817ns  (arrival time - required time)
  Source:                 ext_ram_data[1]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.378ns (57.984%)  route 0.999ns (42.016%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AE23                                              0.000     0.896 r  ext_ram_data[1] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[1]_inst/IO
    AE23                 IBUF (Prop_ibuf_I_O)         1.378     2.274 r  ext_ram_data_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.999     3.273    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[1]
    SLICE_X2Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.716    -0.493    cpu/mem_wb_register/clk_out1
    SLICE_X2Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[1]/C
                         clock pessimism             -0.255    -0.748    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.204    -0.544    cpu/mem_wb_register/Ext_ram_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.819ns  (arrival time - required time)
  Source:                 base_ram_data[14]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.364ns (58.819%)  route 0.955ns (41.181%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    V23                                               0.000     0.896 r  base_ram_data[14] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[14]
    V23                  IBUF (Prop_ibuf_I_O)         1.364     2.261 r  base_ram_data_IBUF[14]_inst/O
                         net (fo=2, routed)           0.955     3.216    cpu/if_id_register/base_ram_data_IBUF[14]
    SLICE_X5Y67          FDRE                                         r  cpu/if_id_register/instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.705    -0.504    cpu/if_id_register/clk_out1
    SLICE_X5Y67          FDRE                                         r  cpu/if_id_register/instruction_reg[14]/C
                         clock pessimism             -0.255    -0.759    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.156    -0.603    cpu/if_id_register/instruction_reg[14]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.820ns  (arrival time - required time)
  Source:                 base_ram_data[15]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.330ns (57.837%)  route 0.969ns (42.163%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    U21                                               0.000     0.896 r  base_ram_data[15] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[15]
    U21                  IBUF (Prop_ibuf_I_O)         1.330     2.226 r  base_ram_data_IBUF[15]_inst/O
                         net (fo=2, routed)           0.969     3.195    cpu/if_id_register/base_ram_data_IBUF[15]
    SLICE_X8Y67          FDRE                                         r  cpu/if_id_register/instruction_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.638    -0.571    cpu/if_id_register/clk_out1
    SLICE_X8Y67          FDRE                                         r  cpu/if_id_register/instruction_reg[15]/C
                         clock pessimism             -0.255    -0.826    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.201    -0.625    cpu/if_id_register/instruction_reg[15]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.894ns  (arrival time - required time)
  Source:                 ext_ram_data[5]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 1.374ns (56.233%)  route 1.070ns (43.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AE21                                              0.000     0.896 r  ext_ram_data[5] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[5]_inst/IO
    AE21                 IBUF (Prop_ibuf_I_O)         1.374     2.271 r  ext_ram_data_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           1.070     3.340    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[5]
    SLICE_X2Y55          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.716    -0.493    cpu/mem_wb_register/clk_out1
    SLICE_X2Y55          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[5]/C
                         clock pessimism             -0.255    -0.748    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.195    -0.553    cpu/mem_wb_register/Ext_ram_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.937ns  (arrival time - required time)
  Source:                 base_ram_data[8]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_register/instruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.384ns (56.988%)  route 1.044ns (43.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AA24                                              0.000     0.896 r  base_ram_data[8] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[8]
    AA24                 IBUF (Prop_ibuf_I_O)         1.384     2.280 r  base_ram_data_IBUF[8]_inst/O
                         net (fo=1, routed)           1.044     3.324    cpu/if_id_register/base_ram_data_IBUF[8]
    SLICE_X3Y70          FDRE                                         r  cpu/if_id_register/instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.703    -0.506    cpu/if_id_register/clk_out1
    SLICE_X3Y70          FDRE                                         r  cpu/if_id_register/instruction_reg[8]/C
                         clock pessimism             -0.255    -0.761    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.148    -0.613    cpu/if_id_register/instruction_reg[8]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.959ns  (arrival time - required time)
  Source:                 ext_ram_data[2]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 1.391ns (56.184%)  route 1.085ns (43.816%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AF23                                              0.000     0.896 r  ext_ram_data[2] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[2]_inst/IO
    AF23                 IBUF (Prop_ibuf_I_O)         1.391     2.288 r  ext_ram_data_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.085     3.373    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[2]
    SLICE_X3Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.716    -0.493    cpu/mem_wb_register/clk_out1
    SLICE_X3Y53          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[2]/C
                         clock pessimism             -0.255    -0.748    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.162    -0.586    cpu/mem_wb_register/Ext_ram_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  3.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.535ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.433ns (41.599%)  route 0.608ns (58.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 18.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.640    -0.569    clk_10M
    SLICE_X14Y84         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.433    -0.136 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.608     0.472    reset_of_clk10M
    SLICE_X14Y79         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         1.520    18.981    clk_10M
    SLICE_X14Y79         FDPE                                         r  rst_reg/C
                         clock pessimism              0.420    19.401    
                         clock uncertainty           -0.102    19.298    
    SLICE_X14Y79         FDPE (Recov_fdpe_C_PRE)     -0.292    19.006    rst_reg
  -------------------------------------------------------------------
                         required time                         19.006    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                 18.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.781%)  route 0.282ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.691    -0.623    clk_10M
    SLICE_X14Y84         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.164    -0.459 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.282    -0.177    reset_of_clk10M
    SLICE_X14Y79         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=907, routed)         0.960    -0.869    clk_10M
    SLICE_X14Y79         FDPE                                         r  rst_reg/C
                         clock pessimism              0.255    -0.614    
    SLICE_X14Y79         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.685    rst_reg
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.508    





