
i2c.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800100  000003bc  00000450  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003bc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800128  00800128  00000478  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000478  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004a8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000004e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d16  00000000  00000000  000005a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000915  00000000  00000000  000012be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000067d  00000000  00000000  00001bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e4  00000000  00000000  00002250  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000052d  00000000  00000000  00002434  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000050f  00000000  00000000  00002961  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  00002e70  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 12 01 	jmp	0x224	; 0x224 <__vector_18>
  4c:	0c 94 40 01 	jmp	0x280	; 0x280 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ec eb       	ldi	r30, 0xBC	; 188
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a8 32       	cpi	r26, 0x28	; 40
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a8 e2       	ldi	r26, 0x28	; 40
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ad 36       	cpi	r26, 0x6D	; 109
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 dc 01 	jmp	0x3b8	; 0x3b8 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
  a6:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
  aa:	87 e6       	ldi	r24, 0x67	; 103
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 33 ms and enable interrupt
    TIM1_overflow_33ms();
  b2:	e1 e8       	ldi	r30, 0x81	; 129
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	8a 7f       	andi	r24, 0xFA	; 250
  ba:	80 83       	st	Z, r24
  bc:	80 81       	ld	r24, Z
  be:	82 60       	ori	r24, 0x02	; 2
  c0:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  c2:	ef e6       	ldi	r30, 0x6F	; 111
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	81 60       	ori	r24, 0x01	; 1
  ca:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
  cc:	78 94       	sei

    // Put strings to ringbuffer for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
  ce:	82 e0       	ldi	r24, 0x02	; 2
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x30>

000000d8 <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Update Finite State Machine and test I2C slave addresses 
 *           between 8 and 119.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	1f 93       	push	r17
  e4:	2f 93       	push	r18
  e6:	3f 93       	push	r19
  e8:	4f 93       	push	r20
  ea:	5f 93       	push	r21
  ec:	6f 93       	push	r22
  ee:	7f 93       	push	r23
  f0:	8f 93       	push	r24
  f2:	9f 93       	push	r25
  f4:	af 93       	push	r26
  f6:	bf 93       	push	r27
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <__vector_13+0x2a>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
    static state_t state = STATE_IDLE;  // Current state of the FSM
    static uint8_t addr = 7;            // I2C slave address
    uint8_t result = 1;                 // ACK result from the bus
    char uart_string[2] = "00"; // String for converting numbers by itoa()
 106:	80 e3       	ldi	r24, 0x30	; 48
 108:	90 e3       	ldi	r25, 0x30	; 48
 10a:	9a 83       	std	Y+2, r25	; 0x02
 10c:	89 83       	std	Y+1, r24	; 0x01

    // FSM
    switch (state)
 10e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <state.1964>
 112:	82 30       	cpi	r24, 0x02	; 2
 114:	99 f0       	breq	.+38     	; 0x13c <__vector_13+0x64>
 116:	83 30       	cpi	r24, 0x03	; 3
 118:	19 f1       	breq	.+70     	; 0x160 <__vector_13+0x88>
 11a:	81 30       	cpi	r24, 0x01	; 1
 11c:	d1 f5       	brne	.+116    	; 0x192 <__vector_13+0xba>
    {
    // Increment I2C slave address
    case STATE_IDLE:
        addr++;
 11e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 122:	8f 5f       	subi	r24, 0xFF	; 255
 124:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
        // If slave address is between 8 and 119 then move to SEND state
        
        if(addr<120)        // allways higher than 7 (we set it at start to 7)
 128:	88 37       	cpi	r24, 0x78	; 120
 12a:	20 f4       	brcc	.+8      	; 0x134 <__vector_13+0x5c>
        {
            state = STATE_SEND;
 12c:	82 e0       	ldi	r24, 0x02	; 2
 12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 132:	32 c0       	rjmp	.+100    	; 0x198 <__vector_13+0xc0>
        }
        else addr = 7;
 134:	87 e0       	ldi	r24, 0x07	; 7
 136:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 13a:	2e c0       	rjmp	.+92     	; 0x198 <__vector_13+0xc0>
        // |      from Master       | from Slave |
        // +------------------------+------------+
        // | 7  6  5  4  3  2  1  0 |     ACK    |
        // |a6 a5 a4 a3 a2 a1 a0 R/W|   result   |
        // +------------------------+------------+
        result = twi_start((addr<<1) + TWI_WRITE);
 13c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 140:	88 0f       	add	r24, r24
 142:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <twi_start>
 146:	18 2f       	mov	r17, r24
        twi_stop();
 148:	0e 94 0e 01 	call	0x21c	; 0x21c <twi_stop>
        /* Test result from I2C bus. If it is 0 then move to ACK state, 
         * otherwise move to IDLE */
        switch(result)
 14c:	11 11       	cpse	r17, r1
 14e:	04 c0       	rjmp	.+8      	; 0x158 <__vector_13+0x80>
        {
            case(0):
                state = STATE_ACK;
 150:	83 e0       	ldi	r24, 0x03	; 3
 152:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
                break;
 156:	20 c0       	rjmp	.+64     	; 0x198 <__vector_13+0xc0>
            default:
                state = STATE_IDLE;
 158:	81 e0       	ldi	r24, 0x01	; 1
 15a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 15e:	1c c0       	rjmp	.+56     	; 0x198 <__vector_13+0xc0>
        break;

    // A module connected to the bus was found
    case STATE_ACK:
        // Send info about active I2C slave to UART and move to IDLE
        uart_puts("Addr: ");
 160:	80 e2       	ldi	r24, 0x20	; 32
 162:	91 e0       	ldi	r25, 0x01	; 1
 164:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
        itoa(addr, uart_string, 16);
 168:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 16c:	40 e1       	ldi	r20, 0x10	; 16
 16e:	be 01       	movw	r22, r28
 170:	6f 5f       	subi	r22, 0xFF	; 255
 172:	7f 4f       	sbci	r23, 0xFF	; 255
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	0e 94 a7 01 	call	0x34e	; 0x34e <__itoa_ncheck>
        uart_puts(uart_string);
 17a:	ce 01       	movw	r24, r28
 17c:	01 96       	adiw	r24, 0x01	; 1
 17e:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
        uart_puts("\r\n");
 182:	8d e1       	ldi	r24, 0x1D	; 29
 184:	91 e0       	ldi	r25, 0x01	; 1
 186:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
        state = STATE_IDLE;
 18a:	81 e0       	ldi	r24, 0x01	; 1
 18c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>

        break;
 190:	03 c0       	rjmp	.+6      	; 0x198 <__vector_13+0xc0>

    // If something unexpected happens then move to IDLE
    default:
        state = STATE_IDLE;
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
    }
}
 198:	0f 90       	pop	r0
 19a:	0f 90       	pop	r0
 19c:	df 91       	pop	r29
 19e:	cf 91       	pop	r28
 1a0:	ff 91       	pop	r31
 1a2:	ef 91       	pop	r30
 1a4:	bf 91       	pop	r27
 1a6:	af 91       	pop	r26
 1a8:	9f 91       	pop	r25
 1aa:	8f 91       	pop	r24
 1ac:	7f 91       	pop	r23
 1ae:	6f 91       	pop	r22
 1b0:	5f 91       	pop	r21
 1b2:	4f 91       	pop	r20
 1b4:	3f 91       	pop	r19
 1b6:	2f 91       	pop	r18
 1b8:	1f 91       	pop	r17
 1ba:	0f 90       	pop	r0
 1bc:	0f be       	out	0x3f, r0	; 63
 1be:	0f 90       	pop	r0
 1c0:	1f 90       	pop	r1
 1c2:	18 95       	reti

000001c4 <twi_init>:
{
    TWCR = _BV(TWINT) | _BV(TWEN);

    while ((TWCR & _BV(TWINT)) == 0);
    return (TWDR);
}
 1c4:	87 b1       	in	r24, 0x07	; 7
 1c6:	8f 7c       	andi	r24, 0xCF	; 207
 1c8:	87 b9       	out	0x07, r24	; 7
 1ca:	88 b1       	in	r24, 0x08	; 8
 1cc:	80 63       	ori	r24, 0x30	; 48
 1ce:	88 b9       	out	0x08, r24	; 8
 1d0:	e9 eb       	ldi	r30, 0xB9	; 185
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	8c 7f       	andi	r24, 0xFC	; 252
 1d8:	80 83       	st	Z, r24
 1da:	88 e9       	ldi	r24, 0x98	; 152
 1dc:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
 1e0:	08 95       	ret

000001e2 <twi_start>:
 1e2:	94 ea       	ldi	r25, 0xA4	; 164
 1e4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 1e8:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 1ec:	99 23       	and	r25, r25
 1ee:	e4 f7       	brge	.-8      	; 0x1e8 <twi_start+0x6>
 1f0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 1f4:	84 e8       	ldi	r24, 0x84	; 132
 1f6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 1fa:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 1fe:	88 23       	and	r24, r24
 200:	e4 f7       	brge	.-8      	; 0x1fa <twi_start+0x18>
 202:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 206:	88 7f       	andi	r24, 0xF8	; 248
 208:	88 31       	cpi	r24, 0x18	; 24
 20a:	21 f0       	breq	.+8      	; 0x214 <twi_start+0x32>
 20c:	80 34       	cpi	r24, 0x40	; 64
 20e:	21 f4       	brne	.+8      	; 0x218 <twi_start+0x36>
 210:	80 e0       	ldi	r24, 0x00	; 0
 212:	08 95       	ret
 214:	80 e0       	ldi	r24, 0x00	; 0
 216:	08 95       	ret
 218:	81 e0       	ldi	r24, 0x01	; 1
 21a:	08 95       	ret

0000021c <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 21c:	84 e9       	ldi	r24, 0x94	; 148
 21e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 222:	08 95       	ret

00000224 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 224:	1f 92       	push	r1
 226:	0f 92       	push	r0
 228:	0f b6       	in	r0, 0x3f	; 63
 22a:	0f 92       	push	r0
 22c:	11 24       	eor	r1, r1
 22e:	2f 93       	push	r18
 230:	8f 93       	push	r24
 232:	9f 93       	push	r25
 234:	ef 93       	push	r30
 236:	ff 93       	push	r31
 238:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 23c:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 240:	8c 71       	andi	r24, 0x1C	; 28
 242:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <UART_RxHead>
 246:	ef 5f       	subi	r30, 0xFF	; 255
 248:	ef 71       	andi	r30, 0x1F	; 31
 24a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <UART_RxTail>
 24e:	e9 17       	cp	r30, r25
 250:	39 f0       	breq	.+14     	; 0x260 <__vector_18+0x3c>
 252:	e0 93 2a 01 	sts	0x012A, r30	; 0x80012a <UART_RxHead>
 256:	f0 e0       	ldi	r31, 0x00	; 0
 258:	e3 5d       	subi	r30, 0xD3	; 211
 25a:	fe 4f       	sbci	r31, 0xFE	; 254
 25c:	20 83       	st	Z, r18
 25e:	01 c0       	rjmp	.+2      	; 0x262 <__vector_18+0x3e>
 260:	82 e0       	ldi	r24, 0x02	; 2
 262:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <__data_end>
 266:	89 2b       	or	r24, r25
 268:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__data_end>
 26c:	ff 91       	pop	r31
 26e:	ef 91       	pop	r30
 270:	9f 91       	pop	r25
 272:	8f 91       	pop	r24
 274:	2f 91       	pop	r18
 276:	0f 90       	pop	r0
 278:	0f be       	out	0x3f, r0	; 63
 27a:	0f 90       	pop	r0
 27c:	1f 90       	pop	r1
 27e:	18 95       	reti

00000280 <__vector_19>:
 280:	1f 92       	push	r1
 282:	0f 92       	push	r0
 284:	0f b6       	in	r0, 0x3f	; 63
 286:	0f 92       	push	r0
 288:	11 24       	eor	r1, r1
 28a:	8f 93       	push	r24
 28c:	9f 93       	push	r25
 28e:	ef 93       	push	r30
 290:	ff 93       	push	r31
 292:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <UART_TxHead>
 296:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <UART_TxTail>
 29a:	98 17       	cp	r25, r24
 29c:	69 f0       	breq	.+26     	; 0x2b8 <__vector_19+0x38>
 29e:	e0 91 2b 01 	lds	r30, 0x012B	; 0x80012b <UART_TxTail>
 2a2:	ef 5f       	subi	r30, 0xFF	; 255
 2a4:	ef 71       	andi	r30, 0x1F	; 31
 2a6:	e0 93 2b 01 	sts	0x012B, r30	; 0x80012b <UART_TxTail>
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	e3 5b       	subi	r30, 0xB3	; 179
 2ae:	fe 4f       	sbci	r31, 0xFE	; 254
 2b0:	80 81       	ld	r24, Z
 2b2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 2b6:	05 c0       	rjmp	.+10     	; 0x2c2 <__vector_19+0x42>
 2b8:	e1 ec       	ldi	r30, 0xC1	; 193
 2ba:	f0 e0       	ldi	r31, 0x00	; 0
 2bc:	80 81       	ld	r24, Z
 2be:	8f 7d       	andi	r24, 0xDF	; 223
 2c0:	80 83       	st	Z, r24
 2c2:	ff 91       	pop	r31
 2c4:	ef 91       	pop	r30
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	0f 90       	pop	r0
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	0f 90       	pop	r0
 2d0:	1f 90       	pop	r1
 2d2:	18 95       	reti

000002d4 <uart_init>:
 2d4:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <UART_TxHead>
 2d8:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <UART_TxTail>
 2dc:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <UART_RxHead>
 2e0:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <UART_RxTail>
 2e4:	28 2f       	mov	r18, r24
 2e6:	39 2f       	mov	r19, r25
 2e8:	33 23       	and	r19, r19
 2ea:	1c f4       	brge	.+6      	; 0x2f2 <uart_init+0x1e>
 2ec:	22 e0       	ldi	r18, 0x02	; 2
 2ee:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 2f2:	90 78       	andi	r25, 0x80	; 128
 2f4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 2f8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 2fc:	88 e9       	ldi	r24, 0x98	; 152
 2fe:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 302:	86 e0       	ldi	r24, 0x06	; 6
 304:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 308:	08 95       	ret

0000030a <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 30a:	20 91 2c 01 	lds	r18, 0x012C	; 0x80012c <UART_TxHead>
 30e:	2f 5f       	subi	r18, 0xFF	; 255
 310:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 312:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <UART_TxTail>
 316:	29 17       	cp	r18, r25
 318:	e1 f3       	breq	.-8      	; 0x312 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 31a:	e2 2f       	mov	r30, r18
 31c:	f0 e0       	ldi	r31, 0x00	; 0
 31e:	e3 5b       	subi	r30, 0xB3	; 179
 320:	fe 4f       	sbci	r31, 0xFE	; 254
 322:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 324:	20 93 2c 01 	sts	0x012C, r18	; 0x80012c <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 328:	e1 ec       	ldi	r30, 0xC1	; 193
 32a:	f0 e0       	ldi	r31, 0x00	; 0
 32c:	80 81       	ld	r24, Z
 32e:	80 62       	ori	r24, 0x20	; 32
 330:	80 83       	st	Z, r24
 332:	08 95       	ret

00000334 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 334:	cf 93       	push	r28
 336:	df 93       	push	r29
 338:	ec 01       	movw	r28, r24
    while (*s)
 33a:	03 c0       	rjmp	.+6      	; 0x342 <uart_puts+0xe>
        uart_putc(*s++);
 33c:	21 96       	adiw	r28, 0x01	; 1
 33e:	0e 94 85 01 	call	0x30a	; 0x30a <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 342:	88 81       	ld	r24, Y
 344:	81 11       	cpse	r24, r1
 346:	fa cf       	rjmp	.-12     	; 0x33c <uart_puts+0x8>
        uart_putc(*s++);
}/* uart_puts */
 348:	df 91       	pop	r29
 34a:	cf 91       	pop	r28
 34c:	08 95       	ret

0000034e <__itoa_ncheck>:
 34e:	bb 27       	eor	r27, r27
 350:	4a 30       	cpi	r20, 0x0A	; 10
 352:	31 f4       	brne	.+12     	; 0x360 <__itoa_ncheck+0x12>
 354:	99 23       	and	r25, r25
 356:	22 f4       	brpl	.+8      	; 0x360 <__itoa_ncheck+0x12>
 358:	bd e2       	ldi	r27, 0x2D	; 45
 35a:	90 95       	com	r25
 35c:	81 95       	neg	r24
 35e:	9f 4f       	sbci	r25, 0xFF	; 255
 360:	0c 94 b3 01 	jmp	0x366	; 0x366 <__utoa_common>

00000364 <__utoa_ncheck>:
 364:	bb 27       	eor	r27, r27

00000366 <__utoa_common>:
 366:	fb 01       	movw	r30, r22
 368:	55 27       	eor	r21, r21
 36a:	aa 27       	eor	r26, r26
 36c:	88 0f       	add	r24, r24
 36e:	99 1f       	adc	r25, r25
 370:	aa 1f       	adc	r26, r26
 372:	a4 17       	cp	r26, r20
 374:	10 f0       	brcs	.+4      	; 0x37a <__utoa_common+0x14>
 376:	a4 1b       	sub	r26, r20
 378:	83 95       	inc	r24
 37a:	50 51       	subi	r21, 0x10	; 16
 37c:	b9 f7       	brne	.-18     	; 0x36c <__utoa_common+0x6>
 37e:	a0 5d       	subi	r26, 0xD0	; 208
 380:	aa 33       	cpi	r26, 0x3A	; 58
 382:	08 f0       	brcs	.+2      	; 0x386 <__utoa_common+0x20>
 384:	a9 5d       	subi	r26, 0xD9	; 217
 386:	a1 93       	st	Z+, r26
 388:	00 97       	sbiw	r24, 0x00	; 0
 38a:	79 f7       	brne	.-34     	; 0x36a <__utoa_common+0x4>
 38c:	b1 11       	cpse	r27, r1
 38e:	b1 93       	st	Z+, r27
 390:	11 92       	st	Z+, r1
 392:	cb 01       	movw	r24, r22
 394:	0c 94 cc 01 	jmp	0x398	; 0x398 <strrev>

00000398 <strrev>:
 398:	dc 01       	movw	r26, r24
 39a:	fc 01       	movw	r30, r24
 39c:	67 2f       	mov	r22, r23
 39e:	71 91       	ld	r23, Z+
 3a0:	77 23       	and	r23, r23
 3a2:	e1 f7       	brne	.-8      	; 0x39c <strrev+0x4>
 3a4:	32 97       	sbiw	r30, 0x02	; 2
 3a6:	04 c0       	rjmp	.+8      	; 0x3b0 <strrev+0x18>
 3a8:	7c 91       	ld	r23, X
 3aa:	6d 93       	st	X+, r22
 3ac:	70 83       	st	Z, r23
 3ae:	62 91       	ld	r22, -Z
 3b0:	ae 17       	cp	r26, r30
 3b2:	bf 07       	cpc	r27, r31
 3b4:	c8 f3       	brcs	.-14     	; 0x3a8 <strrev+0x10>
 3b6:	08 95       	ret

000003b8 <_exit>:
 3b8:	f8 94       	cli

000003ba <__stop_program>:
 3ba:	ff cf       	rjmp	.-2      	; 0x3ba <__stop_program>
