{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631143796476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631143796476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 20:29:56 2021 " "Processing started: Wed Sep 08 20:29:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631143796476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631143796476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snoopingMSI -c snoopingMSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off snoopingMSI -c snoopingMSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631143796476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631143796727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snoopingmsi.v 1 1 " "Found 1 design units, including 1 entities, in source file snoopingmsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 snoopingMSI " "Found entity 1: snoopingMSI" {  } { { "snoopingMSI.v" "" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631143796758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631143796758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631143796760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631143796760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "emissor.v " "Can't analyze file -- file emissor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1631143796763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/erick/Downloads/Parte II/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631143796764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631143796764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631143796766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631143796766 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "receptor.v " "Can't analyze file -- file receptor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1631143796769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock snoopingMSI.v(17) " "Verilog HDL Implicit Net warning at snoopingMSI.v(17): created implicit net for \"Clock\"" {  } { { "snoopingMSI.v" "" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631143796769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snoopingMSI " "Elaborating entity \"snoopingMSI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631143796787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:p1 " "Elaborating entity \"processador\" for hierarchy \"processador:p1\"" {  } { { "snoopingMSI.v" "p1" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631143796789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alternaBus processador.v(24) " "Verilog HDL or VHDL warning at processador.v(24): object \"alternaBus\" assigned a value but never read" {  } { { "processador.v" "" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631143796790 "|snoopingMSI|processador:p1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maquinaestadocpu.v(37) " "Verilog HDL information at maquinaestadocpu.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631143796797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maquinaestadocpu.v 1 1 " "Using design file maquinaestadocpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstadoCPU " "Found entity 1: MaquinaEstadoCPU" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631143796798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1631143796798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaEstadoCPU processador:p1\|MaquinaEstadoCPU:maquinaCPU " "Elaborating entity \"MaquinaEstadoCPU\" for hierarchy \"processador:p1\|MaquinaEstadoCPU:maquinaCPU\"" {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631143796799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newState maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"newState\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631143796799 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mensage maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"mensage\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631143796799 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"action\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631143796799 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:m " "Elaborating entity \"mem\" for hierarchy \"mem:m\"" {  } { { "snoopingMSI.v" "m" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631143796803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:barramento " "Elaborating entity \"bus\" for hierarchy \"bus:barramento\"" {  } { { "snoopingMSI.v" "barramento" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631143796805 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento1 bus.v(11) " "Verilog HDL Always Construct warning at bus.v(11): variable \"Barramento1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento1 bus.v(12) " "Verilog HDL Always Construct warning at bus.v(12): variable \"Barramento1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento2 bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): variable \"Barramento2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento2 bus.v(14) " "Verilog HDL Always Construct warning at bus.v(14): variable \"Barramento2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento3 bus.v(15) " "Verilog HDL Always Construct warning at bus.v(15): variable \"Barramento3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento3 bus.v(16) " "Verilog HDL Always Construct warning at bus.v(16): variable \"Barramento3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BarramentoMemoria bus.v(17) " "Verilog HDL Always Construct warning at bus.v(17): variable \"BarramentoMemoria\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BarramentoMemoria bus.v(18) " "Verilog HDL Always Construct warning at bus.v(18): variable \"BarramentoMemoria\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631143796805 "|snoopingMSI|bus:barramento"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 maquinaCPU 1 2 " "Port \"ordered port 1\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 105 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631143796818 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 maquinaCPU 2 1 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 105 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631143796818 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 maquinaCPU 1 2 " "Port \"ordered port 1\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 105 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631143796819 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 maquinaCPU 2 1 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 105 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631143796819 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631143797013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1631143797054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg " "Generated suppressed messages file C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631143797080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631143797139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631143797139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631143797163 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631143797163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631143797163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631143797163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631143797175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 20:29:57 2021 " "Processing ended: Wed Sep 08 20:29:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631143797175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631143797175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631143797175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631143797175 ""}
