// Seed: 2482844493
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd18
) (
    output wor   id_0,
    input  wor   id_1,
    output wand  _id_2,
    input  uwire id_3
);
  parameter id_5 = 1;
  logic [1 : id_2] id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  always @(-1 or 1'h0) begin : LABEL_0
    id_9 = #id_13 id_7;
  end
  localparam id_14 = 1;
  real id_15 = id_1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_12
  );
  assign id_7 = (-1'b0);
endmodule
