0.7
2020.2
Nov  8 2024
22:36:57
H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.srcs/sim_1/new/cpu_testbench.v,1738806403,verilog,,,,cpu_testbench,,,,,,,,
H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.srcs/sources_1/new/simple_cpu.v,1738806337,verilog,,H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.srcs/sim_1/new/cpu_testbench.v,,simple_cpu,,,,,,,,
