<module name="ARMSS_RAT_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RAT_PID" acronym="RAT_PID" offset="0x0" width="32" description="This register contains the major and minor revisions for the module.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66801100" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="RAT_CONFIG" acronym="RAT_CONFIG" offset="0x4" width="32" description="This register contains the configuration values for the module.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ADDR_WIDTH" width="8" begin="23" end="16" resetval="0x30" description="Number of address bits." range="" rwaccess="R"/>
    <bitfield id="ADDRS" width="8" begin="15" end="8" resetval="0x2" description="Number of addresses." range="" rwaccess="R"/>
    <bitfield id="REGIONS" width="8" begin="7" end="0" resetval="0x10" description="Number of regions." range="" rwaccess="R"/>
  </register>
  <register id="RAT_CTRL_j" acronym="RAT_CTRL_j" offset="0x20" width="32" description="This region controls the size and the enable for a region. Offset = 20h + (j * 10h); where j = 0h to Fh.">
    <bitfield id="EN" width="1" begin="31" end="31" resetval="0x0" description="Enable for the region." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="SIZE" width="6" begin="5" end="0" resetval="0x0" description="Size of the region in address bits." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_BASE_j" acronym="RAT_BASE_j" offset="0x24" width="32" description="This register is used for the base address for a region. This is the source address for matching to a region. Offset = 24h + (j * 10h); where j = 0h to Fh.">
    <bitfield id="BASE" width="32" begin="31" end="0" resetval="0x0" description="Base address for the region. It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_TRANS_L_j" acronym="RAT_TRANS_L_j" offset="0x28" width="32" description="This register contains the translated lower address bits for a region. Offset = 28h + (j * 10h); where j = 0h to Fh.">
    <bitfield id="LOWER" width="32" begin="31" end="0" resetval="0x0" description="Translated lower address bits for the region. It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_TRANS_U_j" acronym="RAT_TRANS_U_j" offset="0x2C" width="32" description="This register contains the translated upper address bits for a region. Offset = 2Ch + (j * 10h); where j = 0h to Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="UPPER" width="16" begin="15" end="0" resetval="0x0" description="Translated upper address bits for the region." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_DESTINATION_ID" acronym="RAT_DESTINATION_ID" offset="0x804" width="32" description="This register defines the destination ID value for error messages.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_CONTROL" acronym="RAT_EXCEPTION_LOGGING_CONTROL" offset="0x820" width="32" description="This register controls the exception logging.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DISABLE_INTR" width="1" begin="1" end="1" resetval="0x0" description="Disables logging interrupt when set." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_F" width="1" begin="0" end="0" resetval="0x0" description="Disables logging when set." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_HEADER0" acronym="RAT_EXCEPTION_LOGGING_HEADER0" offset="0x824" width="32" description="This register contains the first word of the header.">
    <bitfield id="TYPE_F" width="8" begin="31" end="24" resetval="0x0" description="Type." range="" rwaccess="R"/>
    <bitfield id="SRC_ID" width="16" begin="23" end="8" resetval="0x0" description="Source ID." range="" rwaccess="R"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_HEADER1" acronym="RAT_EXCEPTION_LOGGING_HEADER1" offset="0x828" width="32" description="This register contains the second word of the header.">
    <bitfield id="GROUP" width="8" begin="31" end="24" resetval="0x0" description="Group." range="" rwaccess="R"/>
    <bitfield id="CODE" width="8" begin="23" end="16" resetval="0x0" description="Code." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA0" acronym="RAT_EXCEPTION_LOGGING_DATA0" offset="0x82C" width="32" description="This register contains the first word of the data.">
    <bitfield id="ADDR_L" width="32" begin="31" end="0" resetval="0x0" description="Address lower 32 bits." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA1" acronym="RAT_EXCEPTION_LOGGING_DATA1" offset="0x830" width="32" description="This register contains the second word of the data.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ADDR_H" width="16" begin="15" end="0" resetval="0x0" description="Address upper 12 bits." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA2" acronym="RAT_EXCEPTION_LOGGING_DATA2" offset="0x834" width="32" description="This register contains the third word of the data.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="27" end="16" resetval="0x0" description="Route ID." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="WRITE" width="1" begin="13" end="13" resetval="0x0" description="Write." range="" rwaccess="R"/>
    <bitfield id="READ" width="1" begin="12" end="12" resetval="0x0" description="Read." range="" rwaccess="R"/>
    <bitfield id="DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Debug." range="" rwaccess="R"/>
    <bitfield id="CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Cacheable." range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="9" end="9" resetval="0x0" description="Priv." range="" rwaccess="R"/>
    <bitfield id="SECURE" width="1" begin="8" end="8" resetval="0x0" description="Secure." range="" rwaccess="R"/>
    <bitfield id="PRIV_ID" width="8" begin="7" end="0" resetval="0x0" description="Priv ID." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA3" acronym="RAT_EXCEPTION_LOGGING_DATA3" offset="0x838" width="32" description="This register contains the fourth word of the data. Reading this register will clear the error pending bit.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BYTECNT" width="10" begin="9" end="0" resetval="0x0" description="Byte count." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_PEND_SET" acronym="RAT_EXCEPTION_PEND_SET" offset="0x840" width="32" description="This register allows to set the exception pending signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PEND_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception pending signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="RAT_EXCEPTION_PEND_CLEAR" acronym="RAT_EXCEPTION_PEND_CLEAR" offset="0x844" width="32" description="This register allows to clear the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PEND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception pending signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="RAT_EXCEPTION_ENABLE_SET" acronym="RAT_EXCEPTION_ENABLE_SET" offset="0x848" width="32" description="This register allows to set the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception interrupt enable signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="RAT_EXCEPTION_ENABLE_CLEAR" acronym="RAT_EXCEPTION_ENABLE_CLEAR" offset="0x84C" width="32" description="This register allows to clear the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception interrupt enable signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="RAT_EOI_REG" acronym="RAT_EOI_REG" offset="0x850" width="32" description="EOI Register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="16" begin="15" end="0" resetval="0x0" description="EOI value." range="" rwaccess="RW"/>
  </register>
</module>
