Jason A. Blome , Shantanu Gupta , Shuguang Feng , Scott Mahlke, Cost-efficient soft error protection for embedded microprocessors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176811]
Kaiyu Chen , Sharad Malik , David I. August, Retargetable static timing analysis for embedded software, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, MontrÃ©al, P.Q., Canada[doi>10.1145/500001.500011]
Dodd, P. and Massengill, L. 2003. Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans. Nucl. Sci. 50, 583--602.
M. Fazeli , S. N. Ahmadian , S. G. Miremadi, A Low Energy Soft Error-Tolerant Register File Architecture for Embedded Processors, Proceedings of the 2008 11th IEEE High Assurance Systems Engineering Symposium, p.109-116, December 03-05, 2008[doi>10.1109/HASE.2008.46]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Mary Jean Harrold , Gregg Rothermel , Saurabh Sinha, Computation of interprocedural control dependence, Proceedings of the 1998 ACM SIGSOFT international symposium on Software testing and analysis, p.11-20, March 02-04, 1998, Clearwater Beach, Florida, USA[doi>10.1145/271771.271780]
Mallik Kandala , Wei Zhang , Laurence T. Yang, An Area-Efficient Approach to Improving Register File Reliability against Transient Errors, Proceedings of the 21st International Conference on Advanced Information Networking and Applications Workshops, p.798-803, May 21-23, 2007[doi>10.1109/AINAW.2007.78]
Kernighan, B. and Lin, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49, 291--307.
Jongeun Lee , Aviral Shrivastava, A compiler optimization to reduce soft errors in register files, ACM SIGPLAN Notices, v.44 n.7, July 2009[doi>10.1145/1543136.1542459]
Jongeun Lee , Aviral Shrivastava, A compiler-microarchitecture hybrid approach to soft error reduction for register files, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1018-1027, July 2010[doi>10.1109/TCAD.2010.2049050]
Jongeun Lee , A. Shrivastava, Static Analysis of Register File Vulnerability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.607-616, April 2011[doi>10.1109/TCAD.2010.2095630]
Xiaodong Li , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Online Estimation of Architectural Vulnerability Factor for Soft Errors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.341-352, June 2008[doi>10.1145/1394608.1382150]
Gokhan Memik , Arindam Mallik, Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance Register Files, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.770-779, June 28-July 01, 2005[doi>10.1109/DSN.2005.43]
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Pablo Montesinos , Wei Liu , Josep Torrellas, Using Register Lifetime Predictions to Protect Register Files against Soft Errors, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.286-296, June 25-28, 2007[doi>10.1109/DSN.2007.99]
Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
Naseer, R., Bhatti, R. Z., and Draper, J. 2006. Analysis of soft error mitigation techniques for register files in IBM cu-08 90nm technology. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06). 515--519.
Oh, N., Shirvani, P. P., and Mccluskey, E. J. 2002a. Control-flow checking by software signatures. IEEE Trans. Reliab. 51, 111--122.
Oh, N., Shirvani, P. P., and Mccluskey, E. J. 2002b. Error detection by duplicated instructions in super-scalar processors. IEEE Trans. Reliab. 51, 63--75.
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
Kristen R. Walcott , Greg Humphreys , Sudhanva Gurumurthi, Dynamic prediction of architectural vulnerability from microarchitectural state, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250726]
Youfeng Wu , James R. Larus, Static branch frequency and program profile analysis, Proceedings of the 27th annual international symposium on Microarchitecture, p.1-11, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192725]
Jun Yan , Wei Zhang, Compiler-guided register reliability improvement against soft errors, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA[doi>10.1145/1086228.1086266]
Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996[doi>10.1109/40.491460]
