// Seed: 2006374863
module module_0 (
    output tri  id_0,
    output tri0 id_1
);
  wire id_4;
  wire id_5;
  logic [7:0] id_6;
  id_7(
      .id_0(id_5), .id_1(id_5), .id_2(id_3), .id_3(1'h0), .id_4(id_6[1'b0] > 1), .id_5(id_0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    output wor id_7,
    input tri1 id_8
);
  supply1 id_10 = id_0;
  module_0 modCall_1 (
      id_10,
      id_5
  );
  assign id_10 = id_4;
  wire id_11;
endmodule
