--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

Design file:              hdmi_main.ncd
Physical constraint file: hdmi_main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11007 paths analyzed, 2664 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   7.208ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X49Y69.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_1 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_1 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.BQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_1
    SLICE_X49Y69.B3      net (fanout=3)        0.989   dvi_rx1/dec_r/rawword<1>
    SLICE_X49Y69.BMUX    Tilo                  0.337   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.A3      net (fanout=1)        0.358   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.186ns logic, 1.347ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_0 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_0 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.AQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_0
    SLICE_X49Y69.B2      net (fanout=2)        0.941   dvi_rx1/dec_r/rawword<0>
    SLICE_X49Y69.BMUX    Tilo                  0.337   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.A3      net (fanout=1)        0.358   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.186ns logic, 1.299ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_2 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_2 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.CQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_2
    SLICE_X49Y69.B4      net (fanout=3)        0.781   dvi_rx1/dec_r/rawword<2>
    SLICE_X49Y69.BMUX    Tilo                  0.337   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.A3      net (fanout=1)        0.358   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (1.186ns logic, 1.139ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X47Y64.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_3 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.025 - 2.439)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_3 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.DQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_3
    SLICE_X47Y64.D1      net (fanout=3)        1.026   dvi_rx1/dec_b/rawword<3>
    SLICE_X47Y64.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.140ns logic, 1.345ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_4 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.413ns (2.025 - 2.438)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_4 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.525   dvi_rx1/dec_b/rawword<9>
                                                       dvi_rx1/dec_b/rawword_4
    SLICE_X47Y64.D2      net (fanout=3)        0.745   dvi_rx1/dec_b/rawword<4>
    SLICE_X47Y64.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (1.235ns logic, 1.064ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_0 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.025 - 2.439)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_0 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AQ      Tcko                  0.430   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_0
    SLICE_X47Y64.D3      net (fanout=3)        0.671   dvi_rx1/dec_b/rawword<0>
    SLICE_X47Y64.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X47Y64.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.140ns logic, 0.990ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X49Y69.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_1 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_1 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.BQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_1
    SLICE_X49Y69.B3      net (fanout=3)        0.989   dvi_rx1/dec_r/rawword<1>
    SLICE_X49Y69.B       Tilo                  0.259   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.A5      net (fanout=1)        0.230   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (1.108ns logic, 1.219ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_0 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_0 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.AQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_0
    SLICE_X49Y69.B2      net (fanout=2)        0.941   dvi_rx1/dec_r/rawword<0>
    SLICE_X49Y69.B       Tilo                  0.259   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.A5      net (fanout=1)        0.230   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (1.108ns logic, 1.171ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_2 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.017 - 2.435)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_2 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.CQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_2
    SLICE_X49Y69.B4      net (fanout=3)        0.781   dvi_rx1/dec_r/rawword<2>
    SLICE_X49Y69.B       Tilo                  0.259   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.A5      net (fanout=1)        0.230   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1
    SLICE_X49Y69.CLK     Tas                   0.373   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (1.108ns logic, 1.011ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X48Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_1 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.420ns (2.438 - 2.018)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_1 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y59.BQ      Tcko                  0.405   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_1
    SLICE_X48Y61.BX      net (fanout=3)        0.508   dvi_rx1/dec_g/rawword<1>
    SLICE_X48Y61.CLK     Tdh         (-Th)     0.203   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.202ns logic, 0.508ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X48Y67.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/rawword_1 (FF)
  Destination:          dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.928 - 0.887)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/rawword_1 to dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.BQ      Tcko                  0.200   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_1
    SLICE_X48Y67.BI      net (fanout=3)        0.132   dvi_rx1/dec_r/rawword<1>
    SLICE_X48Y67.CLK     Tdh         (-Th)     0.000   dvi_rx1/dec_r/cbnd/sdata<1>
                                                       dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.200ns logic, 0.132ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X48Y61.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_3 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.930 - 0.884)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_3 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y59.DQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_3
    SLICE_X48Y61.DI      net (fanout=3)        0.145   dvi_rx1/dec_g/rawword<3>
    SLICE_X48Y61.CLK     Tdh         (-Th)     0.002   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.196ns logic, 0.145ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" 
TS_DVI_CLOCK1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" 
TS_DVI_CLOCK1 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1217 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.344ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/pdcounter_3 (SLICE_X52Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_0 to dvi_rx1/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DMUX    Tshcko                0.576   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    SLICE_X54Y56.C3      net (fanout=9)        1.173   dvi_rx1/dec_b/des_0/pdcounter<0>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.594ns logic, 2.665ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/busy_data_d (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.283 - 0.304)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/busy_data_d to dvi_rx1/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y57.AQ      Tcko                  0.430   dvi_rx1/dec_b/des_0/busy_data_d
                                                       dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B2      net (fanout=6)        1.243   dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B       Tilo                  0.254   dvi_rx1/dec_b/des_0/inc_data_int
                                                       dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o1
    SLICE_X54Y56.B6      net (fanout=8)        0.757   dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.467ns logic, 2.755ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_4 to dvi_rx1/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    SLICE_X54Y56.C4      net (fanout=6)        1.104   dvi_rx1/dec_b/des_0/pdcounter<4>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.313   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.543ns logic, 2.596ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/pdcounter_0 (SLICE_X52Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_0 to dvi_rx1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DMUX    Tshcko                0.576   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    SLICE_X54Y56.C3      net (fanout=9)        1.173   dvi_rx1/dec_b/des_0/pdcounter<0>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.282   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.563ns logic, 2.665ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/busy_data_d (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.283 - 0.304)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/busy_data_d to dvi_rx1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y57.AQ      Tcko                  0.430   dvi_rx1/dec_b/des_0/busy_data_d
                                                       dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B2      net (fanout=6)        1.243   dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B       Tilo                  0.254   dvi_rx1/dec_b/des_0/inc_data_int
                                                       dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o1
    SLICE_X54Y56.B6      net (fanout=8)        0.757   dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.282   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.436ns logic, 2.755ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_4 to dvi_rx1/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    SLICE_X54Y56.C4      net (fanout=6)        1.104   dvi_rx1/dec_b/des_0/pdcounter<4>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.282   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.512ns logic, 2.596ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/pdcounter_4 (SLICE_X52Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_0 to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DMUX    Tshcko                0.576   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_0
    SLICE_X54Y56.C3      net (fanout=9)        1.173   dvi_rx1/dec_b/des_0/pdcounter<0>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.269   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.550ns logic, 2.665ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/busy_data_d (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.283 - 0.304)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/busy_data_d to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y57.AQ      Tcko                  0.430   dvi_rx1/dec_b/des_0/busy_data_d
                                                       dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B2      net (fanout=6)        1.243   dvi_rx1/dec_b/des_0/busy_data_d
    SLICE_X56Y57.B       Tilo                  0.254   dvi_rx1/dec_b/des_0/inc_data_int
                                                       dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o1
    SLICE_X54Y56.B6      net (fanout=8)        0.757   dvi_rx1/dec_b/des_0/GND_10_o_busy_data_d_OR_63_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.269   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (1.423ns logic, 2.755ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Destination:          dvi_rx1/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/pdcounter_4 to dvi_rx1/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.525   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    SLICE_X54Y56.C4      net (fanout=6)        1.104   dvi_rx1/dec_b/des_0/pdcounter<4>
    SLICE_X54Y56.C       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y56.B5      net (fanout=7)        0.737   dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y56.B       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A5      net (fanout=1)        0.196   dvi_rx1/dec_b/des_0/_n0283_inv1
    SLICE_X54Y56.A       Tilo                  0.235   dvi_rx1/dec_b/des_0/incdec_data_d
                                                       dvi_rx1/dec_b/des_0/_n0283_inv2
    SLICE_X52Y56.CE      net (fanout=2)        0.559   dvi_rx1/dec_b/des_0/_n0283_inv
    SLICE_X52Y56.CLK     Tceck                 0.269   dvi_rx1/dec_b/des_0/pdcounter<4>
                                                       dvi_rx1/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.499ns logic, 2.596ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/flipgearx2 (SLICE_X41Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.928 - 0.891)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/phsalgn_0/flipgear to dvi_rx1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.DQ      Tcko                  0.234   dvi_rx1/dec_r/phsalgn_0/flipgear
                                                       dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X41Y67.AX      net (fanout=2)        0.362   dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X41Y67.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_r/flipgearx2
                                                       dvi_rx1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.293ns logic, 0.362ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/iodelay_s (IODELAY_X27Y50.INC), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/des_0/inc_data_int (FF)
  Destination:          dvi_rx1/dec_g/des_0/iodelay_s (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.114 - 0.064)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/des_0/inc_data_int to dvi_rx1/dec_g/des_0/iodelay_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y54.CQ      Tcko                  0.198   dvi_rx1/dec_g/des_0/inc_data_int
                                                       dvi_rx1/dec_g/des_0/inc_data_int
    IODELAY_X27Y50.INC   net (fanout=3)        0.286   dvi_rx1/dec_g/des_0/inc_data_int
    IODELAY_X27Y50.CLK   Tiodckc_INC (-Th)     0.025   dvi_rx1/dec_g/des_0/iodelay_s
                                                       dvi_rx1/dec_g/des_0/iodelay_s
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.173ns logic, 0.286ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/ce_data (SLICE_X58Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/des_0/ce_data (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/des_0/ce_data to dvi_rx1/dec_b/des_0/ce_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y56.DQ      Tcko                  0.200   dvi_rx1/dec_b/des_0/ce_data
                                                       dvi_rx1/dec_b/des_0/ce_data
    SLICE_X58Y56.D6      net (fanout=3)        0.024   dvi_rx1/dec_b/des_0/ce_data
    SLICE_X58Y56.CLK     Tah         (-Th)    -0.190   dvi_rx1/dec_b/des_0/ce_data
                                                       dvi_rx1/dec_b/des_0/ce_data_rstpot
                                                       dvi_rx1/dec_b/des_0/ce_data
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dvi_rx1/pclkx2bufg/I0
  Logical resource: dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_b/rawword<9>/CLK
  Logical resource: dvi_rx1/dec_b/rawword_4/CK
  Location pin: SLICE_X48Y64.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_b/rawword<9>/CLK
  Logical resource: dvi_rx1/dec_b/rawword_5/CK
  Location pin: SLICE_X48Y64.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk0 = PERIOD TIMEGRP "tx_pllclk0" TS_rx_pllclk1 * 
10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 
2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fd_out4 (FF)
  Destination:          dvi_tx/oserdes0/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.629 - 0.627)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fd_out4 to dvi_tx/oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y107.DQ     Tcko                  0.525   dvi_tx/n0011<4>
                                                       dvi_tx/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.826   dvi_tx/n0011<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.003   dvi_tx/oserdes0/oserdes_m
                                                       dvi_tx/oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (0.522ns logic, 3.826ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_out4 (SLICE_X10Y107.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/sync_gen (FF)
  Destination:          dvi_tx/pixel2x/fd_out4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/sync_gen to dvi_tx/pixel2x/fd_out4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y105.DQ     Tcko                  0.476   dvi_tx/pixel2x/sync
                                                       dvi_tx/pixel2x/sync_gen
    SLICE_X10Y107.D5     net (fanout=17)       3.440   dvi_tx/pixel2x/sync
    SLICE_X10Y107.CLK    Tas                   0.339   dvi_tx/n0011<4>
                                                       dvi_tx/pixel2x/Mmux_mux101
                                                       dvi_tx/pixel2x/fd_out4
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.815ns logic, 3.440ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/tmdsclkint_0 (FF)
  Destination:          dvi_tx/clkout/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/tmdsclkint_0 to dvi_tx/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y125.DMUX    Tshcko                0.518   dvi_tx/toggle
                                                       dvi_tx/tmdsclkint_0
    OLOGIC_X4Y116.D2     net (fanout=5)        3.737   dvi_tx/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.020   dvi_tx/clkout/oserdes_s
                                                       dvi_tx/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (0.498ns logic, 3.737ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db10 (SLICE_X31Y103.CX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.688 - 0.670)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y103.AMUX   Tshcko                0.490   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X31Y103.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.549ns logic, 0.100ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.CQ     Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X30Y103.A4     net (fanout=17)       0.279   dvi_tx/pixel2x/ra<2>
    SLICE_X30Y103.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X31Y103.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.448ns logic, 0.379ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.AQ     Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X30Y103.A2     net (fanout=19)       0.524   dvi_tx/pixel2x/ra<0>
    SLICE_X30Y103.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X31Y103.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<10>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.448ns logic, 0.624ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/oserdes0/oserdes_s (OLOGIC_X12Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fd_out1 (FF)
  Destination:          dvi_tx/oserdes0/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.662 - 0.597)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: dvi_tx/pixel2x/fd_out1 to dvi_tx/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.DMUX   Tshcko                0.505   dvi_tx/n0011<14>
                                                       dvi_tx/pixel2x/fd_out1
    OLOGIC_X12Y118.D2    net (fanout=1)        1.651   dvi_tx/n0011<1>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.738   dvi_tx/oserdes0/oserdes_s
                                                       dvi_tx/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (-1.233ns logic, 1.651ns route)
                                                       (-295.0% logic, 395.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db9 (SLICE_X31Y103.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.688 - 0.674)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y101.B      Tshcko                0.449   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X31Y103.BX     net (fanout=1)        0.283   dvi_tx/pixel2x/dataint<9>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.508ns logic, 0.283ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.CQ     Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X30Y101.B4     net (fanout=17)       0.506   dvi_tx/pixel2x/ra<2>
    SLICE_X30Y101.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X31Y103.BX     net (fanout=1)        0.283   dvi_tx/pixel2x/dataint<9>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.413ns logic, 0.789ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y104.AQ     Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X30Y101.B2     net (fanout=19)       0.524   dvi_tx/pixel2x/ra<0>
    SLICE_X30Y101.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X31Y103.BX     net (fanout=1)        0.283   dvi_tx/pixel2x/dataint<9>
    SLICE_X31Y103.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.413ns logic, 0.807ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/n0011<4>/CLK
  Logical resource: dvi_tx/pixel2x/fd_out5/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/n0011<4>/CLK
  Logical resource: dvi_tx/pixel2x/fd_out4/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.032ns|            1|            1|            0|        12493|
| TS_rx_pllclk1                 |     10.000ns|      7.208ns|      9.032ns|            1|            0|        11007|          269|
|  TS_tx_pllclk0                |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx_pllclk2                |      5.000ns|      4.516ns|          N/A|            0|            0|          269|            0|
| TS_dvi_rx1_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx1_pllclk2            |      5.000ns|      4.344ns|          N/A|            0|            0|         1217|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    7.208|         |         |         |
RX1_TMDSB<3>   |    7.208|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    7.208|         |         |         |
RX1_TMDSB<3>   |    7.208|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 104  (Setup/Max: 0, Hold: 0, Component Switching Limit: 104)

Constraints cover 12493 paths, 0 nets, and 3709 connections

Design statistics:
   Minimum period:   7.208ns{1}   (Maximum frequency: 138.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 05 19:42:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 287 MB



