#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e4-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x563d0e67aea0 .scope module, "spi_control_tb" "spi_control_tb" 2 1;
 .timescale 0 0;
v0x563d0e6ce0e0_0 .var "MISO", 0 0;
v0x563d0e6ce1f0_0 .net "MOSI", 0 0, v0x563d0e6cbdf0_0;  1 drivers
v0x563d0e6ce300_0 .net "SCK", 0 0, L_0x563d0e6cf2f0;  1 drivers
v0x563d0e6ce3a0_0 .var "SPI_BITRATE", 31 0;
v0x563d0e6ce490_0 .var "SPI_CTRL", 8 0;
v0x563d0e6ce580_0 .net "SPI_DATA_IN", 31 0, v0x563d0e6cc310_0;  1 drivers
v0x563d0e6ce670_0 .var "SPI_DATA_OUT", 31 0;
v0x563d0e6ce760_0 .net "SS", 0 0, L_0x563d0e683210;  1 drivers
v0x563d0e6ce800_0 .var "clk_cpu", 0 0;
v0x563d0e6ce8a0_0 .net "interrpt", 0 0, v0x563d0e6cdc80_0;  1 drivers
v0x563d0e6ce940_0 .var "rst", 0 0;
S_0x563d0e69c530 .scope module, "spi_logic" "spi_control" 2 14, 3 1 0, S_0x563d0e67aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_BITRATE";
    .port_info 3 /INPUT 32 "SPI_DATA_OUT";
    .port_info 4 /OUTPUT 32 "SPI_DATA_IN";
    .port_info 5 /INPUT 9 "SPI_CTRL";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /INPUT 1 "MISO";
    .port_info 9 /OUTPUT 1 "SS";
    .port_info 10 /OUTPUT 1 "interrpt";
P_0x563d0e69c6c0 .param/l "DONE" 0 3 19, C4<011>;
P_0x563d0e69c700 .param/l "FRAME_STOP" 0 3 20, C4<100>;
P_0x563d0e69c740 .param/l "IDLE" 0 3 16, C4<000>;
P_0x563d0e69c780 .param/l "LOAD" 0 3 17, C4<001>;
P_0x563d0e69c7c0 .param/l "TRANSMIT" 0 3 18, C4<010>;
L_0x563d0e683210 .functor BUFZ 1, v0x563d0e6cc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdf49e04018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563d0e6aadd0 .functor XNOR 1, L_0x563d0e6cf0c0, L_0x7fdf49e04018, C4<0>, C4<0>;
L_0x563d0e6ab0f0 .functor NOT 1, v0x563d0e686700_0, C4<0>, C4<0>, C4<0>;
v0x563d0e6cc850_0 .net "MISO", 0 0, v0x563d0e6ce0e0_0;  1 drivers
v0x563d0e6cc910_0 .net "MOSI", 0 0, v0x563d0e6cbdf0_0;  alias, 1 drivers
v0x563d0e6cc9e0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x563d0e6cb600_0;  1 drivers
v0x563d0e6ccab0_0 .net "SCK", 0 0, L_0x563d0e6cf2f0;  alias, 1 drivers
v0x563d0e6ccb50_0 .var "SCK_inter", 0 0;
v0x563d0e6ccc40_0 .net "SPI_BITRATE", 31 0, v0x563d0e6ce3a0_0;  1 drivers
v0x563d0e6ccce0_0 .net "SPI_BIT_ORDER", 0 0, L_0x563d0e6cebb0;  1 drivers
v0x563d0e6ccdb0_0 .net "SPI_CTRL", 8 0, v0x563d0e6ce490_0;  1 drivers
v0x563d0e6cce50_0 .net "SPI_DATA_IN", 31 0, v0x563d0e6cc310_0;  alias, 1 drivers
v0x563d0e6ccf20_0 .net "SPI_DATA_LEN", 1 0, L_0x563d0e6ced30;  1 drivers
v0x563d0e6ccff0_0 .net "SPI_DATA_OUT", 31 0, v0x563d0e6ce670_0;  1 drivers
v0x563d0e6cd0c0_0 .net "SPI_FRAME_START", 0 0, L_0x563d0e6cee00;  1 drivers
v0x563d0e6cd160_0 .net "SPI_I_MSK", 0 0, L_0x563d0e6cef80;  1 drivers
v0x563d0e6cd220_0 .net "SPI_MODE", 1 0, L_0x563d0e6ceb10;  1 drivers
v0x563d0e6cd300_0 .net "SPI_ON", 0 0, L_0x563d0e6cea70;  1 drivers
v0x563d0e6cd3c0_0 .net "SPI_START", 0 0, L_0x563d0e6ceea0;  1 drivers
v0x563d0e6cd480_0 .net "SS", 0 0, L_0x563d0e683210;  alias, 1 drivers
v0x563d0e6cd540_0 .net *"_ivl_17", 0 0, L_0x563d0e6cf0c0;  1 drivers
v0x563d0e6cd620_0 .net/2u *"_ivl_18", 0 0, L_0x7fdf49e04018;  1 drivers
v0x563d0e6cd700_0 .net *"_ivl_20", 0 0, L_0x563d0e6aadd0;  1 drivers
v0x563d0e6cd7c0_0 .net *"_ivl_22", 0 0, L_0x563d0e6ab0f0;  1 drivers
v0x563d0e6cd8a0_0 .net "clk_cpu", 0 0, v0x563d0e6ce800_0;  1 drivers
v0x563d0e6cd970_0 .net "clk_divider", 0 0, v0x563d0e686700_0;  1 drivers
v0x563d0e6cda40_0 .var "corrent_state", 2 0;
v0x563d0e6cdae0_0 .net "done", 0 0, v0x563d0e6cc3f0_0;  1 drivers
v0x563d0e6cdbb0_0 .var "en_SCK", 0 0;
v0x563d0e6cdc80_0 .var "interrpt", 0 0;
v0x563d0e6cdd20_0 .var "load_data", 0 0;
v0x563d0e6cddc0_0 .var "next_state", 2 0;
v0x563d0e6cde80_0 .net "rst", 0 0, v0x563d0e6ce940_0;  1 drivers
E_0x563d0e699ad0/0 .event anyedge, v0x563d0e6cda40_0, v0x563d0e6cd220_0, v0x563d0e686700_0, v0x563d0e6cd300_0;
E_0x563d0e699ad0/1 .event anyedge, v0x563d0e6cd0c0_0, v0x563d0e6cd3c0_0, v0x563d0e6cc3f0_0;
E_0x563d0e699ad0 .event/or E_0x563d0e699ad0/0, E_0x563d0e699ad0/1;
L_0x563d0e6cea70 .part v0x563d0e6ce490_0, 8, 1;
L_0x563d0e6ceb10 .part v0x563d0e6ce490_0, 6, 2;
L_0x563d0e6cebb0 .part v0x563d0e6ce490_0, 5, 1;
L_0x563d0e6ced30 .part v0x563d0e6ce490_0, 3, 2;
L_0x563d0e6cee00 .part v0x563d0e6ce490_0, 2, 1;
L_0x563d0e6ceea0 .part v0x563d0e6ce490_0, 1, 1;
L_0x563d0e6cef80 .part v0x563d0e6ce490_0, 0, 1;
L_0x563d0e6cf0c0 .part L_0x563d0e6ceb10, 1, 1;
L_0x563d0e6cf2f0 .functor MUXZ 1, L_0x563d0e6ab0f0, v0x563d0e686700_0, L_0x563d0e6aadd0, C4<>;
S_0x563d0e692080 .scope module, "clock_divider" "divider_clock_spi" 3 42, 4 1 0, S_0x563d0e69c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "spi_bitrate";
    .port_info 4 /OUTPUT 1 "SCK";
v0x563d0e686700_0 .var "SCK", 0 0;
v0x563d0e686590_0 .net "clk_cpu", 0 0, v0x563d0e6ce800_0;  alias, 1 drivers
v0x563d0e6869e0_0 .var/i "counter", 31 0;
v0x563d0e683320_0 .net "en", 0 0, v0x563d0e6cdbb0_0;  1 drivers
v0x563d0e6833f0_0 .net "rst", 0 0, v0x563d0e6ce940_0;  alias, 1 drivers
v0x563d0e6ab2f0_0 .net "spi_bitrate", 31 0, v0x563d0e6ce3a0_0;  alias, 1 drivers
E_0x563d0e67b890 .event posedge, v0x563d0e6833f0_0, v0x563d0e686590_0;
S_0x563d0e6cb210 .scope module, "data_order" "spi_data_order" 3 62, 5 1 0, S_0x563d0e69c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "SPI_DATA_IN";
    .port_info 3 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 4 /OUTPUT 32 "SPI_DATA_OUT";
P_0x563d0e6cb410 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x563d0e6ab390_0 .net "SPI_BIT_ORDER", 0 0, L_0x563d0e6cebb0;  alias, 1 drivers
v0x563d0e6cb520_0 .net "SPI_DATA_IN", 31 0, v0x563d0e6ce670_0;  alias, 1 drivers
v0x563d0e6cb600_0 .var "SPI_DATA_OUT", 31 0;
v0x563d0e6cb6c0_0 .net "en", 0 0, v0x563d0e6cdd20_0;  1 drivers
v0x563d0e6cb780_0 .var/i "i", 31 0;
v0x563d0e6cb8b0_0 .net "rst", 0 0, v0x563d0e6ce940_0;  alias, 1 drivers
E_0x563d0e67bd10 .event anyedge, v0x563d0e6833f0_0, v0x563d0e6cb6c0_0, v0x563d0e6ab390_0, v0x563d0e6cb520_0;
S_0x563d0e6cb9d0 .scope module, "piso_sipo_spi" "piso_sipo" 3 50, 6 1 0, S_0x563d0e69c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /INPUT 2 "SPI_DATA_LEN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x563d0e6cbbb0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v0x563d0e6cbd10_0 .net "MISO", 0 0, v0x563d0e6ce0e0_0;  alias, 1 drivers
v0x563d0e6cbdf0_0 .var "MOSI", 0 0;
v0x563d0e6cbeb0_0 .net "SPI_DATA_LEN", 1 0, L_0x563d0e6ced30;  alias, 1 drivers
v0x563d0e6cbfa0_0 .net "clk", 0 0, v0x563d0e6ccb50_0;  1 drivers
v0x563d0e6cc060_0 .var "couter_bit", 5 0;
v0x563d0e6cc190_0 .net "data_in", 31 0, v0x563d0e6cb600_0;  alias, 1 drivers
v0x563d0e6cc250_0 .var "data_len", 4 0;
v0x563d0e6cc310_0 .var "data_out", 31 0;
v0x563d0e6cc3f0_0 .var "done", 0 0;
v0x563d0e6cc4b0_0 .net "load", 0 0, v0x563d0e6cdd20_0;  alias, 1 drivers
v0x563d0e6cc580_0 .net "rst", 0 0, v0x563d0e6ce940_0;  alias, 1 drivers
v0x563d0e6cc620_0 .var "shift_reg", 31 0;
E_0x563d0e6990c0 .event anyedge, v0x563d0e6cb6c0_0, v0x563d0e6cb600_0, v0x563d0e6cbeb0_0;
E_0x563d0e698e70 .event posedge, v0x563d0e6833f0_0, v0x563d0e6cbfa0_0;
    .scope S_0x563d0e692080;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d0e6869e0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x563d0e692080;
T_1 ;
    %wait E_0x563d0e67b890;
    %load/vec4 v0x563d0e6833f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d0e6869e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e686700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563d0e683320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563d0e6869e0_0;
    %load/vec4 v0x563d0e6ab2f0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d0e6869e0_0, 0;
    %load/vec4 v0x563d0e686700_0;
    %inv;
    %assign/vec4 v0x563d0e686700_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x563d0e6869e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x563d0e6869e0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e686700_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563d0e6cb9d0;
T_2 ;
    %wait E_0x563d0e698e70;
    %load/vec4 v0x563d0e6cc580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d0e6cc620_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x563d0e6cc060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cbdf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d0e6cc310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cc3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563d0e6cc250_0, 0, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563d0e6cc060_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x563d0e6cc250_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x563d0e6cc620_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x563d0e6cc250_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x563d0e6cbdf0_0, 0;
    %load/vec4 v0x563d0e6cc620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x563d0e6cc620_0, 0;
    %load/vec4 v0x563d0e6cbd10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d0e6cc620_0, 4, 5;
    %load/vec4 v0x563d0e6cc060_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x563d0e6cc060_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x563d0e6cc620_0;
    %assign/vec4 v0x563d0e6cc310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d0e6cc3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cbdf0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563d0e6cb9d0;
T_3 ;
    %wait E_0x563d0e6990c0;
    %load/vec4 v0x563d0e6cc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563d0e6cc190_0;
    %assign/vec4 v0x563d0e6cc620_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x563d0e6cc060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cbdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cc3f0_0, 0;
    %load/vec4 v0x563d0e6cbeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d0e6cc250_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x563d0e6cc250_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x563d0e6cc250_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x563d0e6cc250_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d0e6cc250_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563d0e6cb210;
T_4 ;
    %wait E_0x563d0e67bd10;
    %load/vec4 v0x563d0e6cb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d0e6cb600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563d0e6cb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563d0e6ab390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d0e6cb780_0, 0, 32;
T_4.6 ; Top of for-loop
    %load/vec4 v0x563d0e6cb780_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.7, 5;
    %load/vec4 v0x563d0e6cb520_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x563d0e6cb780_0;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x563d0e6cb780_0;
    %assign/vec4/off/d v0x563d0e6cb600_0, 4, 5;
T_4.8 ; for-loop step statement
    %load/vec4 v0x563d0e6cb780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d0e6cb780_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x563d0e6cb520_0;
    %assign/vec4 v0x563d0e6cb600_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563d0e69c530;
T_5 ;
    %wait E_0x563d0e67b890;
    %load/vec4 v0x563d0e6cde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6cdd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563d0e6cda40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563d0e6cddc0_0;
    %assign/vec4 v0x563d0e6cda40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563d0e69c530;
T_6 ;
    %wait E_0x563d0e699ad0;
    %load/vec4 v0x563d0e6cda40_0;
    %store/vec4 v0x563d0e6cddc0_0, 0, 3;
    %load/vec4 v0x563d0e6cd220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x563d0e6cd970_0;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x563d0e6cd970_0;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x563d0e6cd970_0;
    %inv;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x563d0e6cd970_0;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x563d0e6cd970_0;
    %inv;
    %assign/vec4 v0x563d0e6ccb50_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x563d0e6cda40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x563d0e6cd300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x563d0e6cd0c0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563d0e6cddc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d0e6cdbb0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d0e6cdbb0_0, 0;
T_6.12 ;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x563d0e6cd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d0e6cdd20_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563d0e6cddc0_0, 0, 3;
T_6.14 ;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x563d0e6cdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563d0e6cddc0_0, 0, 3;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6cdd20_0, 0, 1;
T_6.17 ;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d0e6cddc0_0, 0, 3;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563d0e67aea0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x563d0e6ce800_0;
    %nor/r;
    %store/vec4 v0x563d0e6ce800_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563d0e67aea0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6ce800_0, 0, 1;
    %vpi_call 2 37 "$dumpfile", "spi_controll.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$monitor", $time, "clk_cpu=%b,rst=%b, SPI_BITRATE=%b, SPI_DATA_OUT=%b, SPI_DATA_IN=%b, SPI_CTRL=%b, SCK=%b,MOSI=%b, MISO=%b, SS=%b, interrpt=%b", v0x563d0e6ce800_0, v0x563d0e6ce940_0, v0x563d0e6ce3a0_0, v0x563d0e6ce670_0, v0x563d0e6ce580_0, v0x563d0e6ce490_0, v0x563d0e6ce300_0, v0x563d0e6ce1f0_0, v0x563d0e6ce0e0_0, v0x563d0e6ce760_0, v0x563d0e6ce8a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d0e6ce940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6ce0e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x563d0e6ce3a0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d0e6ce490_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d0e6ce670_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6ce940_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 140, 0, 9;
    %store/vec4 v0x563d0e6ce490_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x563d0e6ce670_0, 0, 32;
    %pushi/vec4 398, 0, 9;
    %store/vec4 v0x563d0e6ce490_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d0e6ce0e0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6ce0e0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563d0e6ce0e0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d0e6ce0e0_0, 0, 1;
    %pushi/vec4 428, 0, 9;
    %store/vec4 v0x563d0e6ce490_0, 0, 9;
    %delay 1000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "spi_control_tb.v";
    "spi_control.v";
    "divider_clock_spi.v";
    "spi_data_order.v";
    "piso_sipo.v";
