{"vcs1":{"timestamp_begin":1732707192.355765299, "rt":4.41, "ut":3.50, "st":0.55}}
{"vcselab":{"timestamp_begin":1732707196.850998924, "rt":2.44, "ut":0.64, "st":0.07}}
{"link":{"timestamp_begin":1732707199.363402215, "rt":0.50, "ut":0.43, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732707191.734273338}
{"VCS_COMP_START_TIME": 1732707191.734273338}
{"VCS_COMP_END_TIME": 1732707308.082871135}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 394984}}
{"stitch_vcselab": {"peak_mem": 258968}}
