ARM GAS  /tmp/cc3LtUtq.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/main.c"
  21              		.section	.text.MX_GPIO_Init,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB162:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "usbd_hid.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/cc3LtUtq.s 			page 2


  31:Core/Src/main.c **** // USB media codes
  32:Core/Src/main.c **** #define USB_HID_SCAN_NEXT 0x01
  33:Core/Src/main.c **** #define USB_HID_SCAN_PREV 0x02
  34:Core/Src/main.c **** #define USB_HID_STOP      0x04
  35:Core/Src/main.c **** #define USB_HID_EJECT     0x08
  36:Core/Src/main.c **** #define USB_HID_PAUSE     0x10
  37:Core/Src/main.c **** #define USB_HID_MUTE      0x20
  38:Core/Src/main.c **** #define USB_HID_VOL_UP    0x40
  39:Core/Src/main.c **** #define USB_HID_VOL_DEC   0x80
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  53:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart3;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** extern USBD_HandleTypeDef hUsbDeviceFS;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** // HID Keyboard
  61:Core/Src/main.c ****  struct keyboardHID_t {
  62:Core/Src/main.c ****      uint8_t id;
  63:Core/Src/main.c ****      uint8_t modifiers;
  64:Core/Src/main.c ****      //uint8_t reserved;
  65:Core/Src/main.c ****      uint8_t key1;
  66:Core/Src/main.c ****      uint8_t key2;
  67:Core/Src/main.c ****      uint8_t key3;
  68:Core/Src/main.c ****      uint8_t key4;
  69:Core/Src/main.c ****      uint8_t key5;
  70:Core/Src/main.c ****      uint8_t key6;
  71:Core/Src/main.c ****  };
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****  // keyboardHID.id = 1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****  // HID Media
  76:Core/Src/main.c ****  struct mediaHID_t {
  77:Core/Src/main.c ****    uint8_t id;
  78:Core/Src/main.c ****    uint8_t keys;
  79:Core/Src/main.c ****  };
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   // mediaHID.id = 2;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* USER CODE END PV */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  87:Core/Src/main.c **** void SystemClock_Config(void);
ARM GAS  /tmp/cc3LtUtq.s 			page 3


  88:Core/Src/main.c **** static void MX_GPIO_Init(void);
  89:Core/Src/main.c **** static void MX_I2C1_Init(void);
  90:Core/Src/main.c **** static void MX_I2C2_Init(void);
  91:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  92:Core/Src/main.c **** static void MX_ICACHE_Init(void);
  93:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** /* USER CODE END PFP */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  98:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /* USER CODE END 0 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /**
 104:Core/Src/main.c ****   * @brief  The application entry point.
 105:Core/Src/main.c ****   * @retval int
 106:Core/Src/main.c ****   */
 107:Core/Src/main.c **** int main(void)
 108:Core/Src/main.c **** {
 109:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 110:Core/Src/main.c ****    struct keyboardHID_t keyboardHID;
 111:Core/Src/main.c ****    struct mediaHID_t mediaHID;
 112:Core/Src/main.c ****   /* USER CODE END 1 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 117:Core/Src/main.c ****   HAL_Init();
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END Init */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Configure the system clock */
 124:Core/Src/main.c ****   SystemClock_Config();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END SysInit */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Initialize all configured peripherals */
 131:Core/Src/main.c ****   MX_GPIO_Init();
 132:Core/Src/main.c ****   MX_I2C1_Init();
 133:Core/Src/main.c ****   MX_I2C2_Init();
 134:Core/Src/main.c ****   MX_USART3_UART_Init();
 135:Core/Src/main.c ****   MX_USB_Device_Init();
 136:Core/Src/main.c ****   MX_ICACHE_Init();
 137:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 138:Core/Src/main.c ****   HAL_Delay(2000);
 139:Core/Src/main.c ****   keyboardHID.id = 1;
 140:Core/Src/main.c ****   mediaHID.id = 2;
 141:Core/Src/main.c ****   /* USER CODE END 2 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Infinite loop */
 144:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  /tmp/cc3LtUtq.s 			page 4


 145:Core/Src/main.c ****   while (1)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     /* USER CODE END WHILE */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****     mediaHID.keys = USB_HID_VOL_UP;
 152:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 153:Core/Src/main.c ****     HAL_Delay(30);
 154:Core/Src/main.c ****     mediaHID.keys = 0x00;
 155:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 156:Core/Src/main.c ****     HAL_Delay(1000);
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     keyboardHID.key1 = 0x04;
 159:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 160:Core/Src/main.c ****     HAL_Delay(30);
 161:Core/Src/main.c ****     keyboardHID.key1 = 0x00;
 162:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 163:Core/Src/main.c ****     HAL_Delay(1000);
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   }
 167:Core/Src/main.c ****   /* USER CODE END 3 */
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /**
 171:Core/Src/main.c ****   * @brief System Clock Configuration
 172:Core/Src/main.c ****   * @retval None
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c **** void SystemClock_Config(void)
 175:Core/Src/main.c **** {
 176:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 187:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
ARM GAS  /tmp/cc3LtUtq.s 			page 5


 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     Error_Handler();
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c **** }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /**
 219:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 220:Core/Src/main.c ****   * @param None
 221:Core/Src/main.c ****   * @retval None
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c **** static void MX_I2C1_Init(void)
 224:Core/Src/main.c **** {
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 233:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 234:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10B0DCFB;
 235:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 236:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 237:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 239:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 240:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 241:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 242:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 243:Core/Src/main.c ****   {
 244:Core/Src/main.c ****     Error_Handler();
 245:Core/Src/main.c ****   }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /** Configure Analogue filter
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 250:Core/Src/main.c ****   {
 251:Core/Src/main.c ****     Error_Handler();
 252:Core/Src/main.c ****   }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /** Configure Digital filter
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cc3LtUtq.s 			page 6


 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 268:Core/Src/main.c ****   * @param None
 269:Core/Src/main.c ****   * @retval None
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c **** static void MX_I2C2_Init(void)
 272:Core/Src/main.c **** {
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 281:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 282:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10B0DCFB;
 283:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 284:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 285:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 286:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 287:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 288:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 289:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 290:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 291:Core/Src/main.c ****   {
 292:Core/Src/main.c ****     Error_Handler();
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Configure Analogue filter
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /** Configure Digital filter
 303:Core/Src/main.c ****   */
 304:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** }
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** /**
 315:Core/Src/main.c ****   * @brief ICACHE Initialization Function
ARM GAS  /tmp/cc3LtUtq.s 			page 7


 316:Core/Src/main.c ****   * @param None
 317:Core/Src/main.c ****   * @retval None
 318:Core/Src/main.c ****   */
 319:Core/Src/main.c **** static void MX_ICACHE_Init(void)
 320:Core/Src/main.c **** {
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 0 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 1 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 1 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /** Enable instruction cache in 1-way (direct mapped cache)
 331:Core/Src/main.c ****   */
 332:Core/Src/main.c ****   if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   if (HAL_ICACHE_Enable() != HAL_OK)
 337:Core/Src/main.c ****   {
 338:Core/Src/main.c ****     Error_Handler();
 339:Core/Src/main.c ****   }
 340:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****   * @brief USART3 Initialization Function
 348:Core/Src/main.c ****   * @param None
 349:Core/Src/main.c ****   * @retval None
 350:Core/Src/main.c ****   */
 351:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 352:Core/Src/main.c **** {
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 361:Core/Src/main.c ****   huart3.Instance = USART3;
 362:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 363:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 364:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 365:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 366:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 367:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 368:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 369:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 370:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 371:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 372:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
ARM GAS  /tmp/cc3LtUtq.s 			page 8


 373:Core/Src/main.c ****   {
 374:Core/Src/main.c ****     Error_Handler();
 375:Core/Src/main.c ****   }
 376:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 381:Core/Src/main.c ****   {
 382:Core/Src/main.c ****     Error_Handler();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 385:Core/Src/main.c ****   {
 386:Core/Src/main.c ****     Error_Handler();
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** }
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** /**
 395:Core/Src/main.c ****   * @brief GPIO Initialization Function
 396:Core/Src/main.c ****   * @param None
 397:Core/Src/main.c ****   * @retval None
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c **** static void MX_GPIO_Init(void)
 400:Core/Src/main.c **** {
  29              		.loc 1 400 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 64
 401:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 401 3 view .LVU1
  46              		.loc 1 401 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 404:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 404 3 is_stmt 1 view .LVU3
ARM GAS  /tmp/cc3LtUtq.s 			page 9


  54              	.LBB4:
  55              		.loc 1 404 3 view .LVU4
  56              		.loc 1 404 3 view .LVU5
  57 0012 324B     		ldr	r3, .L3
  58 0014 DA6C     		ldr	r2, [r3, #76]
  59 0016 42F00402 		orr	r2, r2, #4
  60 001a DA64     		str	r2, [r3, #76]
  61              		.loc 1 404 3 view .LVU6
  62 001c DA6C     		ldr	r2, [r3, #76]
  63 001e 02F00402 		and	r2, r2, #4
  64 0022 0192     		str	r2, [sp, #4]
  65              		.loc 1 404 3 view .LVU7
  66 0024 019A     		ldr	r2, [sp, #4]
  67              	.LBE4:
  68              		.loc 1 404 3 view .LVU8
 405:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  69              		.loc 1 405 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 405 3 view .LVU10
  72              		.loc 1 405 3 view .LVU11
  73 0026 DA6C     		ldr	r2, [r3, #76]
  74 0028 42F08002 		orr	r2, r2, #128
  75 002c DA64     		str	r2, [r3, #76]
  76              		.loc 1 405 3 view .LVU12
  77 002e DA6C     		ldr	r2, [r3, #76]
  78 0030 02F08002 		and	r2, r2, #128
  79 0034 0292     		str	r2, [sp, #8]
  80              		.loc 1 405 3 view .LVU13
  81 0036 029A     		ldr	r2, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 405 3 view .LVU14
 406:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 406 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 406 3 view .LVU16
  87              		.loc 1 406 3 view .LVU17
  88 0038 DA6C     		ldr	r2, [r3, #76]
  89 003a 42F00102 		orr	r2, r2, #1
  90 003e DA64     		str	r2, [r3, #76]
  91              		.loc 1 406 3 view .LVU18
  92 0040 DA6C     		ldr	r2, [r3, #76]
  93 0042 02F00102 		and	r2, r2, #1
  94 0046 0392     		str	r2, [sp, #12]
  95              		.loc 1 406 3 view .LVU19
  96 0048 039A     		ldr	r2, [sp, #12]
  97              	.LBE6:
  98              		.loc 1 406 3 view .LVU20
 407:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 407 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 407 3 view .LVU22
 102              		.loc 1 407 3 view .LVU23
 103 004a DA6C     		ldr	r2, [r3, #76]
 104 004c 42F00202 		orr	r2, r2, #2
 105 0050 DA64     		str	r2, [r3, #76]
 106              		.loc 1 407 3 view .LVU24
 107 0052 DB6C     		ldr	r3, [r3, #76]
ARM GAS  /tmp/cc3LtUtq.s 			page 10


 108 0054 03F00203 		and	r3, r3, #2
 109 0058 0493     		str	r3, [sp, #16]
 110              		.loc 1 407 3 view .LVU25
 111 005a 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 407 3 view .LVU26
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 410:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, row_0_Pin|row_1_Pin|row_2_Pin|row_3_Pin
 114              		.loc 1 410 3 view .LVU27
 115 005c 204D     		ldr	r5, .L3+4
 116 005e 2246     		mov	r2, r4
 117 0060 3F21     		movs	r1, #63
 118 0062 2846     		mov	r0, r5
 119 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 411:Core/Src/main.c ****                           |row_4_Pin|row_5_Pin, GPIO_PIN_RESET);
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /*Configure GPIO pins : col_13_Pin col_0_Pin col_1_Pin col_2_Pin
 414:Core/Src/main.c ****                            col_3_Pin col_4_Pin col_5_Pin col_6_Pin
 415:Core/Src/main.c ****                            col_7_Pin col_8_Pin col_9_Pin col_10_Pin
 416:Core/Src/main.c ****                            col_11_Pin col_12_Pin */
 417:Core/Src/main.c ****   GPIO_InitStruct.Pin = col_13_Pin|col_0_Pin|col_1_Pin|col_2_Pin
 121              		.loc 1 417 3 view .LVU28
 122              		.loc 1 417 23 is_stmt 0 view .LVU29
 123 0068 43F6FF73 		movw	r3, #16383
 124 006c 0593     		str	r3, [sp, #20]
 418:Core/Src/main.c ****                           |col_3_Pin|col_4_Pin|col_5_Pin|col_6_Pin
 419:Core/Src/main.c ****                           |col_7_Pin|col_8_Pin|col_9_Pin|col_10_Pin
 420:Core/Src/main.c ****                           |col_11_Pin|col_12_Pin;
 421:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 125              		.loc 1 421 3 is_stmt 1 view .LVU30
 126              		.loc 1 421 24 is_stmt 0 view .LVU31
 127 006e 0694     		str	r4, [sp, #24]
 422:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 422 3 is_stmt 1 view .LVU32
 129              		.loc 1 422 24 is_stmt 0 view .LVU33
 130 0070 0794     		str	r4, [sp, #28]
 423:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 131              		.loc 1 423 3 is_stmt 1 view .LVU34
 132 0072 DFF87480 		ldr	r8, .L3+12
 133 0076 05A9     		add	r1, sp, #20
 134 0078 4046     		mov	r0, r8
 135 007a FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /*Configure GPIO pin : reset_radio_Pin */
 426:Core/Src/main.c ****   GPIO_InitStruct.Pin = reset_radio_Pin;
 137              		.loc 1 426 3 view .LVU35
 138              		.loc 1 426 23 is_stmt 0 view .LVU36
 139 007e 4FF40043 		mov	r3, #32768
 140 0082 0593     		str	r3, [sp, #20]
 427:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141              		.loc 1 427 3 is_stmt 1 view .LVU37
 142              		.loc 1 427 24 is_stmt 0 view .LVU38
 143 0084 0227     		movs	r7, #2
 144 0086 0697     		str	r7, [sp, #24]
ARM GAS  /tmp/cc3LtUtq.s 			page 11


 428:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 428 3 is_stmt 1 view .LVU39
 146              		.loc 1 428 24 is_stmt 0 view .LVU40
 147 0088 0794     		str	r4, [sp, #28]
 429:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 429 3 is_stmt 1 view .LVU41
 149              		.loc 1 429 25 is_stmt 0 view .LVU42
 150 008a 0894     		str	r4, [sp, #32]
 430:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 151              		.loc 1 430 3 is_stmt 1 view .LVU43
 152              		.loc 1 430 29 is_stmt 0 view .LVU44
 153 008c 0F26     		movs	r6, #15
 154 008e 0996     		str	r6, [sp, #36]
 431:Core/Src/main.c ****   HAL_GPIO_Init(reset_radio_GPIO_Port, &GPIO_InitStruct);
 155              		.loc 1 431 3 is_stmt 1 view .LVU45
 156 0090 05A9     		add	r1, sp, #20
 157 0092 4046     		mov	r0, r8
 158 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL2:
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /*Configure GPIO pins : row_0_Pin row_1_Pin row_2_Pin row_3_Pin
 434:Core/Src/main.c ****                            row_4_Pin row_5_Pin */
 435:Core/Src/main.c ****   GPIO_InitStruct.Pin = row_0_Pin|row_1_Pin|row_2_Pin|row_3_Pin
 160              		.loc 1 435 3 view .LVU46
 161              		.loc 1 435 23 is_stmt 0 view .LVU47
 162 0098 3F23     		movs	r3, #63
 163 009a 0593     		str	r3, [sp, #20]
 436:Core/Src/main.c ****                           |row_4_Pin|row_5_Pin;
 437:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 164              		.loc 1 437 3 is_stmt 1 view .LVU48
 165              		.loc 1 437 24 is_stmt 0 view .LVU49
 166 009c 0123     		movs	r3, #1
 167 009e 0693     		str	r3, [sp, #24]
 438:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 438 3 is_stmt 1 view .LVU50
 169              		.loc 1 438 24 is_stmt 0 view .LVU51
 170 00a0 0794     		str	r4, [sp, #28]
 439:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 439 3 is_stmt 1 view .LVU52
 172              		.loc 1 439 25 is_stmt 0 view .LVU53
 173 00a2 0894     		str	r4, [sp, #32]
 440:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 440 3 is_stmt 1 view .LVU54
 175 00a4 05A9     		add	r1, sp, #20
 176 00a6 2846     		mov	r0, r5
 177 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL3:
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /*Configure GPIO pin : matrix_Pin */
 443:Core/Src/main.c ****   GPIO_InitStruct.Pin = matrix_Pin;
 179              		.loc 1 443 3 view .LVU55
 180              		.loc 1 443 23 is_stmt 0 view .LVU56
 181 00ac 4FF48053 		mov	r3, #4096
 182 00b0 0593     		str	r3, [sp, #20]
 444:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 444 3 is_stmt 1 view .LVU57
 184              		.loc 1 444 24 is_stmt 0 view .LVU58
ARM GAS  /tmp/cc3LtUtq.s 			page 12


 185 00b2 0697     		str	r7, [sp, #24]
 445:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 445 3 is_stmt 1 view .LVU59
 187              		.loc 1 445 24 is_stmt 0 view .LVU60
 188 00b4 0794     		str	r4, [sp, #28]
 446:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 446 3 is_stmt 1 view .LVU61
 190              		.loc 1 446 25 is_stmt 0 view .LVU62
 191 00b6 0894     		str	r4, [sp, #32]
 447:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 192              		.loc 1 447 3 is_stmt 1 view .LVU63
 193              		.loc 1 447 29 is_stmt 0 view .LVU64
 194 00b8 0996     		str	r6, [sp, #36]
 448:Core/Src/main.c ****   HAL_GPIO_Init(matrix_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 448 3 is_stmt 1 view .LVU65
 196 00ba 05A9     		add	r1, sp, #20
 197 00bc 0948     		ldr	r0, .L3+8
 198 00be FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL4:
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /*Configure GPIO pin : PA10 */
 451:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10;
 200              		.loc 1 451 3 view .LVU66
 201              		.loc 1 451 23 is_stmt 0 view .LVU67
 202 00c2 4FF48063 		mov	r3, #1024
 203 00c6 0593     		str	r3, [sp, #20]
 452:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 204              		.loc 1 452 3 is_stmt 1 view .LVU68
 205              		.loc 1 452 24 is_stmt 0 view .LVU69
 206 00c8 0694     		str	r4, [sp, #24]
 453:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 453 3 is_stmt 1 view .LVU70
 208              		.loc 1 453 24 is_stmt 0 view .LVU71
 209 00ca 0794     		str	r4, [sp, #28]
 454:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 454 3 is_stmt 1 view .LVU72
 211 00cc 05A9     		add	r1, sp, #20
 212 00ce 2846     		mov	r0, r5
 213 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL5:
 455:Core/Src/main.c **** 
 456:Core/Src/main.c **** }
 215              		.loc 1 456 1 is_stmt 0 view .LVU73
 216 00d4 0AB0     		add	sp, sp, #40
 217              	.LCFI2:
 218              		.cfi_def_cfa_offset 24
 219              		@ sp needed
 220 00d6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 221              	.L4:
 222 00da 00BF     		.align	2
 223              	.L3:
 224 00dc 00100240 		.word	1073876992
 225 00e0 00000242 		.word	1107427328
 226 00e4 00040242 		.word	1107428352
 227 00e8 00080242 		.word	1107429376
 228              		.cfi_endproc
 229              	.LFE162:
ARM GAS  /tmp/cc3LtUtq.s 			page 13


 231              		.section	.text.Error_Handler,"ax",%progbits
 232              		.align	1
 233              		.global	Error_Handler
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	Error_Handler:
 239              	.LFB163:
 457:Core/Src/main.c **** 
 458:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** /* USER CODE END 4 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /**
 463:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 464:Core/Src/main.c ****   * @retval None
 465:Core/Src/main.c ****   */
 466:Core/Src/main.c **** void Error_Handler(void)
 467:Core/Src/main.c **** {
 240              		.loc 1 467 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ Volatile: function does not return.
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 468:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 469:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 470:Core/Src/main.c ****   __disable_irq();
 246              		.loc 1 470 3 view .LVU75
 247              	.LBB8:
 248              	.LBI8:
 249              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  /tmp/cc3LtUtq.s 			page 14


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  /tmp/cc3LtUtq.s 			page 15


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
ARM GAS  /tmp/cc3LtUtq.s 			page 16


 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/cc3LtUtq.s 			page 17


 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 250              		.loc 2 207 27 view .LVU76
 251              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 252              		.loc 2 209 3 view .LVU77
 253              		.syntax unified
 254              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 255 0000 72B6     		cpsid i
 256              	@ 0 "" 2
 257              		.thumb
 258              		.syntax unified
 259              	.L6:
 260              	.LBE9:
 261              	.LBE8:
 471:Core/Src/main.c ****   while (1)
 262              		.loc 1 471 3 discriminator 1 view .LVU78
 472:Core/Src/main.c ****   {
 473:Core/Src/main.c ****   }
 263              		.loc 1 473 3 discriminator 1 view .LVU79
 471:Core/Src/main.c ****   while (1)
 264              		.loc 1 471 9 discriminator 1 view .LVU80
 265 0002 FEE7     		b	.L6
 266              		.cfi_endproc
 267              	.LFE163:
 269              		.section	.text.MX_I2C1_Init,"ax",%progbits
 270              		.align	1
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	MX_I2C1_Init:
 276              	.LFB158:
 224:Core/Src/main.c **** 
 277              		.loc 1 224 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 08B5     		push	{r3, lr}
 282              	.LCFI3:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 233:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10B0DCFB;
 286              		.loc 1 233 3 view .LVU82
 233:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10B0DCFB;
 287              		.loc 1 233 18 is_stmt 0 view .LVU83
 288 0002 1348     		ldr	r0, .L15
ARM GAS  /tmp/cc3LtUtq.s 			page 18


 289 0004 134B     		ldr	r3, .L15+4
 290 0006 0360     		str	r3, [r0]
 234:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 291              		.loc 1 234 3 is_stmt 1 view .LVU84
 234:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 292              		.loc 1 234 21 is_stmt 0 view .LVU85
 293 0008 A3F13D53 		sub	r3, r3, #792723456
 294 000c A3F57723 		sub	r3, r3, #1011712
 295 0010 A3F20573 		subw	r3, r3, #1797
 296 0014 4360     		str	r3, [r0, #4]
 235:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 297              		.loc 1 235 3 is_stmt 1 view .LVU86
 235:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 298              		.loc 1 235 26 is_stmt 0 view .LVU87
 299 0016 0023     		movs	r3, #0
 300 0018 8360     		str	r3, [r0, #8]
 236:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 301              		.loc 1 236 3 is_stmt 1 view .LVU88
 236:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 302              		.loc 1 236 29 is_stmt 0 view .LVU89
 303 001a 0122     		movs	r2, #1
 304 001c C260     		str	r2, [r0, #12]
 237:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 305              		.loc 1 237 3 is_stmt 1 view .LVU90
 237:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 306              		.loc 1 237 30 is_stmt 0 view .LVU91
 307 001e 0361     		str	r3, [r0, #16]
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 308              		.loc 1 238 3 is_stmt 1 view .LVU92
 238:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 309              		.loc 1 238 26 is_stmt 0 view .LVU93
 310 0020 4361     		str	r3, [r0, #20]
 239:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 311              		.loc 1 239 3 is_stmt 1 view .LVU94
 239:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 312              		.loc 1 239 31 is_stmt 0 view .LVU95
 313 0022 8361     		str	r3, [r0, #24]
 240:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 314              		.loc 1 240 3 is_stmt 1 view .LVU96
 240:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 315              		.loc 1 240 30 is_stmt 0 view .LVU97
 316 0024 C361     		str	r3, [r0, #28]
 241:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 317              		.loc 1 241 3 is_stmt 1 view .LVU98
 241:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 318              		.loc 1 241 28 is_stmt 0 view .LVU99
 319 0026 0362     		str	r3, [r0, #32]
 242:Core/Src/main.c ****   {
 320              		.loc 1 242 3 is_stmt 1 view .LVU100
 242:Core/Src/main.c ****   {
 321              		.loc 1 242 7 is_stmt 0 view .LVU101
 322 0028 FFF7FEFF 		bl	HAL_I2C_Init
 323              	.LVL6:
 242:Core/Src/main.c ****   {
 324              		.loc 1 242 6 view .LVU102
 325 002c 50B9     		cbnz	r0, .L12
 249:Core/Src/main.c ****   {
ARM GAS  /tmp/cc3LtUtq.s 			page 19


 326              		.loc 1 249 3 is_stmt 1 view .LVU103
 249:Core/Src/main.c ****   {
 327              		.loc 1 249 7 is_stmt 0 view .LVU104
 328 002e 0021     		movs	r1, #0
 329 0030 0748     		ldr	r0, .L15
 330 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 331              	.LVL7:
 249:Core/Src/main.c ****   {
 332              		.loc 1 249 6 view .LVU105
 333 0036 38B9     		cbnz	r0, .L13
 256:Core/Src/main.c ****   {
 334              		.loc 1 256 3 is_stmt 1 view .LVU106
 256:Core/Src/main.c ****   {
 335              		.loc 1 256 7 is_stmt 0 view .LVU107
 336 0038 0021     		movs	r1, #0
 337 003a 0548     		ldr	r0, .L15
 338 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 339              	.LVL8:
 256:Core/Src/main.c ****   {
 340              		.loc 1 256 6 view .LVU108
 341 0040 20B9     		cbnz	r0, .L14
 264:Core/Src/main.c **** 
 342              		.loc 1 264 1 view .LVU109
 343 0042 08BD     		pop	{r3, pc}
 344              	.L12:
 244:Core/Src/main.c ****   }
 345              		.loc 1 244 5 is_stmt 1 view .LVU110
 346 0044 FFF7FEFF 		bl	Error_Handler
 347              	.LVL9:
 348              	.L13:
 251:Core/Src/main.c ****   }
 349              		.loc 1 251 5 view .LVU111
 350 0048 FFF7FEFF 		bl	Error_Handler
 351              	.LVL10:
 352              	.L14:
 258:Core/Src/main.c ****   }
 353              		.loc 1 258 5 view .LVU112
 354 004c FFF7FEFF 		bl	Error_Handler
 355              	.LVL11:
 356              	.L16:
 357              		.align	2
 358              	.L15:
 359 0050 00000000 		.word	hi2c1
 360 0054 00540040 		.word	1073763328
 361              		.cfi_endproc
 362              	.LFE158:
 364              		.section	.text.MX_I2C2_Init,"ax",%progbits
 365              		.align	1
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	MX_I2C2_Init:
 371              	.LFB159:
 272:Core/Src/main.c **** 
 372              		.loc 1 272 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc3LtUtq.s 			page 20


 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376 0000 08B5     		push	{r3, lr}
 377              	.LCFI4:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 3, -8
 380              		.cfi_offset 14, -4
 281:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10B0DCFB;
 381              		.loc 1 281 3 view .LVU114
 281:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10B0DCFB;
 382              		.loc 1 281 18 is_stmt 0 view .LVU115
 383 0002 1348     		ldr	r0, .L25
 384 0004 134B     		ldr	r3, .L25+4
 385 0006 0360     		str	r3, [r0]
 282:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 386              		.loc 1 282 3 is_stmt 1 view .LVU116
 282:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 387              		.loc 1 282 21 is_stmt 0 view .LVU117
 388 0008 A3F13D53 		sub	r3, r3, #792723456
 389 000c A3F57723 		sub	r3, r3, #1011712
 390 0010 A3F60533 		subw	r3, r3, #2821
 391 0014 4360     		str	r3, [r0, #4]
 283:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 392              		.loc 1 283 3 is_stmt 1 view .LVU118
 283:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 393              		.loc 1 283 26 is_stmt 0 view .LVU119
 394 0016 0023     		movs	r3, #0
 395 0018 8360     		str	r3, [r0, #8]
 284:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 396              		.loc 1 284 3 is_stmt 1 view .LVU120
 284:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 397              		.loc 1 284 29 is_stmt 0 view .LVU121
 398 001a 0122     		movs	r2, #1
 399 001c C260     		str	r2, [r0, #12]
 285:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 400              		.loc 1 285 3 is_stmt 1 view .LVU122
 285:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 401              		.loc 1 285 30 is_stmt 0 view .LVU123
 402 001e 0361     		str	r3, [r0, #16]
 286:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 403              		.loc 1 286 3 is_stmt 1 view .LVU124
 286:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 404              		.loc 1 286 26 is_stmt 0 view .LVU125
 405 0020 4361     		str	r3, [r0, #20]
 287:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 406              		.loc 1 287 3 is_stmt 1 view .LVU126
 287:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 407              		.loc 1 287 31 is_stmt 0 view .LVU127
 408 0022 8361     		str	r3, [r0, #24]
 288:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 409              		.loc 1 288 3 is_stmt 1 view .LVU128
 288:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 410              		.loc 1 288 30 is_stmt 0 view .LVU129
 411 0024 C361     		str	r3, [r0, #28]
 289:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 412              		.loc 1 289 3 is_stmt 1 view .LVU130
 289:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 413              		.loc 1 289 28 is_stmt 0 view .LVU131
ARM GAS  /tmp/cc3LtUtq.s 			page 21


 414 0026 0362     		str	r3, [r0, #32]
 290:Core/Src/main.c ****   {
 415              		.loc 1 290 3 is_stmt 1 view .LVU132
 290:Core/Src/main.c ****   {
 416              		.loc 1 290 7 is_stmt 0 view .LVU133
 417 0028 FFF7FEFF 		bl	HAL_I2C_Init
 418              	.LVL12:
 290:Core/Src/main.c ****   {
 419              		.loc 1 290 6 view .LVU134
 420 002c 50B9     		cbnz	r0, .L22
 297:Core/Src/main.c ****   {
 421              		.loc 1 297 3 is_stmt 1 view .LVU135
 297:Core/Src/main.c ****   {
 422              		.loc 1 297 7 is_stmt 0 view .LVU136
 423 002e 0021     		movs	r1, #0
 424 0030 0748     		ldr	r0, .L25
 425 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 426              	.LVL13:
 297:Core/Src/main.c ****   {
 427              		.loc 1 297 6 view .LVU137
 428 0036 38B9     		cbnz	r0, .L23
 304:Core/Src/main.c ****   {
 429              		.loc 1 304 3 is_stmt 1 view .LVU138
 304:Core/Src/main.c ****   {
 430              		.loc 1 304 7 is_stmt 0 view .LVU139
 431 0038 0021     		movs	r1, #0
 432 003a 0548     		ldr	r0, .L25
 433 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 434              	.LVL14:
 304:Core/Src/main.c ****   {
 435              		.loc 1 304 6 view .LVU140
 436 0040 20B9     		cbnz	r0, .L24
 312:Core/Src/main.c **** 
 437              		.loc 1 312 1 view .LVU141
 438 0042 08BD     		pop	{r3, pc}
 439              	.L22:
 292:Core/Src/main.c ****   }
 440              		.loc 1 292 5 is_stmt 1 view .LVU142
 441 0044 FFF7FEFF 		bl	Error_Handler
 442              	.LVL15:
 443              	.L23:
 299:Core/Src/main.c ****   }
 444              		.loc 1 299 5 view .LVU143
 445 0048 FFF7FEFF 		bl	Error_Handler
 446              	.LVL16:
 447              	.L24:
 306:Core/Src/main.c ****   }
 448              		.loc 1 306 5 view .LVU144
 449 004c FFF7FEFF 		bl	Error_Handler
 450              	.LVL17:
 451              	.L26:
 452              		.align	2
 453              	.L25:
 454 0050 00000000 		.word	hi2c2
 455 0054 00580040 		.word	1073764352
 456              		.cfi_endproc
 457              	.LFE159:
ARM GAS  /tmp/cc3LtUtq.s 			page 22


 459              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 460              		.align	1
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	MX_USART3_UART_Init:
 466              	.LFB161:
 352:Core/Src/main.c **** 
 467              		.loc 1 352 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471 0000 08B5     		push	{r3, lr}
 472              	.LCFI5:
 473              		.cfi_def_cfa_offset 8
 474              		.cfi_offset 3, -8
 475              		.cfi_offset 14, -4
 361:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 476              		.loc 1 361 3 view .LVU146
 361:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 477              		.loc 1 361 19 is_stmt 0 view .LVU147
 478 0002 1548     		ldr	r0, .L37
 479 0004 154B     		ldr	r3, .L37+4
 480 0006 0360     		str	r3, [r0]
 362:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 481              		.loc 1 362 3 is_stmt 1 view .LVU148
 362:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 482              		.loc 1 362 24 is_stmt 0 view .LVU149
 483 0008 4FF4E133 		mov	r3, #115200
 484 000c 4360     		str	r3, [r0, #4]
 363:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 485              		.loc 1 363 3 is_stmt 1 view .LVU150
 363:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 486              		.loc 1 363 26 is_stmt 0 view .LVU151
 487 000e 0023     		movs	r3, #0
 488 0010 8360     		str	r3, [r0, #8]
 364:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 489              		.loc 1 364 3 is_stmt 1 view .LVU152
 364:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 490              		.loc 1 364 24 is_stmt 0 view .LVU153
 491 0012 C360     		str	r3, [r0, #12]
 365:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 492              		.loc 1 365 3 is_stmt 1 view .LVU154
 365:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 493              		.loc 1 365 22 is_stmt 0 view .LVU155
 494 0014 0361     		str	r3, [r0, #16]
 366:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 495              		.loc 1 366 3 is_stmt 1 view .LVU156
 366:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 496              		.loc 1 366 20 is_stmt 0 view .LVU157
 497 0016 0C22     		movs	r2, #12
 498 0018 4261     		str	r2, [r0, #20]
 367:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 499              		.loc 1 367 3 is_stmt 1 view .LVU158
 367:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 500              		.loc 1 367 25 is_stmt 0 view .LVU159
 501 001a 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc3LtUtq.s 			page 23


 368:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 502              		.loc 1 368 3 is_stmt 1 view .LVU160
 368:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 503              		.loc 1 368 28 is_stmt 0 view .LVU161
 504 001c C361     		str	r3, [r0, #28]
 369:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 505              		.loc 1 369 3 is_stmt 1 view .LVU162
 369:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 506              		.loc 1 369 30 is_stmt 0 view .LVU163
 507 001e 0362     		str	r3, [r0, #32]
 370:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 508              		.loc 1 370 3 is_stmt 1 view .LVU164
 370:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 509              		.loc 1 370 30 is_stmt 0 view .LVU165
 510 0020 4362     		str	r3, [r0, #36]
 371:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 511              		.loc 1 371 3 is_stmt 1 view .LVU166
 371:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 512              		.loc 1 371 38 is_stmt 0 view .LVU167
 513 0022 8362     		str	r3, [r0, #40]
 372:Core/Src/main.c ****   {
 514              		.loc 1 372 3 is_stmt 1 view .LVU168
 372:Core/Src/main.c ****   {
 515              		.loc 1 372 7 is_stmt 0 view .LVU169
 516 0024 FFF7FEFF 		bl	HAL_UART_Init
 517              	.LVL18:
 372:Core/Src/main.c ****   {
 518              		.loc 1 372 6 view .LVU170
 519 0028 70B9     		cbnz	r0, .L33
 376:Core/Src/main.c ****   {
 520              		.loc 1 376 3 is_stmt 1 view .LVU171
 376:Core/Src/main.c ****   {
 521              		.loc 1 376 7 is_stmt 0 view .LVU172
 522 002a 0021     		movs	r1, #0
 523 002c 0A48     		ldr	r0, .L37
 524 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 525              	.LVL19:
 376:Core/Src/main.c ****   {
 526              		.loc 1 376 6 view .LVU173
 527 0032 58B9     		cbnz	r0, .L34
 380:Core/Src/main.c ****   {
 528              		.loc 1 380 3 is_stmt 1 view .LVU174
 380:Core/Src/main.c ****   {
 529              		.loc 1 380 7 is_stmt 0 view .LVU175
 530 0034 0021     		movs	r1, #0
 531 0036 0848     		ldr	r0, .L37
 532 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 533              	.LVL20:
 380:Core/Src/main.c ****   {
 534              		.loc 1 380 6 view .LVU176
 535 003c 40B9     		cbnz	r0, .L35
 384:Core/Src/main.c ****   {
 536              		.loc 1 384 3 is_stmt 1 view .LVU177
 384:Core/Src/main.c ****   {
 537              		.loc 1 384 7 is_stmt 0 view .LVU178
 538 003e 0648     		ldr	r0, .L37
 539 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
ARM GAS  /tmp/cc3LtUtq.s 			page 24


 540              	.LVL21:
 384:Core/Src/main.c ****   {
 541              		.loc 1 384 6 view .LVU179
 542 0044 30B9     		cbnz	r0, .L36
 392:Core/Src/main.c **** 
 543              		.loc 1 392 1 view .LVU180
 544 0046 08BD     		pop	{r3, pc}
 545              	.L33:
 374:Core/Src/main.c ****   }
 546              		.loc 1 374 5 is_stmt 1 view .LVU181
 547 0048 FFF7FEFF 		bl	Error_Handler
 548              	.LVL22:
 549              	.L34:
 378:Core/Src/main.c ****   }
 550              		.loc 1 378 5 view .LVU182
 551 004c FFF7FEFF 		bl	Error_Handler
 552              	.LVL23:
 553              	.L35:
 382:Core/Src/main.c ****   }
 554              		.loc 1 382 5 view .LVU183
 555 0050 FFF7FEFF 		bl	Error_Handler
 556              	.LVL24:
 557              	.L36:
 386:Core/Src/main.c ****   }
 558              		.loc 1 386 5 view .LVU184
 559 0054 FFF7FEFF 		bl	Error_Handler
 560              	.LVL25:
 561              	.L38:
 562              		.align	2
 563              	.L37:
 564 0058 00000000 		.word	huart3
 565 005c 00480040 		.word	1073760256
 566              		.cfi_endproc
 567              	.LFE161:
 569              		.section	.text.MX_ICACHE_Init,"ax",%progbits
 570              		.align	1
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 575              	MX_ICACHE_Init:
 576              	.LFB160:
 320:Core/Src/main.c **** 
 577              		.loc 1 320 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 08B5     		push	{r3, lr}
 582              	.LCFI6:
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 3, -8
 585              		.cfi_offset 14, -4
 332:Core/Src/main.c ****   {
 586              		.loc 1 332 3 view .LVU186
 332:Core/Src/main.c ****   {
 587              		.loc 1 332 7 is_stmt 0 view .LVU187
 588 0002 0020     		movs	r0, #0
 589 0004 FFF7FEFF 		bl	HAL_ICACHE_ConfigAssociativityMode
ARM GAS  /tmp/cc3LtUtq.s 			page 25


 590              	.LVL26:
 332:Core/Src/main.c ****   {
 591              		.loc 1 332 6 view .LVU188
 592 0008 18B9     		cbnz	r0, .L43
 336:Core/Src/main.c ****   {
 593              		.loc 1 336 3 is_stmt 1 view .LVU189
 336:Core/Src/main.c ****   {
 594              		.loc 1 336 7 is_stmt 0 view .LVU190
 595 000a FFF7FEFF 		bl	HAL_ICACHE_Enable
 596              	.LVL27:
 336:Core/Src/main.c ****   {
 597              		.loc 1 336 6 view .LVU191
 598 000e 10B9     		cbnz	r0, .L44
 344:Core/Src/main.c **** 
 599              		.loc 1 344 1 view .LVU192
 600 0010 08BD     		pop	{r3, pc}
 601              	.L43:
 334:Core/Src/main.c ****   }
 602              		.loc 1 334 5 is_stmt 1 view .LVU193
 603 0012 FFF7FEFF 		bl	Error_Handler
 604              	.LVL28:
 605              	.L44:
 338:Core/Src/main.c ****   }
 606              		.loc 1 338 5 view .LVU194
 607 0016 FFF7FEFF 		bl	Error_Handler
 608              	.LVL29:
 609              		.cfi_endproc
 610              	.LFE160:
 612              		.section	.text.SystemClock_Config,"ax",%progbits
 613              		.align	1
 614              		.global	SystemClock_Config
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 619              	SystemClock_Config:
 620              	.LFB157:
 175:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 621              		.loc 1 175 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 96
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625 0000 00B5     		push	{lr}
 626              	.LCFI7:
 627              		.cfi_def_cfa_offset 4
 628              		.cfi_offset 14, -4
 629 0002 99B0     		sub	sp, sp, #100
 630              	.LCFI8:
 631              		.cfi_def_cfa_offset 104
 176:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 632              		.loc 1 176 3 view .LVU196
 176:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 633              		.loc 1 176 22 is_stmt 0 view .LVU197
 634 0004 4822     		movs	r2, #72
 635 0006 0021     		movs	r1, #0
 636 0008 06A8     		add	r0, sp, #24
 637 000a FFF7FEFF 		bl	memset
 638              	.LVL30:
ARM GAS  /tmp/cc3LtUtq.s 			page 26


 177:Core/Src/main.c **** 
 639              		.loc 1 177 3 is_stmt 1 view .LVU198
 177:Core/Src/main.c **** 
 640              		.loc 1 177 22 is_stmt 0 view .LVU199
 641 000e 0020     		movs	r0, #0
 642 0010 0190     		str	r0, [sp, #4]
 643 0012 0290     		str	r0, [sp, #8]
 644 0014 0390     		str	r0, [sp, #12]
 645 0016 0490     		str	r0, [sp, #16]
 646 0018 0590     		str	r0, [sp, #20]
 181:Core/Src/main.c ****   {
 647              		.loc 1 181 3 is_stmt 1 view .LVU200
 181:Core/Src/main.c ****   {
 648              		.loc 1 181 7 is_stmt 0 view .LVU201
 649 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 650              	.LVL31:
 181:Core/Src/main.c ****   {
 651              		.loc 1 181 6 view .LVU202
 652 001e 20BB     		cbnz	r0, .L50
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 653              		.loc 1 189 3 is_stmt 1 view .LVU203
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 654              		.loc 1 189 36 is_stmt 0 view .LVU204
 655 0020 0123     		movs	r3, #1
 656 0022 0693     		str	r3, [sp, #24]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 657              		.loc 1 190 3 is_stmt 1 view .LVU205
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 658              		.loc 1 190 30 is_stmt 0 view .LVU206
 659 0024 4FF48033 		mov	r3, #65536
 660 0028 0793     		str	r3, [sp, #28]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 661              		.loc 1 191 3 is_stmt 1 view .LVU207
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 662              		.loc 1 191 34 is_stmt 0 view .LVU208
 663 002a 0223     		movs	r3, #2
 664 002c 1193     		str	r3, [sp, #68]
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 665              		.loc 1 192 3 is_stmt 1 view .LVU209
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 666              		.loc 1 192 35 is_stmt 0 view .LVU210
 667 002e 0322     		movs	r2, #3
 668 0030 1292     		str	r2, [sp, #72]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 669              		.loc 1 193 3 is_stmt 1 view .LVU211
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 670              		.loc 1 193 30 is_stmt 0 view .LVU212
 671 0032 1393     		str	r3, [sp, #76]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 672              		.loc 1 194 3 is_stmt 1 view .LVU213
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 673              		.loc 1 194 30 is_stmt 0 view .LVU214
 674 0034 0C22     		movs	r2, #12
 675 0036 1492     		str	r2, [sp, #80]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 676              		.loc 1 195 3 is_stmt 1 view .LVU215
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  /tmp/cc3LtUtq.s 			page 27


 677              		.loc 1 195 30 is_stmt 0 view .LVU216
 678 0038 0722     		movs	r2, #7
 679 003a 1592     		str	r2, [sp, #84]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 680              		.loc 1 196 3 is_stmt 1 view .LVU217
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 681              		.loc 1 196 30 is_stmt 0 view .LVU218
 682 003c 1693     		str	r3, [sp, #88]
 197:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 683              		.loc 1 197 3 is_stmt 1 view .LVU219
 197:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 684              		.loc 1 197 30 is_stmt 0 view .LVU220
 685 003e 1793     		str	r3, [sp, #92]
 198:Core/Src/main.c ****   {
 686              		.loc 1 198 3 is_stmt 1 view .LVU221
 198:Core/Src/main.c ****   {
 687              		.loc 1 198 7 is_stmt 0 view .LVU222
 688 0040 06A8     		add	r0, sp, #24
 689 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 690              	.LVL32:
 198:Core/Src/main.c ****   {
 691              		.loc 1 198 6 view .LVU223
 692 0046 90B9     		cbnz	r0, .L51
 205:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 693              		.loc 1 205 3 is_stmt 1 view .LVU224
 205:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 694              		.loc 1 205 31 is_stmt 0 view .LVU225
 695 0048 0F23     		movs	r3, #15
 696 004a 0193     		str	r3, [sp, #4]
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 697              		.loc 1 207 3 is_stmt 1 view .LVU226
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 698              		.loc 1 207 34 is_stmt 0 view .LVU227
 699 004c 0323     		movs	r3, #3
 700 004e 0293     		str	r3, [sp, #8]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 701              		.loc 1 208 3 is_stmt 1 view .LVU228
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 702              		.loc 1 208 35 is_stmt 0 view .LVU229
 703 0050 0023     		movs	r3, #0
 704 0052 0393     		str	r3, [sp, #12]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 705              		.loc 1 209 3 is_stmt 1 view .LVU230
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 706              		.loc 1 209 36 is_stmt 0 view .LVU231
 707 0054 0493     		str	r3, [sp, #16]
 210:Core/Src/main.c **** 
 708              		.loc 1 210 3 is_stmt 1 view .LVU232
 210:Core/Src/main.c **** 
 709              		.loc 1 210 36 is_stmt 0 view .LVU233
 710 0056 0593     		str	r3, [sp, #20]
 212:Core/Src/main.c ****   {
 711              		.loc 1 212 3 is_stmt 1 view .LVU234
 212:Core/Src/main.c ****   {
 712              		.loc 1 212 7 is_stmt 0 view .LVU235
 713 0058 0421     		movs	r1, #4
 714 005a 0DEB0100 		add	r0, sp, r1
ARM GAS  /tmp/cc3LtUtq.s 			page 28


 715 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 716              	.LVL33:
 212:Core/Src/main.c ****   {
 717              		.loc 1 212 6 view .LVU236
 718 0062 30B9     		cbnz	r0, .L52
 216:Core/Src/main.c **** 
 719              		.loc 1 216 1 view .LVU237
 720 0064 19B0     		add	sp, sp, #100
 721              	.LCFI9:
 722              		.cfi_remember_state
 723              		.cfi_def_cfa_offset 4
 724              		@ sp needed
 725 0066 5DF804FB 		ldr	pc, [sp], #4
 726              	.L50:
 727              	.LCFI10:
 728              		.cfi_restore_state
 183:Core/Src/main.c ****   }
 729              		.loc 1 183 5 is_stmt 1 view .LVU238
 730 006a FFF7FEFF 		bl	Error_Handler
 731              	.LVL34:
 732              	.L51:
 200:Core/Src/main.c ****   }
 733              		.loc 1 200 5 view .LVU239
 734 006e FFF7FEFF 		bl	Error_Handler
 735              	.LVL35:
 736              	.L52:
 214:Core/Src/main.c ****   }
 737              		.loc 1 214 5 view .LVU240
 738 0072 FFF7FEFF 		bl	Error_Handler
 739              	.LVL36:
 740              		.cfi_endproc
 741              	.LFE157:
 743              		.section	.text.main,"ax",%progbits
 744              		.align	1
 745              		.global	main
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	main:
 751              	.LFB156:
 108:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 752              		.loc 1 108 1 view -0
 753              		.cfi_startproc
 754              		@ Volatile: function does not return.
 755              		@ args = 0, pretend = 0, frame = 16
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757 0000 00B5     		push	{lr}
 758              	.LCFI11:
 759              		.cfi_def_cfa_offset 4
 760              		.cfi_offset 14, -4
 761 0002 85B0     		sub	sp, sp, #20
 762              	.LCFI12:
 763              		.cfi_def_cfa_offset 24
 110:Core/Src/main.c ****    struct mediaHID_t mediaHID;
 764              		.loc 1 110 4 view .LVU242
 111:Core/Src/main.c ****   /* USER CODE END 1 */
 765              		.loc 1 111 4 view .LVU243
ARM GAS  /tmp/cc3LtUtq.s 			page 29


 117:Core/Src/main.c **** 
 766              		.loc 1 117 3 view .LVU244
 767 0004 FFF7FEFF 		bl	HAL_Init
 768              	.LVL37:
 124:Core/Src/main.c **** 
 769              		.loc 1 124 3 view .LVU245
 770 0008 FFF7FEFF 		bl	SystemClock_Config
 771              	.LVL38:
 131:Core/Src/main.c ****   MX_I2C1_Init();
 772              		.loc 1 131 3 view .LVU246
 773 000c FFF7FEFF 		bl	MX_GPIO_Init
 774              	.LVL39:
 132:Core/Src/main.c ****   MX_I2C2_Init();
 775              		.loc 1 132 3 view .LVU247
 776 0010 FFF7FEFF 		bl	MX_I2C1_Init
 777              	.LVL40:
 133:Core/Src/main.c ****   MX_USART3_UART_Init();
 778              		.loc 1 133 3 view .LVU248
 779 0014 FFF7FEFF 		bl	MX_I2C2_Init
 780              	.LVL41:
 134:Core/Src/main.c ****   MX_USB_Device_Init();
 781              		.loc 1 134 3 view .LVU249
 782 0018 FFF7FEFF 		bl	MX_USART3_UART_Init
 783              	.LVL42:
 135:Core/Src/main.c ****   MX_ICACHE_Init();
 784              		.loc 1 135 3 view .LVU250
 785 001c FFF7FEFF 		bl	MX_USB_Device_Init
 786              	.LVL43:
 136:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 787              		.loc 1 136 3 view .LVU251
 788 0020 FFF7FEFF 		bl	MX_ICACHE_Init
 789              	.LVL44:
 138:Core/Src/main.c ****   keyboardHID.id = 1;
 790              		.loc 1 138 3 view .LVU252
 791 0024 4FF4FA60 		mov	r0, #2000
 792 0028 FFF7FEFF 		bl	HAL_Delay
 793              	.LVL45:
 139:Core/Src/main.c ****   mediaHID.id = 2;
 794              		.loc 1 139 3 view .LVU253
 139:Core/Src/main.c ****   mediaHID.id = 2;
 795              		.loc 1 139 18 is_stmt 0 view .LVU254
 796 002c 0123     		movs	r3, #1
 797 002e 8DF80830 		strb	r3, [sp, #8]
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 798              		.loc 1 140 3 is_stmt 1 view .LVU255
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 799              		.loc 1 140 15 is_stmt 0 view .LVU256
 800 0032 0223     		movs	r3, #2
 801 0034 8DF80430 		strb	r3, [sp, #4]
 802              	.L54:
 145:Core/Src/main.c ****   {
 803              		.loc 1 145 3 is_stmt 1 discriminator 1 view .LVU257
 151:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 804              		.loc 1 151 5 discriminator 1 view .LVU258
 151:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 805              		.loc 1 151 19 is_stmt 0 discriminator 1 view .LVU259
 806 0038 4023     		movs	r3, #64
ARM GAS  /tmp/cc3LtUtq.s 			page 30


 807 003a 8DF80530 		strb	r3, [sp, #5]
 152:Core/Src/main.c ****     HAL_Delay(30);
 808              		.loc 1 152 5 is_stmt 1 discriminator 1 view .LVU260
 809 003e 174C     		ldr	r4, .L56
 810 0040 0222     		movs	r2, #2
 811 0042 01A9     		add	r1, sp, #4
 812 0044 2046     		mov	r0, r4
 813 0046 FFF7FEFF 		bl	USBD_HID_SendReport
 814              	.LVL46:
 153:Core/Src/main.c ****     mediaHID.keys = 0x00;
 815              		.loc 1 153 5 discriminator 1 view .LVU261
 816 004a 1E20     		movs	r0, #30
 817 004c FFF7FEFF 		bl	HAL_Delay
 818              	.LVL47:
 154:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 819              		.loc 1 154 5 discriminator 1 view .LVU262
 154:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(mediaHID));
 820              		.loc 1 154 19 is_stmt 0 discriminator 1 view .LVU263
 821 0050 0025     		movs	r5, #0
 822 0052 8DF80550 		strb	r5, [sp, #5]
 155:Core/Src/main.c ****     HAL_Delay(1000);
 823              		.loc 1 155 5 is_stmt 1 discriminator 1 view .LVU264
 824 0056 0222     		movs	r2, #2
 825 0058 01A9     		add	r1, sp, #4
 826 005a 2046     		mov	r0, r4
 827 005c FFF7FEFF 		bl	USBD_HID_SendReport
 828              	.LVL48:
 156:Core/Src/main.c **** 
 829              		.loc 1 156 5 discriminator 1 view .LVU265
 830 0060 4FF47A70 		mov	r0, #1000
 831 0064 FFF7FEFF 		bl	HAL_Delay
 832              	.LVL49:
 158:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 833              		.loc 1 158 5 discriminator 1 view .LVU266
 158:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 834              		.loc 1 158 22 is_stmt 0 discriminator 1 view .LVU267
 835 0068 0423     		movs	r3, #4
 836 006a 8DF80A30 		strb	r3, [sp, #10]
 159:Core/Src/main.c ****     HAL_Delay(30);
 837              		.loc 1 159 5 is_stmt 1 discriminator 1 view .LVU268
 838 006e 0822     		movs	r2, #8
 839 0070 0DEB0201 		add	r1, sp, r2
 840 0074 2046     		mov	r0, r4
 841 0076 FFF7FEFF 		bl	USBD_HID_SendReport
 842              	.LVL50:
 160:Core/Src/main.c ****     keyboardHID.key1 = 0x00;
 843              		.loc 1 160 5 discriminator 1 view .LVU269
 844 007a 1E20     		movs	r0, #30
 845 007c FFF7FEFF 		bl	HAL_Delay
 846              	.LVL51:
 161:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 847              		.loc 1 161 5 discriminator 1 view .LVU270
 161:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(keyboardHID));
 848              		.loc 1 161 22 is_stmt 0 discriminator 1 view .LVU271
 849 0080 8DF80A50 		strb	r5, [sp, #10]
 162:Core/Src/main.c ****     HAL_Delay(1000);
 850              		.loc 1 162 5 is_stmt 1 discriminator 1 view .LVU272
ARM GAS  /tmp/cc3LtUtq.s 			page 31


 851 0084 0822     		movs	r2, #8
 852 0086 0DEB0201 		add	r1, sp, r2
 853 008a 2046     		mov	r0, r4
 854 008c FFF7FEFF 		bl	USBD_HID_SendReport
 855              	.LVL52:
 163:Core/Src/main.c **** 
 856              		.loc 1 163 5 discriminator 1 view .LVU273
 857 0090 4FF47A70 		mov	r0, #1000
 858 0094 FFF7FEFF 		bl	HAL_Delay
 859              	.LVL53:
 145:Core/Src/main.c ****   {
 860              		.loc 1 145 9 discriminator 1 view .LVU274
 861 0098 CEE7     		b	.L54
 862              	.L57:
 863 009a 00BF     		.align	2
 864              	.L56:
 865 009c 00000000 		.word	hUsbDeviceFS
 866              		.cfi_endproc
 867              	.LFE156:
 869              		.global	huart3
 870              		.section	.bss.huart3,"aw",%nobits
 871              		.align	2
 874              	huart3:
 875 0000 00000000 		.space	148
 875      00000000 
 875      00000000 
 875      00000000 
 875      00000000 
 876              		.global	hi2c2
 877              		.section	.bss.hi2c2,"aw",%nobits
 878              		.align	2
 881              	hi2c2:
 882 0000 00000000 		.space	84
 882      00000000 
 882      00000000 
 882      00000000 
 882      00000000 
 883              		.global	hi2c1
 884              		.section	.bss.hi2c1,"aw",%nobits
 885              		.align	2
 888              	hi2c1:
 889 0000 00000000 		.space	84
 889      00000000 
 889      00000000 
 889      00000000 
 889      00000000 
 890              		.text
 891              	.Letext0:
 892              		.file 3 "/home/yul/toolchain/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 893              		.file 4 "/home/yul/toolchain/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 894              		.file 5 "Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l562xx.h"
 895              		.file 6 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_def.h"
 896              		.file 7 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_rcc.h"
 897              		.file 8 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_gpio.h"
 898              		.file 9 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_dma.h"
 899              		.file 10 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_i2c.h"
 900              		.file 11 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart.h"
ARM GAS  /tmp/cc3LtUtq.s 			page 32


 901              		.file 12 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 902              		.file 13 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_pwr_ex.h"
 903              		.file 14 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_icache.h"
 904              		.file 15 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart_ex.h"
 905              		.file 16 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_i2c_ex.h"
 906              		.file 17 "Middlewares/ST/STM32_USB_Device_Library/Class/HID/Inc/usbd_hid.h"
 907              		.file 18 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal.h"
 908              		.file 19 "USB_Device/App/usb_device.h"
 909              		.file 20 "<built-in>"
ARM GAS  /tmp/cc3LtUtq.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc3LtUtq.s:22     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc3LtUtq.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc3LtUtq.s:224    .text.MX_GPIO_Init:00000000000000dc $d
     /tmp/cc3LtUtq.s:232    .text.Error_Handler:0000000000000000 $t
     /tmp/cc3LtUtq.s:238    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc3LtUtq.s:270    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc3LtUtq.s:275    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc3LtUtq.s:359    .text.MX_I2C1_Init:0000000000000050 $d
     /tmp/cc3LtUtq.s:888    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cc3LtUtq.s:365    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/cc3LtUtq.s:370    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/cc3LtUtq.s:454    .text.MX_I2C2_Init:0000000000000050 $d
     /tmp/cc3LtUtq.s:881    .bss.hi2c2:0000000000000000 hi2c2
     /tmp/cc3LtUtq.s:460    .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/cc3LtUtq.s:465    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/cc3LtUtq.s:564    .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/cc3LtUtq.s:874    .bss.huart3:0000000000000000 huart3
     /tmp/cc3LtUtq.s:570    .text.MX_ICACHE_Init:0000000000000000 $t
     /tmp/cc3LtUtq.s:575    .text.MX_ICACHE_Init:0000000000000000 MX_ICACHE_Init
     /tmp/cc3LtUtq.s:613    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc3LtUtq.s:619    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc3LtUtq.s:744    .text.main:0000000000000000 $t
     /tmp/cc3LtUtq.s:750    .text.main:0000000000000000 main
     /tmp/cc3LtUtq.s:865    .text.main:000000000000009c $d
     /tmp/cc3LtUtq.s:871    .bss.huart3:0000000000000000 $d
     /tmp/cc3LtUtq.s:878    .bss.hi2c2:0000000000000000 $d
     /tmp/cc3LtUtq.s:885    .bss.hi2c1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_ICACHE_ConfigAssociativityMode
HAL_ICACHE_Enable
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_Device_Init
HAL_Delay
USBD_HID_SendReport
hUsbDeviceFS
