Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/BRAM/port_1_ram.ip --block-symbol-file --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/BRAM/port_1_ram --family="Agilex 7" --part=AGIB027R29A1E2VR3
: port_1_ram.ram_1port_0: Targeting device family: Agilex 7.
: port_1_ram.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/BRAM/port_1_ram.ip --synthesis=VERILOG --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/BRAM/port_1_ram --family="Agilex 7" --part=AGIB027R29A1E2VR3
: port_1_ram.ram_1port_0: Targeting device family: Agilex 7.
: port_1_ram.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: port_1_ram: "Transforming system: port_1_ram"
Info: port_1_ram: "Naming system components in system: port_1_ram"
Info: port_1_ram: "Processing generation queue"
Info: port_1_ram: "Generating: port_1_ram"
Info: port_1_ram: "Generating: port_1_ram_ram_1port_2011_lf2cv7a"
Info: port_1_ram: Done "port_1_ram" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
