0.7
2020.2
May 22 2025
00:13:55
C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sim_1/new/tbfa1.v,1752597938,verilog,,,,tbfa1,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sources_1/new/fa1.v,1752597062,verilog,,C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sources_1/new/ha.v,,fa1,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sources_1/new/ha.v,1752596801,verilog,,C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sim_1/new/tbfa1.v,,ha,,,F:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
