$date
	Wed Oct 25 16:15:27 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 1 * parallelLoad $end
$var wire 1 + peripheralClkEdge $end
$var wire 1 , serialDataIn $end
$var reg 8 - data [7:0] $end
$var reg 8 . parallelDataOut [7:0] $end
$var reg 1 / serialDataOut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
bx .
bx -
x,
x+
x*
b0 )
x(
x'
x&
x%
b0 $
x#
x"
bx !
$end
#100
1'
1,
#120
0'
0,
#130
1'
1,
#250
