{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603071592166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603071592167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 22:39:51 2020 " "Processing started: Sun Oct 18 22:39:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603071592167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603071592167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1 -c projeto1 " "Command: quartus_sta projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603071592167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603071592317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603071593281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603071593281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603071593720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603071593781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603071593784 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603071593784 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " "create_clock -period 1.000 -name processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603071593784 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603071593784 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout " "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout " "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071593787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603071593787 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603071593789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603071593791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603071593793 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603071593809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603071593869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603071593869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.760 " "Worst-case setup slack is -10.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.760            -428.037 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "  -10.760            -428.037 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.937            -687.419 CLOCK_50  " "   -9.937            -687.419 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.735 " "Worst-case hold slack is -1.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -5.006 CLOCK_50  " "   -1.735              -5.006 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.296 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.172              -0.296 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.550 " "Worst-case recovery slack is -6.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.550             -13.093 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.550             -13.093 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.240 " "Worst-case removal slack is 1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    1.240               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.287 " "Worst-case minimum pulse width slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287            -564.055 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -2.287            -564.055 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637             -81.544 CLOCK_50  " "   -0.637             -81.544 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.573 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.573 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071593927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071593927 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603071593948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603071593994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603071595526 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout " "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout " "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071595651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603071595651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603071595653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603071595680 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603071595680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.834 " "Worst-case setup slack is -10.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.834            -431.148 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "  -10.834            -431.148 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.042            -687.188 CLOCK_50  " "  -10.042            -687.188 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071595690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.859 " "Worst-case hold slack is -1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859              -7.434 CLOCK_50  " "   -1.859              -7.434 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256              -0.986 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.256              -0.986 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071595705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.710 " "Worst-case recovery slack is -6.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.710             -13.412 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.710             -13.412 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071595716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.205 " "Worst-case removal slack is 1.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    1.205               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071595729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.352 " "Worst-case minimum pulse width slack is -2.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.352            -561.794 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -2.352            -561.794 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672             -72.912 CLOCK_50  " "   -0.672             -72.912 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.558 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.558 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071595740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071595740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603071595760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603071596001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603071597643 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout " "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout " "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071597740 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603071597740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603071597741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603071597745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603071597745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.475 " "Worst-case setup slack is -5.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.475            -213.674 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -5.475            -213.674 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614            -311.858 CLOCK_50  " "   -4.614            -311.858 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071597754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.940 " "Worst-case hold slack is -0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -4.392 CLOCK_50  " "   -0.940              -4.392 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.574 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.158              -0.574 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071597766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.922 " "Worst-case recovery slack is -2.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922              -5.842 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -2.922              -5.842 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071597774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.498               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071597794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.013 " "Worst-case minimum pulse width slack is -1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013            -186.337 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -1.013            -186.337 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734             -43.154 CLOCK_50  " "   -0.734             -43.154 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.134               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071597803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071597803 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603071597824 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout " "Cell: de\|enderecoDisplay\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout " "Cell: processador\|fetch\|ROM\|memROM~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~34  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603071598030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603071598030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603071598031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603071598035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603071598035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.991 " "Worst-case setup slack is -4.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.991            -195.282 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -4.991            -195.282 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.147            -277.159 CLOCK_50  " "   -4.147            -277.159 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071598049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.962 " "Worst-case hold slack is -0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962              -6.296 CLOCK_50  " "   -0.962              -6.296 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.369 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.141              -0.369 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071598060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.727 " "Worst-case recovery slack is -2.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727              -5.452 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -2.727              -5.452 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071598075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.442 " "Worst-case removal slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.442               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071598086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.868 " "Worst-case minimum pulse width slack is -0.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868            -148.454 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.868            -148.454 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757             -51.470 CLOCK_50  " "   -0.757             -51.470 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.140               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603071598107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603071598107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603071601138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603071601141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603071601340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 22:40:01 2020 " "Processing ended: Sun Oct 18 22:40:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603071601340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603071601340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603071601340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603071601340 ""}
