==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c' ... 
INFO: [HLS 200-10] Analyzing design file 'codegen/lib/lenetSynthMatlab/lenetSynthMatlab_data.c' ... 
INFO: [HLS 200-10] Analyzing design file 'codegen/lib/lenetSynthMatlab/lenetSynthMatlab_initialize.c' ... 
INFO: [HLS 200-10] Analyzing design file 'codegen/lib/lenetSynthMatlab/lenetSynthMatlab_terminate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'codegen/lib/lenetSynthMatlab/sum.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 4213 ; free virtual = 6777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 375.660 ; gain = 0.117 ; free physical = 4213 ; free virtual = 6777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 506.648 ; gain = 131.105 ; free physical = 4161 ; free virtual = 6738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:95) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:280) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 506.648 ; gain = 131.105 ; free physical = 4142 ; free virtual = 6721
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:45) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:280) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (codegen/lib/lenetSynthMatlab/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (codegen/lib/lenetSynthMatlab/lenetSynthMatlab.c:27)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (codegen/lib/lenetSynthMatlab/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (codegen/lib/lenetSynthMatlab/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 568.320 ; gain = 192.777 ; free physical = 4093 ; free virtual = 6676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 568.320 ; gain = 192.777 ; free physical = 4043 ; free virtual = 6628
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.54 seconds; current allocated memory: 198.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 199.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 199.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 203.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 206.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 207.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 208.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 210.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 211.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 212.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv13' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv14' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_b_pool2ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv15' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fc1ActivationMap' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv16' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu3ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

