<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="excpt3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="excpt31.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="excpt31.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="excpt31.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="excpt31.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="excpt31.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="excpt31.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="excpt31.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="excpt31.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="excpt31_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="excpt31_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="excpt31_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="excpt31_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="excpt31_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logiccircuit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logiccircuit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logiccircuit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logiccircuit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logiccircuit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logiccircuit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logiccircuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="structural.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="structural.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="structural.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="structural_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1725862022" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1725862022">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863612" xil_pn:in_ck="4359718347385552910" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1725863612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="excpt31.v"/>
      <outfile xil_pn:name="logiccircuit.v"/>
      <outfile xil_pn:name="structural.v"/>
    </transform>
    <transform xil_pn:end_ts="1725863060" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2004983390663412232" xil_pn:start_ts="1725863059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1725863060" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4214799530231421520" xil_pn:start_ts="1725863060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1725862025" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2973686007958013415" xil_pn:start_ts="1725862025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863060" xil_pn:in_ck="5374440672536530001" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1725863060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="excpt31.v"/>
      <outfile xil_pn:name="logiccircuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1725863061" xil_pn:in_ck="5374440672536530001" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4995727376128357140" xil_pn:start_ts="1725863060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logiccircuit_beh.prj"/>
      <outfile xil_pn:name="logiccircuit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1725863061" xil_pn:in_ck="8193530989987069671" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2613223639089325839" xil_pn:start_ts="1725863061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="logiccircuit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3848394659543855881" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2973686007958013415" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7342235517770162495" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725861997" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7320452335168377359" xil_pn:start_ts="1725861997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725863006" xil_pn:in_ck="5374440672536530001" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-6020766784258763013" xil_pn:start_ts="1725863002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="excpt31.lso"/>
      <outfile xil_pn:name="excpt31.ngc"/>
      <outfile xil_pn:name="excpt31.ngr"/>
      <outfile xil_pn:name="excpt31.prj"/>
      <outfile xil_pn:name="excpt31.stx"/>
      <outfile xil_pn:name="excpt31.syr"/>
      <outfile xil_pn:name="excpt31.xst"/>
      <outfile xil_pn:name="excpt31_stx_beh.prj"/>
      <outfile xil_pn:name="excpt31_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
