

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'
================================================================
* Date:           Tue Sep 17 03:33:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.097 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4513|     4513|  18.052 us|  18.052 us|  4513|  4513|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |     4511|     4511|        13|          1|          1|  4500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      189|      201|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      465|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      654|      518|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_7ns_12_1_1_U1151   |mul_7ns_7ns_12_1_1   |        0|   0|    0|   33|    0|
    |mul_8ns_10ns_17_1_1_U1149  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |urem_8ns_3ns_2_12_1_U1150  |urem_8ns_3ns_2_12_1  |        0|   0|  189|  106|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                      |                     |        0|   0|  189|  201|    0|
    +---------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_495_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln25_fu_504_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln26_1_fu_550_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln26_fu_780_p2         |         +|   0|  0|  15|           8|           4|
    |add_ln29_fu_728_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln33_fu_759_p2         |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_489_p2        |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln26_fu_510_p2        |      icmp|   0|  0|  12|           5|           4|
    |or_ln33_fu_749_p2          |        or|   0|  0|   6|           6|           1|
    |select_ln25_1_fu_516_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln25_fu_707_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_556_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 163|          87|          62|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    5|         10|
    |i0_fu_140                             |   9|          2|    8|         16|
    |i1_fu_132                             |   9|          2|    8|         16|
    |indvar_flatten_fu_144                 |   9|          2|   13|         26|
    |indvar_fu_136                         |   9|          2|    5|         10|
    |kernel_A_blk_n_R                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   63|        126|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln28_1_reg_860             |  32|   0|   32|          0|
    |bitcast_ln28_2_reg_867             |  32|   0|   32|          0|
    |bitcast_ln28_3_reg_874             |  32|   0|   32|          0|
    |bitcast_ln28_4_reg_881             |  32|   0|   32|          0|
    |bitcast_ln28_5_reg_888             |  32|   0|   32|          0|
    |bitcast_ln28_6_reg_895             |  32|   0|   32|          0|
    |bitcast_ln28_7_reg_902             |  32|   0|   32|          0|
    |bitcast_ln28_reg_853               |  32|   0|   32|          0|
    |i0_fu_140                          |   8|   0|    8|          0|
    |i1_fu_132                          |   8|   0|    8|          0|
    |icmp_ln26_reg_828                  |   1|   0|    1|          0|
    |indvar_flatten_fu_144              |  13|   0|   13|          0|
    |indvar_fu_136                      |   5|   0|    5|          0|
    |mul_ln25_1_reg_843                 |  12|   0|   12|          0|
    |tmp_reg_838                        |   7|   0|    7|          0|
    |trunc_ln25_reg_849                 |   2|   0|    2|          0|
    |icmp_ln26_reg_828                  |  64|  32|    1|          0|
    |tmp_reg_838                        |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 465|  64|  345|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2|  return value|
|m_axi_kernel_A_AWVALID   |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWREADY   |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWADDR    |  out|   64|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWID      |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWLEN     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWSIZE    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWBURST   |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWLOCK    |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWCACHE   |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWPROT    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWQOS     |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWREGION  |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWUSER    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WVALID    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WREADY    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WDATA     |  out|  256|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WSTRB     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WLAST     |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WID       |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WUSER     |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARVALID   |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARREADY   |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARADDR    |  out|   64|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARID      |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARLEN     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARSIZE    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARBURST   |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARLOCK    |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARCACHE   |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARPROT    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARQOS     |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARREGION  |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARUSER    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RVALID    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RREADY    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RDATA     |   in|  256|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RLAST     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RID       |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RFIFONUM  |   in|    9|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RUSER     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RRESP     |   in|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BVALID    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BREADY    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BRESP     |   in|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BID       |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BUSER     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|sext_ln25                |   in|   59|     ap_none|                                        sext_ln25|        scalar|
|A_0_0_address0           |  out|   12|   ap_memory|                                            A_0_0|         array|
|A_0_0_ce0                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_we0                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_d0                 |  out|   32|   ap_memory|                                            A_0_0|         array|
|A_0_0_address1           |  out|   12|   ap_memory|                                            A_0_0|         array|
|A_0_0_ce1                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_we1                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_d1                 |  out|   32|   ap_memory|                                            A_0_0|         array|
|A_0_1_address0           |  out|   12|   ap_memory|                                            A_0_1|         array|
|A_0_1_ce0                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_we0                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_d0                 |  out|   32|   ap_memory|                                            A_0_1|         array|
|A_0_1_address1           |  out|   12|   ap_memory|                                            A_0_1|         array|
|A_0_1_ce1                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_we1                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_d1                 |  out|   32|   ap_memory|                                            A_0_1|         array|
|A_0_2_address0           |  out|   12|   ap_memory|                                            A_0_2|         array|
|A_0_2_ce0                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_we0                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_d0                 |  out|   32|   ap_memory|                                            A_0_2|         array|
|A_0_2_address1           |  out|   12|   ap_memory|                                            A_0_2|         array|
|A_0_2_ce1                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_we1                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_d1                 |  out|   32|   ap_memory|                                            A_0_2|         array|
|A_0_3_address0           |  out|   12|   ap_memory|                                            A_0_3|         array|
|A_0_3_ce0                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_we0                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_d0                 |  out|   32|   ap_memory|                                            A_0_3|         array|
|A_0_3_address1           |  out|   12|   ap_memory|                                            A_0_3|         array|
|A_0_3_ce1                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_we1                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_d1                 |  out|   32|   ap_memory|                                            A_0_3|         array|
|A_1_0_address0           |  out|   12|   ap_memory|                                            A_1_0|         array|
|A_1_0_ce0                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_we0                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_d0                 |  out|   32|   ap_memory|                                            A_1_0|         array|
|A_1_0_address1           |  out|   12|   ap_memory|                                            A_1_0|         array|
|A_1_0_ce1                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_we1                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_d1                 |  out|   32|   ap_memory|                                            A_1_0|         array|
|A_1_1_address0           |  out|   12|   ap_memory|                                            A_1_1|         array|
|A_1_1_ce0                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_we0                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_d0                 |  out|   32|   ap_memory|                                            A_1_1|         array|
|A_1_1_address1           |  out|   12|   ap_memory|                                            A_1_1|         array|
|A_1_1_ce1                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_we1                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_d1                 |  out|   32|   ap_memory|                                            A_1_1|         array|
|A_1_2_address0           |  out|   12|   ap_memory|                                            A_1_2|         array|
|A_1_2_ce0                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_we0                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_d0                 |  out|   32|   ap_memory|                                            A_1_2|         array|
|A_1_2_address1           |  out|   12|   ap_memory|                                            A_1_2|         array|
|A_1_2_ce1                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_we1                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_d1                 |  out|   32|   ap_memory|                                            A_1_2|         array|
|A_1_3_address0           |  out|   12|   ap_memory|                                            A_1_3|         array|
|A_1_3_ce0                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_we0                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_d0                 |  out|   32|   ap_memory|                                            A_1_3|         array|
|A_1_3_address1           |  out|   12|   ap_memory|                                            A_1_3|         array|
|A_1_3_ce1                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_we1                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_d1                 |  out|   32|   ap_memory|                                            A_1_3|         array|
|A_2_0_address0           |  out|   12|   ap_memory|                                            A_2_0|         array|
|A_2_0_ce0                |  out|    1|   ap_memory|                                            A_2_0|         array|
|A_2_0_we0                |  out|    1|   ap_memory|                                            A_2_0|         array|
|A_2_0_d0                 |  out|   32|   ap_memory|                                            A_2_0|         array|
|A_2_0_address1           |  out|   12|   ap_memory|                                            A_2_0|         array|
|A_2_0_ce1                |  out|    1|   ap_memory|                                            A_2_0|         array|
|A_2_0_we1                |  out|    1|   ap_memory|                                            A_2_0|         array|
|A_2_0_d1                 |  out|   32|   ap_memory|                                            A_2_0|         array|
|A_2_1_address0           |  out|   12|   ap_memory|                                            A_2_1|         array|
|A_2_1_ce0                |  out|    1|   ap_memory|                                            A_2_1|         array|
|A_2_1_we0                |  out|    1|   ap_memory|                                            A_2_1|         array|
|A_2_1_d0                 |  out|   32|   ap_memory|                                            A_2_1|         array|
|A_2_1_address1           |  out|   12|   ap_memory|                                            A_2_1|         array|
|A_2_1_ce1                |  out|    1|   ap_memory|                                            A_2_1|         array|
|A_2_1_we1                |  out|    1|   ap_memory|                                            A_2_1|         array|
|A_2_1_d1                 |  out|   32|   ap_memory|                                            A_2_1|         array|
|A_2_2_address0           |  out|   12|   ap_memory|                                            A_2_2|         array|
|A_2_2_ce0                |  out|    1|   ap_memory|                                            A_2_2|         array|
|A_2_2_we0                |  out|    1|   ap_memory|                                            A_2_2|         array|
|A_2_2_d0                 |  out|   32|   ap_memory|                                            A_2_2|         array|
|A_2_2_address1           |  out|   12|   ap_memory|                                            A_2_2|         array|
|A_2_2_ce1                |  out|    1|   ap_memory|                                            A_2_2|         array|
|A_2_2_we1                |  out|    1|   ap_memory|                                            A_2_2|         array|
|A_2_2_d1                 |  out|   32|   ap_memory|                                            A_2_2|         array|
|A_2_3_address0           |  out|   12|   ap_memory|                                            A_2_3|         array|
|A_2_3_ce0                |  out|    1|   ap_memory|                                            A_2_3|         array|
|A_2_3_we0                |  out|    1|   ap_memory|                                            A_2_3|         array|
|A_2_3_d0                 |  out|   32|   ap_memory|                                            A_2_3|         array|
|A_2_3_address1           |  out|   12|   ap_memory|                                            A_2_3|         array|
|A_2_3_ce1                |  out|    1|   ap_memory|                                            A_2_3|         array|
|A_2_3_we1                |  out|    1|   ap_memory|                                            A_2_3|         array|
|A_2_3_d1                 |  out|   32|   ap_memory|                                            A_2_3|         array|
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

