circuit Alu :
  module Alu :
    input clock : Clock
    input reset : UInt<1>
    input io_AluControl : UInt<5>
    input io_in1 : SInt<32>
    input io_in2 : SInt<32>
    output io_Branch : UInt<1>
    output io_out : SInt<32>

    node _T = eq(io_AluControl, UInt<1>("h0")) @[ALU.scala 81:29]
    node _io_out_T = add(io_in1, io_in2) @[ALU.scala 81:62]
    node _io_out_T_1 = tail(_io_out_T, 1) @[ALU.scala 81:62]
    node _io_out_T_2 = asSInt(_io_out_T_1) @[ALU.scala 81:62]
    node _T_1 = eq(io_AluControl, UInt<1>("h1")) @[ALU.scala 83:34]
    node _io_out_T_3 = bits(io_in2, 4, 0) @[ALU.scala 83:76]
    node _io_out_T_4 = dshl(io_in1, _io_out_T_3) @[ALU.scala 83:67]
    node _T_2 = eq(io_AluControl, UInt<3>("h4")) @[ALU.scala 85:34]
    node _io_out_T_5 = xor(io_in1, io_in2) @[ALU.scala 85:67]
    node _io_out_T_6 = asSInt(_io_out_T_5) @[ALU.scala 85:67]
    node _T_3 = eq(io_AluControl, UInt<3>("h5")) @[ALU.scala 87:34]
    node _T_4 = eq(io_AluControl, UInt<4>("hd")) @[ALU.scala 87:66]
    node _T_5 = or(_T_3, _T_4) @[ALU.scala 87:49]
    node _io_out_T_7 = bits(io_in2, 4, 0) @[ALU.scala 87:108]
    node _io_out_T_8 = dshr(io_in1, _io_out_T_7) @[ALU.scala 87:99]
    node _T_6 = eq(io_AluControl, UInt<3>("h6")) @[ALU.scala 89:34]
    node _io_out_T_9 = or(io_in1, io_in2) @[ALU.scala 89:67]
    node _io_out_T_10 = asSInt(_io_out_T_9) @[ALU.scala 89:67]
    node _T_7 = eq(io_AluControl, UInt<3>("h7")) @[ALU.scala 91:34]
    node _io_out_T_11 = and(io_in1, io_in2) @[ALU.scala 91:67]
    node _io_out_T_12 = asSInt(_io_out_T_11) @[ALU.scala 91:67]
    node _T_8 = eq(io_AluControl, UInt<4>("h8")) @[ALU.scala 93:34]
    node _io_out_T_13 = sub(io_in1, io_in2) @[ALU.scala 93:67]
    node _io_out_T_14 = tail(_io_out_T_13, 1) @[ALU.scala 93:67]
    node _io_out_T_15 = asSInt(_io_out_T_14) @[ALU.scala 93:67]
    node _T_9 = eq(io_AluControl, UInt<5>("h1f")) @[ALU.scala 95:34]
    node _T_10 = eq(io_AluControl, UInt<5>("h15")) @[ALU.scala 97:34]
    node _T_11 = geq(io_in1, io_in2) @[ALU.scala 98:30]
    node _GEN_0 = mux(_T_11, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 98:40 ALU.scala 98:48 ALU.scala 99:36]
    node _T_12 = eq(io_AluControl, UInt<5>("h17")) @[ALU.scala 101:34]
    node _T_13 = asUInt(io_in1) @[ALU.scala 102:30]
    node _T_14 = asUInt(io_in2) @[ALU.scala 102:47]
    node _T_15 = geq(_T_13, _T_14) @[ALU.scala 102:37]
    node _GEN_1 = mux(_T_15, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 102:54 ALU.scala 102:62 ALU.scala 103:36]
    node _T_16 = eq(io_AluControl, UInt<2>("h3")) @[ALU.scala 105:34]
    node _T_17 = eq(io_AluControl, UInt<5>("h16")) @[ALU.scala 105:66]
    node _T_18 = or(_T_16, _T_17) @[ALU.scala 105:49]
    node _T_19 = asUInt(io_in1) @[ALU.scala 106:30]
    node _T_20 = asUInt(io_in2) @[ALU.scala 106:46]
    node _T_21 = lt(_T_19, _T_20) @[ALU.scala 106:37]
    node _GEN_2 = mux(_T_21, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 106:53 ALU.scala 106:61 ALU.scala 107:36]
    node _T_22 = eq(io_AluControl, UInt<5>("h10")) @[ALU.scala 109:34]
    node _T_23 = eq(io_in1, io_in2) @[ALU.scala 110:30]
    node _GEN_3 = mux(_T_23, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 110:41 ALU.scala 110:49 ALU.scala 111:36]
    node _T_24 = eq(io_AluControl, UInt<2>("h2")) @[ALU.scala 113:34]
    node _T_25 = eq(io_AluControl, UInt<5>("h14")) @[ALU.scala 113:66]
    node _T_26 = or(_T_24, _T_25) @[ALU.scala 113:49]
    node _T_27 = lt(io_in1, io_in2) @[ALU.scala 114:30]
    node _GEN_4 = mux(_T_27, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 114:39 ALU.scala 114:47 ALU.scala 115:36]
    node _T_28 = eq(io_AluControl, UInt<5>("h11")) @[ALU.scala 117:34]
    node _T_29 = neq(io_in1, io_in2) @[ALU.scala 118:30]
    node _GEN_5 = mux(_T_29, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 118:41 ALU.scala 118:49 ALU.scala 119:36]
    node _GEN_6 = validif(_T_28, _GEN_5) @[ALU.scala 117:49]
    node _GEN_7 = mux(_T_26, _GEN_4, _GEN_6) @[ALU.scala 113:81]
    node _GEN_8 = mux(_T_22, _GEN_3, _GEN_7) @[ALU.scala 109:49]
    node _GEN_9 = mux(_T_18, _GEN_2, _GEN_8) @[ALU.scala 105:81]
    node _GEN_10 = mux(_T_12, _GEN_1, _GEN_9) @[ALU.scala 101:49]
    node _GEN_11 = mux(_T_10, _GEN_0, _GEN_10) @[ALU.scala 97:49]
    node _GEN_12 = mux(_T_9, io_in1, _GEN_11) @[ALU.scala 95:49 ALU.scala 95:57]
    node _GEN_13 = mux(_T_8, _io_out_T_15, _GEN_12) @[ALU.scala 93:49 ALU.scala 93:57]
    node _GEN_14 = mux(_T_7, _io_out_T_12, _GEN_13) @[ALU.scala 91:49 ALU.scala 91:57]
    node _GEN_15 = mux(_T_6, _io_out_T_10, _GEN_14) @[ALU.scala 89:49 ALU.scala 89:57]
    node _GEN_16 = mux(_T_5, _io_out_T_8, _GEN_15) @[ALU.scala 87:81 ALU.scala 87:89]
    node _GEN_17 = mux(_T_2, _io_out_T_6, _GEN_16) @[ALU.scala 85:49 ALU.scala 85:57]
    node _GEN_18 = mux(_T_1, _io_out_T_4, _GEN_17) @[ALU.scala 83:49 ALU.scala 83:57]
    node _GEN_19 = mux(_T, _io_out_T_2, _GEN_18) @[ALU.scala 81:44 ALU.scala 81:52]
    node _T_30 = eq(io_out, asSInt(UInt<2>("h1"))) @[ALU.scala 123:22]
    node _T_31 = bits(io_AluControl, 4, 3) @[ALU.scala 123:46]
    node _T_32 = eq(_T_31, UInt<2>("h2")) @[ALU.scala 123:52]
    node _T_33 = and(_T_30, _T_32) @[ALU.scala 123:30]
    node _GEN_20 = mux(_T_33, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 123:64 ALU.scala 123:75 ALU.scala 124:31]
    io_Branch <= _GEN_20
    io_out <= asSInt(bits(_GEN_19, 31, 0))
