{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653169124871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653169124872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 03:08:44 2022 " "Processing started: Sun May 22 03:08:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653169124872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169124872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169124872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653169125396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653169125396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behav " "Found design unit 1: state_control-behav" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/state_control.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139047 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/state_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-struct " "Found design unit 1: IITB_RISC-struct" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139049 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exec_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_unit-behave " "Found design unit 1: exec_unit-behave" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139052 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/xor_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/xor_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_16-Struct " "Found design unit 1: xor_16-Struct" {  } { { "Datapath-Components/xor_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/xor_16.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139055 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_16 " "Found entity 1: xor_16" {  } { { "Datapath-Components/xor_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/xor_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_9_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_9_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-Struct " "Found design unit 1: sign_extend_9_16-Struct" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139057 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_6_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_6_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-Struct " "Found design unit 1: sign_extend_6_16-Struct" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139059 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/shifter7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/shifter7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-Struct " "Found design unit 1: shifter7-Struct" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139061 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139064 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-struct " "Found design unit 1: reg-struct" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139067 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_16-Behavioral " "Found design unit 1: mux_8to1_16-Behavioral" {  } { { "Datapath-Components/mux_8to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139070 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_16 " "Found entity 1: mux_8to1_16" {  } { { "Datapath-Components/mux_8to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_1b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_1b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_1b-Behavioral " "Found design unit 1: mux_8to1_1b-Behavioral" {  } { { "Datapath-Components/mux_8to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139072 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_1b " "Found entity 1: mux_8to1_1b" {  } { { "Datapath-Components/mux_8to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_16b-Behavioral " "Found design unit 1: mux_4to1_16b-Behavioral" {  } { { "Datapath-Components/mux_4to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139075 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_16b " "Found entity 1: mux_4to1_16b" {  } { { "Datapath-Components/mux_4to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_3b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_3b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_3b-Behavioral " "Found design unit 1: mux_4to1_3b-Behavioral" {  } { { "Datapath-Components/mux_4to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139079 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_3b " "Found entity 1: mux_4to1_3b" {  } { { "Datapath-Components/mux_4to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_16b-Behavioral " "Found design unit 1: mux_2to1_16b-Behavioral" {  } { { "Datapath-Components/mux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139082 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_16b " "Found entity 1: mux_2to1_16b" {  } { { "Datapath-Components/mux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_3b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_3b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_3b-Behavioral " "Found design unit 1: mux_2to1_3b-Behavioral" {  } { { "Datapath-Components/mux_2to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139085 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_3b " "Found entity 1: mux_2to1_3b" {  } { { "Datapath-Components/mux_2to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_1b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_1b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1b-Behavioral " "Found design unit 1: mux_2to1_1b-Behavioral" {  } { { "Datapath-Components/mux_2to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139087 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1b " "Found entity 1: mux_2to1_1b" {  } { { "Datapath-Components/mux_2to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139087 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "mux_2to1_1b work mux_2to1.vhdl(4) " "VHDL Primary Unit Declaration error at mux_2to1.vhdl(4): primary unit \"mux_2to1_1b\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Datapath-Components/mux_2to1.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1653169139089 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "mux_2to1_1b mux_2to1_1b.vhdl(4) " "HDL error at mux_2to1_1b.vhdl(4): see declaration for object \"mux_2to1_1b\"" {  } { { "Datapath-Components/mux_2to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169139089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file datapath-components/mux_2to1.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139093 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/inverter_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/inverter_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16-struct " "Found design unit 1: inverter_16-struct" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139096 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16 " "Found entity 1: inverter_16" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/instr_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/instr_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-struct " "Found design unit 1: instr_reg-struct" {  } { { "Datapath-Components/Instr_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/Instr_reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139098 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "Datapath-Components/Instr_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/Instr_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/demux_2to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/demux_2to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_2to1_16b-Behavioral " "Found design unit 1: demux_2to1_16b-Behavioral" {  } { { "Datapath-Components/demux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139101 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_2to1_16b " "Found entity 1: demux_2to1_16b" {  } { { "Datapath-Components/demux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/count_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/count_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count_reg-behav " "Found design unit 1: Count_reg-behav" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count_reg " "Found entity 1: Count_reg" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/ccr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-struct " "Found design unit 1: CCR-struct" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139106 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139108 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169139108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653169139216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 22 03:08:59 2022 " "Processing ended: Sun May 22 03:08:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653169139216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653169139216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653169139216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169139921 ""}
