INFO: [COSIM-47] Using Modelsim for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/state/opt/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_mem.cpp
   Compiling (apcc) mem.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/state/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'marcuscw' on host 'uclhc-2.ps.uci.edu' (Linux_x86_64 version 3.10.0-957.27.2.el7.x86_64) on Sun Apr 12 22:54:30 PDT 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/data11/home/marcuscw/Desktop/Mem/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_marcuscw/39385071586757270229626
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) mem_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/state/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'marcuscw' on host 'uclhc-2.ps.uci.edu' (Linux_x86_64 version 3.10.0-957.27.2.el7.x86_64) on Sun Apr 12 22:54:36 PDT 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/data11/home/marcuscw/Desktop/Mem/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_marcuscw/39388461586757276647767
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting Modelsim ...
INFO: [COSIM-316] Starting C post checking ...
2
1
Reading pref.tcl

# 10.7c

# do cosim.modelsim.scr
# 
#     set fl [open ".exit.err" w]
#     puts $fl "Elaboration errors in executing modelsim simulator"
#     close $fl
#     quit
# 
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
# vmap -c -modelsimini /DFS-L/DATA/atlas/psundara/xilinx/compiled_libraries/v2019.1/modelsim.ini 
# Copying /DFS-L/DATA/atlas/psundara/xilinx/compiled_libraries/v2019.1/modelsim.ini to modelsim.ini
# ** Warning: Copied /DFS-L/DATA/atlas/psundara/xilinx/compiled_libraries/v2019.1/modelsim.ini to modelsim.ini.
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:54:45 on Apr 12,2020
# vlog -sv -work work glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:54:45 on Apr 12,2020
# vlog -sv -work work mem.autotb.v 
# -- Compiling module apatb_mem_top
# 
# Top level modules:
# 	apatb_mem_top
# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:54:45 on Apr 12,2020
# vlog -sv -work work mem.v 
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 22:54:45 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:54:45 on Apr 12,2020
# vlog -sv -work work mem_saved.v 
# -- Compiling module mem_saved_ram
# -- Compiling module mem_saved
# 
# Top level modules:
# 	mem_saved
# End time: 22:54:46 on Apr 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugDB -t 10ps -voptargs=""+acc"" -L work -L unisims_ver -L xpm apatb_mem_top glbl -suppress 6630 -wlf mem.wlf 
# Start time: 22:54:46 on Apr 12,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem(fast)".
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=8, depth=128, type=RAM at location mem_saved.v:19
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apatb_mem_top(fast)
# Loading work.mem(fast)
# Loading work.mem_saved(fast)
# Loading work.mem_saved_ram(fast)
# Loading work.glbl(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile
# 1
# 1
# ////////////////////////////////////////////////////////////////////////////////////
# // Inter-Transaction Progress: Completed Transaction / Total Transaction
# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
# //
# // RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
# ////////////////////////////////////////////////////////////////////////////////////
# // RTL Simulation : 0 / 6 [0.00%] @ "12500"
# // RTL Simulation : 1 / 6 [100.00%] @ "15500"
# // RTL Simulation : 2 / 6 [100.00%] @ "17500"
# // RTL Simulation : 3 / 6 [100.00%] @ "19500"
# // RTL Simulation : 4 / 6 [100.00%] @ "21500"
# // RTL Simulation : 5 / 6 [100.00%] @ "23500"
# // RTL Simulation : 6 / 6 [100.00%] @ "25500"
# ////////////////////////////////////////////////////////////////////////////////////
# ** Note: $finish    : mem.autotb.v(401)
#    Time: 295 ns  Iteration: 1  Instance: /apatb_mem_top
# End time: 22:54:48 on Apr 12,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
2
1
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
