=====
SETUP
-14.398
17.603
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_60_G[0]_s7
10.883
11.438
u_loader/mem_DOL_60_G[0]_s3
11.438
11.541
u_loader/mem_DOL_60_G[0]_s1
11.541
11.644
u_loader/mem_DOL_60_G[0]_s0
11.644
11.747
data_out_controlled_4_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
14.758
15.328
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
15.504
15.875
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
15.884
16.337
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
16.491
16.862
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
17.033
17.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
17.603
=====
SETUP
-14.265
17.469
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_15_G[0]_s11
10.700
11.071
u_loader/mem_DOL_15_G[0]_s5
11.071
11.174
u_loader/mem_DOL_15_G[0]_s2
11.174
11.277
u_loader/mem_DOL_15_G[0]_s0
11.277
11.380
data_out_controlled_1_s2
12.118
12.571
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
13.728
14.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
14.280
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
15.313
15.775
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
15.776
16.147
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
16.156
16.673
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
16.920
17.469
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
17.469
=====
SETUP
-13.358
16.563
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_30_G[0]_s7
10.694
11.211
u_loader/mem_DOL_30_G[0]_s3
11.211
11.314
u_loader/mem_DOL_30_G[0]_s1
11.314
11.417
u_loader/mem_DOL_30_G[0]_s0
11.417
11.520
data_out_controlled_2_s2
12.182
12.699
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
13.878
14.249
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
14.257
14.628
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
14.808
15.270
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
15.442
16.012
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.014
16.563
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
16.563
=====
SETUP
-12.416
15.620
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_105_G[0]_s7
10.960
11.515
u_loader/mem_DOL_105_G[0]_s3
11.515
11.618
u_loader/mem_DOL_105_G[0]_s1
11.618
11.721
u_loader/mem_DOL_105_G[0]_s0
11.721
11.824
data_out_controlled_7_s2
12.243
12.696
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
15.620
=====
SETUP
-12.027
15.231
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_15_G[0]_s11
10.700
11.071
u_loader/mem_DOL_15_G[0]_s5
11.071
11.174
u_loader/mem_DOL_15_G[0]_s2
11.174
11.277
u_loader/mem_DOL_15_G[0]_s0
11.277
11.380
data_out_controlled_1_s2
12.118
12.571
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
15.231
=====
SETUP
-11.925
15.129
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_60_G[0]_s7
10.883
11.438
u_loader/mem_DOL_60_G[0]_s3
11.438
11.541
u_loader/mem_DOL_60_G[0]_s1
11.541
11.644
u_loader/mem_DOL_60_G[0]_s0
11.644
11.747
data_out_controlled_4_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
15.129
=====
SETUP
-11.889
15.093
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_15_G[0]_s11
10.700
11.071
u_loader/mem_DOL_15_G[0]_s5
11.071
11.174
u_loader/mem_DOL_15_G[0]_s2
11.174
11.277
u_loader/mem_DOL_15_G[0]_s0
11.277
11.380
data_out_controlled_1_s2
12.118
12.571
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
15.093
=====
SETUP
-11.677
14.881
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_60_G[0]_s7
10.883
11.438
u_loader/mem_DOL_60_G[0]_s3
11.438
11.541
u_loader/mem_DOL_60_G[0]_s1
11.541
11.644
u_loader/mem_DOL_60_G[0]_s0
11.644
11.747
data_out_controlled_4_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
14.881
=====
SETUP
-11.571
14.775
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_45_G[0]_s7
10.694
11.211
u_loader/mem_DOL_45_G[0]_s3
11.211
11.314
u_loader/mem_DOL_45_G[0]_s1
11.314
11.417
u_loader/mem_DOL_45_G[0]_s0
11.417
11.520
data_out_controlled_3_s2
11.939
12.392
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
14.775
=====
SETUP
-11.351
14.556
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_90_G[0]_s7
10.883
11.336
u_loader/mem_DOL_90_G[0]_s3
11.336
11.439
u_loader/mem_DOL_90_G[0]_s1
11.439
11.542
u_loader/mem_DOL_90_G[0]_s0
11.542
11.645
data_out_controlled_6_s2
12.307
12.824
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
14.556
=====
SETUP
-11.341
14.545
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_60_G[0]_s7
10.883
11.438
u_loader/mem_DOL_60_G[0]_s3
11.438
11.541
u_loader/mem_DOL_60_G[0]_s1
11.541
11.644
u_loader/mem_DOL_60_G[0]_s0
11.644
11.747
data_out_controlled_4_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
14.545
=====
SETUP
-11.295
14.500
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_105_G[0]_s7
10.960
11.515
u_loader/mem_DOL_105_G[0]_s3
11.515
11.618
u_loader/mem_DOL_105_G[0]_s1
11.618
11.721
u_loader/mem_DOL_105_G[0]_s0
11.721
11.824
data_out_controlled_7_s2
12.243
12.696
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
14.500
=====
SETUP
-11.192
14.396
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_105_G[0]_s7
10.960
11.515
u_loader/mem_DOL_105_G[0]_s3
11.515
11.618
u_loader/mem_DOL_105_G[0]_s1
11.618
11.721
u_loader/mem_DOL_105_G[0]_s0
11.721
11.824
data_out_controlled_7_s2
12.243
12.696
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
14.396
=====
SETUP
-11.145
14.349
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_75_G[0]_s7
10.883
11.438
u_loader/mem_DOL_75_G[0]_s3
11.438
11.541
u_loader/mem_DOL_75_G[0]_s1
11.541
11.644
u_loader/mem_DOL_75_G[0]_s0
11.644
11.747
data_out_controlled_5_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
14.349
=====
SETUP
-11.125
14.330
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_90_G[0]_s7
10.883
11.336
u_loader/mem_DOL_90_G[0]_s3
11.336
11.439
u_loader/mem_DOL_90_G[0]_s1
11.439
11.542
u_loader/mem_DOL_90_G[0]_s0
11.542
11.645
data_out_controlled_6_s2
12.307
12.824
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
14.330
=====
SETUP
-11.113
14.317
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_0_G[0]_s11
10.700
11.270
u_loader/mem_DOL_0_G[0]_s5
11.270
11.375
u_loader/mem_DOL_0_G[0]_s2
11.375
11.480
u_loader/mem_DOL_0_G[0]_s0
11.480
11.585
data_out_controlled_0_s2
11.763
12.280
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
14.317
=====
SETUP
-11.039
14.243
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_30_G[0]_s7
10.694
11.211
u_loader/mem_DOL_30_G[0]_s3
11.211
11.314
u_loader/mem_DOL_30_G[0]_s1
11.314
11.417
u_loader/mem_DOL_30_G[0]_s0
11.417
11.520
data_out_controlled_2_s2
12.182
12.699
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
14.243
=====
SETUP
-10.981
14.185
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_45_G[0]_s7
10.694
11.211
u_loader/mem_DOL_45_G[0]_s3
11.211
11.314
u_loader/mem_DOL_45_G[0]_s1
11.314
11.417
u_loader/mem_DOL_45_G[0]_s0
11.417
11.520
data_out_controlled_3_s2
11.939
12.392
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
14.185
=====
SETUP
-10.916
14.120
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_30_G[0]_s7
10.694
11.211
u_loader/mem_DOL_30_G[0]_s3
11.211
11.314
u_loader/mem_DOL_30_G[0]_s1
11.314
11.417
u_loader/mem_DOL_30_G[0]_s0
11.417
11.520
data_out_controlled_2_s2
12.182
12.699
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
14.120
=====
SETUP
-10.866
14.070
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_90_G[0]_s7
10.883
11.336
u_loader/mem_DOL_90_G[0]_s3
11.336
11.439
u_loader/mem_DOL_90_G[0]_s1
11.439
11.542
u_loader/mem_DOL_90_G[0]_s0
11.542
11.645
data_out_controlled_6_s2
12.307
12.824
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
14.070
=====
SETUP
-10.835
14.039
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_0_s
9.493
10.010
u_loader/mem_DOL_30_G[0]_s7
10.694
11.211
u_loader/mem_DOL_30_G[0]_s3
11.211
11.314
u_loader/mem_DOL_30_G[0]_s1
11.314
11.417
u_loader/mem_DOL_30_G[0]_s0
11.417
11.520
data_out_controlled_2_s2
12.182
12.699
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
14.039
=====
SETUP
-10.814
14.018
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_15_G[0]_s11
10.700
11.071
u_loader/mem_DOL_15_G[0]_s5
11.071
11.174
u_loader/mem_DOL_15_G[0]_s2
11.174
11.277
u_loader/mem_DOL_15_G[0]_s0
11.277
11.380
data_out_controlled_1_s2
12.118
12.571
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
14.018
=====
SETUP
-10.809
14.014
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_75_G[0]_s7
10.883
11.438
u_loader/mem_DOL_75_G[0]_s3
11.438
11.541
u_loader/mem_DOL_75_G[0]_s1
11.541
11.644
u_loader/mem_DOL_75_G[0]_s0
11.644
11.747
data_out_controlled_5_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
14.014
=====
SETUP
-10.733
13.937
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_0_1_s
9.759
10.276
u_loader/mem_DOL_75_G[0]_s7
10.883
11.438
u_loader/mem_DOL_75_G[0]_s3
11.438
11.541
u_loader/mem_DOL_75_G[0]_s1
11.541
11.644
u_loader/mem_DOL_75_G[0]_s0
11.644
11.747
data_out_controlled_5_s2
12.166
12.619
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
13.937
=====
SETUP
-10.714
13.918
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_1_0_s
9.499
10.016
u_loader/mem_DOL_0_G[0]_s11
10.700
11.270
u_loader/mem_DOL_0_G[0]_s5
11.270
11.375
u_loader/mem_DOL_0_G[0]_s2
11.375
11.480
u_loader/mem_DOL_0_G[0]_s0
11.480
11.585
data_out_controlled_0_s2
11.763
12.280
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
13.918
=====
HOLD
-1.789
3.900
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.900
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
5.966
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_10_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
6.095
=====
HOLD
0.324
5.978
5.653
u_loader/fifo_din_3_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.978
=====
HOLD
0.324
5.978
5.653
u_loader/fifo_din_1_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.978
=====
HOLD
0.327
5.981
5.653
u_loader/fifo_din_2_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.981
=====
HOLD
0.330
5.983
5.653
u_loader/fifo_din_0_s0
5.643
5.844
u_loader/mem_mem_15_0_s
5.983
=====
HOLD
0.350
6.112
5.761
u_loader/prom_addr_12_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.112
=====
HOLD
0.352
6.113
5.761
u_loader/prom_addr_9_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.113
=====
HOLD
0.352
6.113
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.113
=====
HOLD
0.360
6.122
5.761
u_loader/prom_addr_0_s1
5.643
5.845
u_loader/u_prom/prom_inst_4
6.122
=====
HOLD
0.361
6.123
5.761
u_loader/prom_addr_5_s1
5.643
5.845
u_loader/u_prom/prom_inst_14
6.123
=====
HOLD
0.361
6.123
5.761
u_loader/prom_addr_5_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.123
=====
HOLD
0.363
6.125
5.761
u_loader/prom_addr_3_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.125
=====
HOLD
0.366
6.127
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_17
6.127
=====
HOLD
0.366
6.128
5.761
u_loader/prom_addr_3_s1
5.643
5.845
u_loader/u_prom/prom_inst_14
6.128
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_18_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
6.267
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n424_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n417_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/n2756_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/bit_count_1_s1
6.169
6.371
gw_gao_inst_0/u_la0_top/n814_s2
6.374
6.606
gw_gao_inst_0/u_la0_top/bit_count_1_s1
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/bit_count_2_s1
6.169
6.371
gw_gao_inst_0/u_la0_top/n813_s2
6.374
6.606
gw_gao_inst_0/u_la0_top/bit_count_2_s1
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/bit_count_4_s1
6.169
6.371
gw_gao_inst_0/u_la0_top/n811_s2
6.374
6.606
gw_gao_inst_0/u_la0_top/bit_count_4_s1
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_6_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_6_s0
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_6_s0
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_13_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_13_s0
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_13_s0
6.606
