
somax2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008098  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000e8  20000000  00008098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200e8  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200e8  2**0
                  CONTENTS
  4 .bss          00000b40  200000e8  00008180  000200e8  2**2
                  ALLOC
  5 .stack        00010000  20000c28  00008cc0  000200e8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY
  8 .debug_info   00063c56  00000000  00000000  0002016f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000087d5  00000000  00000000  00083dc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00023132  00000000  00000000  0008c59a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001c40  00000000  00000000  000af6cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001e60  00000000  00000000  000b130c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003e831  00000000  00000000  000b316c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002ea39  00000000  00000000  000f199d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00116274  00000000  00000000  001203d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004fd4  00000000  00000000  0023664c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	28 0c 01 20 0d 05 00 00 09 05 00 00 09 05 00 00     (.. ............
      10:	09 05 00 00 09 05 00 00 09 05 00 00 00 00 00 00     ................
	...
      2c:	09 05 00 00 09 05 00 00 00 00 00 00 09 05 00 00     ................
      3c:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      4c:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      5c:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      6c:	49 31 00 00 09 05 00 00 09 05 00 00 49 2c 00 00     I1..........I,..
      7c:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      8c:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      9c:	09 05 00 00 09 05 00 00 55 2c 00 00 09 05 00 00     ........U,......
      ac:	09 05 00 00 09 05 00 00 55 2d 00 00 69 2d 00 00     ........U-..i-..
      bc:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      cc:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
      dc:	09 05 00 00 09 05 00 00 09 05 00 00 00 00 00 00     ................
	...
      f4:	d9 2e 00 00 d5 3b 00 00 e9 3b 00 00 fd 3b 00 00     .....;...;...;..
     104:	11 3c 00 00 09 05 00 00 09 05 00 00 09 05 00 00     .<..............
     114:	09 05 00 00 25 3c 00 00 39 3c 00 00 4d 3c 00 00     ....%<..9<..M<..
     124:	61 3c 00 00 09 05 00 00 09 05 00 00 09 05 00 00     a<..............
     134:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     144:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     154:	09 05 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     178:	09 05 00 00 cd 29 00 00 9d 54 00 00 a9 54 00 00     .....)...T...T..
     188:	b5 54 00 00 c1 54 00 00 00 00 00 00 09 05 00 00     .T...T..........
     198:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     1a8:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     1b8:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     1c8:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     1d8:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     1e8:	09 05 00 00 e9 41 00 00 09 05 00 00 09 05 00 00     .....A..........
     1f8:	09 05 00 00 09 05 00 00 09 05 00 00 00 00 00 00     ................
     208:	00 00 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     218:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     228:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     238:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     248:	09 05 00 00 09 05 00 00 09 05 00 00 09 05 00 00     ................
     258:	09 05 00 00 09 05 00 00 00 00 00 00                 ............

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000e8 	.word	0x200000e8
     280:	00000000 	.word	0x00000000
     284:	00008098 	.word	0x00008098

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00008098 	.word	0x00008098
     2c4:	200000ec 	.word	0x200000ec
     2c8:	00008098 	.word	0x00008098
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000c29 	.word	0x00000c29
     2e0:	00006f31 	.word	0x00006f31

000002e4 <tx_cb_USART_0>:

static struct io_descriptor *ble_io;


static void tx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e4:	4770      	bx	lr

000002e6 <rx_cb_USART_0>:
	/* Transfer completed */
	//usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e6:	4770      	bx	lr

000002e8 <ble_init>:
	/* Transfer completed */
	//usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
}

int ble_init(void)
{
     2e8:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, tx_cb_USART_0);
     2ea:	4c0b      	ldr	r4, [pc, #44]	; (318 <ble_init+0x30>)
     2ec:	4a0b      	ldr	r2, [pc, #44]	; (31c <ble_init+0x34>)
     2ee:	2101      	movs	r1, #1
     2f0:	4620      	mov	r0, r4
     2f2:	4d0b      	ldr	r5, [pc, #44]	; (320 <ble_init+0x38>)
     2f4:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, rx_cb_USART_0);
     2f6:	4a0b      	ldr	r2, [pc, #44]	; (324 <ble_init+0x3c>)
     2f8:	2100      	movs	r1, #0
     2fa:	4620      	mov	r0, r4
     2fc:	47a8      	blx	r5
	//usart_async_register_callback(&USART_0, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_0, &ble_io);
     2fe:	490a      	ldr	r1, [pc, #40]	; (328 <ble_init+0x40>)
     300:	4620      	mov	r0, r4
     302:	4b0a      	ldr	r3, [pc, #40]	; (32c <ble_init+0x44>)
     304:	4798      	blx	r3
	usart_async_enable(&USART_0);
     306:	4620      	mov	r0, r4
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <ble_init+0x48>)
     30a:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     30c:	2014      	movs	r0, #20
     30e:	4b09      	ldr	r3, [pc, #36]	; (334 <ble_init+0x4c>)
     310:	4798      	blx	r3
	
	return 0;
}
     312:	2000      	movs	r0, #0
     314:	bd38      	pop	{r3, r4, r5, pc}
     316:	bf00      	nop
     318:	20000ab4 	.word	0x20000ab4
     31c:	000002e5 	.word	0x000002e5
     320:	00001e99 	.word	0x00001e99
     324:	000002e7 	.word	0x000002e7
     328:	20000104 	.word	0x20000104
     32c:	00001e6d 	.word	0x00001e6d
     330:	00001e41 	.word	0x00001e41
     334:	0000176d 	.word	0x0000176d

00000338 <ble_send>:

void ble_send(char* command)
{
     338:	b510      	push	{r4, lr}
     33a:	b090      	sub	sp, #64	; 0x40
     33c:	4604      	mov	r4, r0
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     33e:	2240      	movs	r2, #64	; 0x40
     340:	2100      	movs	r1, #0
     342:	4668      	mov	r0, sp
     344:	4b08      	ldr	r3, [pc, #32]	; (368 <ble_send+0x30>)
     346:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     348:	4621      	mov	r1, r4
     34a:	4668      	mov	r0, sp
     34c:	4b07      	ldr	r3, [pc, #28]	; (36c <ble_send+0x34>)
     34e:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     350:	4668      	mov	r0, sp
     352:	4b07      	ldr	r3, [pc, #28]	; (370 <ble_send+0x38>)
     354:	4798      	blx	r3
     356:	b282      	uxth	r2, r0
     358:	4669      	mov	r1, sp
     35a:	4b06      	ldr	r3, [pc, #24]	; (374 <ble_send+0x3c>)
     35c:	6818      	ldr	r0, [r3, #0]
     35e:	4b06      	ldr	r3, [pc, #24]	; (378 <ble_send+0x40>)
     360:	4798      	blx	r3
}
     362:	b010      	add	sp, #64	; 0x40
     364:	bd10      	pop	{r4, pc}
     366:	bf00      	nop
     368:	00007087 	.word	0x00007087
     36c:	000070e1 	.word	0x000070e1
     370:	00007113 	.word	0x00007113
     374:	20000104 	.word	0x20000104
     378:	00001975 	.word	0x00001975

0000037c <ble_send_and_receive>:

void ble_send_and_receive(char* command, char* response)
{
     37c:	b5f0      	push	{r4, r5, r6, r7, lr}
     37e:	b091      	sub	sp, #68	; 0x44
     380:	4604      	mov	r4, r0
     382:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     384:	2640      	movs	r6, #64	; 0x40
     386:	4632      	mov	r2, r6
     388:	2100      	movs	r1, #0
     38a:	4668      	mov	r0, sp
     38c:	4b0d      	ldr	r3, [pc, #52]	; (3c4 <ble_send_and_receive+0x48>)
     38e:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     390:	4621      	mov	r1, r4
     392:	4668      	mov	r0, sp
     394:	4b0c      	ldr	r3, [pc, #48]	; (3c8 <ble_send_and_receive+0x4c>)
     396:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     398:	4668      	mov	r0, sp
     39a:	4b0c      	ldr	r3, [pc, #48]	; (3cc <ble_send_and_receive+0x50>)
     39c:	4798      	blx	r3
     39e:	4d0c      	ldr	r5, [pc, #48]	; (3d0 <ble_send_and_receive+0x54>)
     3a0:	b282      	uxth	r2, r0
     3a2:	4669      	mov	r1, sp
     3a4:	6828      	ldr	r0, [r5, #0]
     3a6:	4b0b      	ldr	r3, [pc, #44]	; (3d4 <ble_send_and_receive+0x58>)
     3a8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3aa:	2014      	movs	r0, #20
     3ac:	4c0a      	ldr	r4, [pc, #40]	; (3d8 <ble_send_and_receive+0x5c>)
     3ae:	47a0      	blx	r4
	io_read(ble_io, response, MAX_MESSAGE_LENGTH);
     3b0:	4632      	mov	r2, r6
     3b2:	4639      	mov	r1, r7
     3b4:	6828      	ldr	r0, [r5, #0]
     3b6:	4b09      	ldr	r3, [pc, #36]	; (3dc <ble_send_and_receive+0x60>)
     3b8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3ba:	2014      	movs	r0, #20
     3bc:	47a0      	blx	r4
}
     3be:	b011      	add	sp, #68	; 0x44
     3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3c2:	bf00      	nop
     3c4:	00007087 	.word	0x00007087
     3c8:	000070e1 	.word	0x000070e1
     3cc:	00007113 	.word	0x00007113
     3d0:	20000104 	.word	0x20000104
     3d4:	00001975 	.word	0x00001975
     3d8:	0000176d 	.word	0x0000176d
     3dc:	000019a9 	.word	0x000019a9

000003e0 <ble_retry>:
void ble_set_timer(unsigned long t, Ble *ble){
	(*ble).timer_ = t;
	//(*ble).time =  ;
}

void ble_retry(bleStatus state, Ble *ble, char *buffer){
     3e0:	b508      	push	{r3, lr}
	(*ble).bleState_ = state;
     3e2:	f881 0080 	strb.w	r0, [r1, #128]	; 0x80
	ble_send_and_receive(buffer, ble->response_);
     3e6:	31a0      	adds	r1, #160	; 0xa0
     3e8:	4610      	mov	r0, r2
     3ea:	4b01      	ldr	r3, [pc, #4]	; (3f0 <ble_retry+0x10>)
     3ec:	4798      	blx	r3
     3ee:	bd08      	pop	{r3, pc}
     3f0:	0000037d 	.word	0x0000037d

000003f4 <ble_process>:
void ble_process(Ble *ble){
     3f4:	b530      	push	{r4, r5, lr}
     3f6:	b091      	sub	sp, #68	; 0x44
     3f8:	4604      	mov	r4, r0
	switch ((*ble).bleState_) //definir el blestate_
     3fa:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
     3fe:	2b05      	cmp	r3, #5
     400:	d85f      	bhi.n	4c2 <ble_process+0xce>
     402:	e8df f003 	tbb	[pc, r3]
     406:	1003      	.short	0x1003
     408:	3f2f251b 	.word	0x3f2f251b
			strcpy(buffer, "AT");
     40c:	4b33      	ldr	r3, [pc, #204]	; (4dc <ble_process+0xe8>)
     40e:	681b      	ldr	r3, [r3, #0]
     410:	f8ad 3000 	strh.w	r3, [sp]
     414:	0c1b      	lsrs	r3, r3, #16
     416:	f88d 3002 	strb.w	r3, [sp, #2]
			ble_retry(BLE_RENEW, ble, buffer);
     41a:	466a      	mov	r2, sp
     41c:	4601      	mov	r1, r0
     41e:	2001      	movs	r0, #1
     420:	4b2f      	ldr	r3, [pc, #188]	; (4e0 <ble_process+0xec>)
     422:	4798      	blx	r3
			break;
     424:	e04d      	b.n	4c2 <ble_process+0xce>
			strcpy(buffer, "AT+RENEW");
     426:	4a2f      	ldr	r2, [pc, #188]	; (4e4 <ble_process+0xf0>)
     428:	466b      	mov	r3, sp
     42a:	ca07      	ldmia	r2, {r0, r1, r2}
     42c:	c303      	stmia	r3!, {r0, r1}
     42e:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_ROLE, ble, buffer);
     430:	466a      	mov	r2, sp
     432:	4621      	mov	r1, r4
     434:	2002      	movs	r0, #2
     436:	4b2a      	ldr	r3, [pc, #168]	; (4e0 <ble_process+0xec>)
     438:	4798      	blx	r3
			break;
     43a:	e042      	b.n	4c2 <ble_process+0xce>
			strcpy(buffer, "AT+ROLE1");
     43c:	4a2a      	ldr	r2, [pc, #168]	; (4e8 <ble_process+0xf4>)
     43e:	466b      	mov	r3, sp
     440:	ca07      	ldmia	r2, {r0, r1, r2}
     442:	c303      	stmia	r3!, {r0, r1}
     444:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_IMME, ble, buffer);
     446:	466a      	mov	r2, sp
     448:	4621      	mov	r1, r4
     44a:	2003      	movs	r0, #3
     44c:	4b24      	ldr	r3, [pc, #144]	; (4e0 <ble_process+0xec>)
     44e:	4798      	blx	r3
			strcpy(buffer, "AT+IMME1");
     450:	4a26      	ldr	r2, [pc, #152]	; (4ec <ble_process+0xf8>)
     452:	466b      	mov	r3, sp
     454:	ca07      	ldmia	r2, {r0, r1, r2}
     456:	c303      	stmia	r3!, {r0, r1}
     458:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_RESET, ble, buffer);
     45a:	466a      	mov	r2, sp
     45c:	4621      	mov	r1, r4
     45e:	2004      	movs	r0, #4
     460:	4b1f      	ldr	r3, [pc, #124]	; (4e0 <ble_process+0xec>)
     462:	4798      	blx	r3
			strcpy(buffer, "AT+RESET");
     464:	4a22      	ldr	r2, [pc, #136]	; (4f0 <ble_process+0xfc>)
     466:	466b      	mov	r3, sp
     468:	ca07      	ldmia	r2, {r0, r1, r2}
     46a:	c303      	stmia	r3!, {r0, r1}
     46c:	701a      	strb	r2, [r3, #0]
			ble->tryCounter_ = (ble->tryCounter_ == 0) ? ble->tryCounter_+1:ble->tryCounter_ ; 
     46e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
     472:	b903      	cbnz	r3, 476 <ble_process+0x82>
     474:	3301      	adds	r3, #1
     476:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
			ble_retry(BLE_BEGIN, ble, buffer);
     47a:	466a      	mov	r2, sp
     47c:	4621      	mov	r1, r4
     47e:	2000      	movs	r0, #0
     480:	4b17      	ldr	r3, [pc, #92]	; (4e0 <ble_process+0xec>)
     482:	4798      	blx	r3
			if(!ble->state_){
     484:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
     488:	b193      	cbz	r3, 4b0 <ble_process+0xbc>
				size_t size_rxBuffer_ = strlen(ble->rxBuffer_); 
     48a:	f104 0540 	add.w	r5, r4, #64	; 0x40
     48e:	4628      	mov	r0, r5
     490:	4b18      	ldr	r3, [pc, #96]	; (4f4 <ble_process+0x100>)
     492:	4798      	blx	r3
				if(size_rxBuffer_ >= 8 && strcmp(ble->rxBuffer_ + (size_rxBuffer_ - 8), "OK+DISCE") == 0){
     494:	2807      	cmp	r0, #7
     496:	d914      	bls.n	4c2 <ble_process+0xce>
     498:	3808      	subs	r0, #8
     49a:	4917      	ldr	r1, [pc, #92]	; (4f8 <ble_process+0x104>)
     49c:	4428      	add	r0, r5
     49e:	4b17      	ldr	r3, [pc, #92]	; (4fc <ble_process+0x108>)
     4a0:	4798      	blx	r3
     4a2:	b970      	cbnz	r0, 4c2 <ble_process+0xce>
					ble->rxBuffer_[0] ='\0';
     4a4:	2300      	movs	r3, #0
     4a6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
					ble->state_ = 0; 
     4aa:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
     4ae:	e008      	b.n	4c2 <ble_process+0xce>
				strcpy(ble->txBuffer_,"AT+DISI?");
     4b0:	4b13      	ldr	r3, [pc, #76]	; (500 <ble_process+0x10c>)
     4b2:	cb03      	ldmia	r3!, {r0, r1}
     4b4:	6020      	str	r0, [r4, #0]
     4b6:	6061      	str	r1, [r4, #4]
     4b8:	781b      	ldrb	r3, [r3, #0]
     4ba:	7223      	strb	r3, [r4, #8]
				ble->state_=1;
     4bc:	2301      	movs	r3, #1
     4be:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
	if(!(ble->txBuffer_[0]=='\0')){  
     4c2:	7823      	ldrb	r3, [r4, #0]
     4c4:	b90b      	cbnz	r3, 4ca <ble_process+0xd6>
}
     4c6:	b011      	add	sp, #68	; 0x44
     4c8:	bd30      	pop	{r4, r5, pc}
		ble_send_and_receive(ble->txBuffer_, ble->response_);
     4ca:	f104 01a0 	add.w	r1, r4, #160	; 0xa0
     4ce:	4620      	mov	r0, r4
     4d0:	4b0c      	ldr	r3, [pc, #48]	; (504 <ble_process+0x110>)
     4d2:	4798      	blx	r3
		ble->scanTime_ =0;
     4d4:	2300      	movs	r3, #0
     4d6:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
}
     4da:	e7f4      	b.n	4c6 <ble_process+0xd2>
     4dc:	00007ae0 	.word	0x00007ae0
     4e0:	000003e1 	.word	0x000003e1
     4e4:	00007ae4 	.word	0x00007ae4
     4e8:	00007af0 	.word	0x00007af0
     4ec:	00007afc 	.word	0x00007afc
     4f0:	00007b08 	.word	0x00007b08
     4f4:	00007113 	.word	0x00007113
     4f8:	00007b20 	.word	0x00007b20
     4fc:	000070ff 	.word	0x000070ff
     500:	00007b14 	.word	0x00007b14
     504:	0000037d 	.word	0x0000037d

00000508 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     508:	e7fe      	b.n	508 <Dummy_Handler>
	...

0000050c <Reset_Handler>:
{
     50c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     50e:	4b15      	ldr	r3, [pc, #84]	; (564 <Reset_Handler+0x58>)
     510:	4a15      	ldr	r2, [pc, #84]	; (568 <Reset_Handler+0x5c>)
     512:	429a      	cmp	r2, r3
     514:	d009      	beq.n	52a <Reset_Handler+0x1e>
     516:	4b13      	ldr	r3, [pc, #76]	; (564 <Reset_Handler+0x58>)
     518:	4a13      	ldr	r2, [pc, #76]	; (568 <Reset_Handler+0x5c>)
     51a:	e003      	b.n	524 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     51c:	6811      	ldr	r1, [r2, #0]
     51e:	6019      	str	r1, [r3, #0]
     520:	3304      	adds	r3, #4
     522:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     524:	4911      	ldr	r1, [pc, #68]	; (56c <Reset_Handler+0x60>)
     526:	428b      	cmp	r3, r1
     528:	d3f8      	bcc.n	51c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     52a:	4b11      	ldr	r3, [pc, #68]	; (570 <Reset_Handler+0x64>)
     52c:	e002      	b.n	534 <Reset_Handler+0x28>
                *pDest++ = 0;
     52e:	2200      	movs	r2, #0
     530:	601a      	str	r2, [r3, #0]
     532:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     534:	4a0f      	ldr	r2, [pc, #60]	; (574 <Reset_Handler+0x68>)
     536:	4293      	cmp	r3, r2
     538:	d3f9      	bcc.n	52e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     53a:	4b0f      	ldr	r3, [pc, #60]	; (578 <Reset_Handler+0x6c>)
     53c:	4a0f      	ldr	r2, [pc, #60]	; (57c <Reset_Handler+0x70>)
     53e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     542:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     544:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     548:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     54c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     550:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     554:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     558:	4b09      	ldr	r3, [pc, #36]	; (580 <Reset_Handler+0x74>)
     55a:	4798      	blx	r3
        main();
     55c:	4b09      	ldr	r3, [pc, #36]	; (584 <Reset_Handler+0x78>)
     55e:	4798      	blx	r3
     560:	e7fe      	b.n	560 <Reset_Handler+0x54>
     562:	bf00      	nop
     564:	20000000 	.word	0x20000000
     568:	00008098 	.word	0x00008098
     56c:	200000e8 	.word	0x200000e8
     570:	200000e8 	.word	0x200000e8
     574:	20000c28 	.word	0x20000c28
     578:	e000ed00 	.word	0xe000ed00
     57c:	00000000 	.word	0x00000000
     580:	00007029 	.word	0x00007029
     584:	00005d2d 	.word	0x00005d2d

00000588 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     588:	b508      	push	{r3, lr}
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     58a:	4a08      	ldr	r2, [pc, #32]	; (5ac <TIMER_0_init+0x24>)
     58c:	6953      	ldr	r3, [r2, #20]
     58e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     592:	6153      	str	r3, [r2, #20]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     594:	2240      	movs	r2, #64	; 0x40
     596:	4b06      	ldr	r3, [pc, #24]	; (5b0 <TIMER_0_init+0x28>)
     598:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC0, _tc_get_timer());
     59c:	4b05      	ldr	r3, [pc, #20]	; (5b4 <TIMER_0_init+0x2c>)
     59e:	4798      	blx	r3
     5a0:	4602      	mov	r2, r0
     5a2:	4905      	ldr	r1, [pc, #20]	; (5b8 <TIMER_0_init+0x30>)
     5a4:	4805      	ldr	r0, [pc, #20]	; (5bc <TIMER_0_init+0x34>)
     5a6:	4b06      	ldr	r3, [pc, #24]	; (5c0 <TIMER_0_init+0x38>)
     5a8:	4798      	blx	r3
     5aa:	bd08      	pop	{r3, pc}
     5ac:	40000800 	.word	0x40000800
     5b0:	40001c00 	.word	0x40001c00
     5b4:	000041e5 	.word	0x000041e5
     5b8:	40003800 	.word	0x40003800
     5bc:	20000b74 	.word	0x20000b74
     5c0:	00001c19 	.word	0x00001c19

000005c4 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     5c4:	4b24      	ldr	r3, [pc, #144]	; (658 <ADC_0_PORT_init+0x94>)
     5c6:	2204      	movs	r2, #4
     5c8:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5ca:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     5ce:	629a      	str	r2, [r3, #40]	; 0x28
     5d0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     5d4:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5d6:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     5da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5de:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5e6:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5ea:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ee:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5f2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     5f6:	2208      	movs	r2, #8
     5f8:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5fa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     5fe:	629a      	str	r2, [r3, #40]	; 0x28
     600:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     602:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     606:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     60a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     60e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     612:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     616:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     61a:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     61e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     622:	f44f 7280 	mov.w	r2, #256	; 0x100
     626:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     62a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     62e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     632:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     636:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     63a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     63e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     642:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     646:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     64a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     64e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     652:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     656:	4770      	bx	lr
     658:	41008000 	.word	0x41008000

0000065c <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     65c:	4a04      	ldr	r2, [pc, #16]	; (670 <ADC_0_CLOCK_init+0x14>)
     65e:	6a13      	ldr	r3, [r2, #32]
     660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     664:	6213      	str	r3, [r2, #32]
     666:	2240      	movs	r2, #64	; 0x40
     668:	4b02      	ldr	r3, [pc, #8]	; (674 <ADC_0_CLOCK_init+0x18>)
     66a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     66e:	4770      	bx	lr
     670:	40000800 	.word	0x40000800
     674:	40001c00 	.word	0x40001c00

00000678 <ADC_0_init>:
{
     678:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     67a:	4b05      	ldr	r3, [pc, #20]	; (690 <ADC_0_init+0x18>)
     67c:	4798      	blx	r3
	ADC_0_PORT_init();
     67e:	4b05      	ldr	r3, [pc, #20]	; (694 <ADC_0_init+0x1c>)
     680:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     682:	2200      	movs	r2, #0
     684:	4904      	ldr	r1, [pc, #16]	; (698 <ADC_0_init+0x20>)
     686:	4805      	ldr	r0, [pc, #20]	; (69c <ADC_0_init+0x24>)
     688:	4b05      	ldr	r3, [pc, #20]	; (6a0 <ADC_0_init+0x28>)
     68a:	4798      	blx	r3
     68c:	bd08      	pop	{r3, pc}
     68e:	bf00      	nop
     690:	0000065d 	.word	0x0000065d
     694:	000005c5 	.word	0x000005c5
     698:	43001c00 	.word	0x43001c00
     69c:	20000a78 	.word	0x20000a78
     6a0:	00001011 	.word	0x00001011

000006a4 <CRC_0_init>:
{
     6a4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     6a6:	4a05      	ldr	r2, [pc, #20]	; (6bc <CRC_0_init+0x18>)
     6a8:	6993      	ldr	r3, [r2, #24]
     6aa:	f043 0302 	orr.w	r3, r3, #2
     6ae:	6193      	str	r3, [r2, #24]
	crc_sync_init(&CRC_0, DSU);
     6b0:	4903      	ldr	r1, [pc, #12]	; (6c0 <CRC_0_init+0x1c>)
     6b2:	4804      	ldr	r0, [pc, #16]	; (6c4 <CRC_0_init+0x20>)
     6b4:	4b04      	ldr	r3, [pc, #16]	; (6c8 <CRC_0_init+0x24>)
     6b6:	4798      	blx	r3
     6b8:	bd08      	pop	{r3, pc}
     6ba:	bf00      	nop
     6bc:	40000800 	.word	0x40000800
     6c0:	41002000 	.word	0x41002000
     6c4:	20000a74 	.word	0x20000a74
     6c8:	00001725 	.word	0x00001725

000006cc <EXTERNAL_IRQ_0_init>:
{
     6cc:	b508      	push	{r3, lr}
     6ce:	2240      	movs	r2, #64	; 0x40
     6d0:	4b24      	ldr	r3, [pc, #144]	; (764 <EXTERNAL_IRQ_0_init+0x98>)
     6d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     6d6:	4a24      	ldr	r2, [pc, #144]	; (768 <EXTERNAL_IRQ_0_init+0x9c>)
     6d8:	6953      	ldr	r3, [r2, #20]
     6da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     6de:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     6e0:	4b22      	ldr	r3, [pc, #136]	; (76c <EXTERNAL_IRQ_0_init+0xa0>)
     6e2:	2204      	movs	r2, #4
     6e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     6e8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     6ec:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     6f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     6f4:	491e      	ldr	r1, [pc, #120]	; (770 <EXTERNAL_IRQ_0_init+0xa4>)
     6f6:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     6fa:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
     6fe:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     702:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     706:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
     70a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     70e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     712:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     716:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     71a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     71e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     722:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     72a:	4a12      	ldr	r2, [pc, #72]	; (774 <EXTERNAL_IRQ_0_init+0xa8>)
     72c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     730:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     734:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
     738:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     73c:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     740:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     744:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     748:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     74c:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     750:	f893 20b6 	ldrb.w	r2, [r3, #182]	; 0xb6
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     754:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     758:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	ext_irq_init();
     75c:	4b06      	ldr	r3, [pc, #24]	; (778 <EXTERNAL_IRQ_0_init+0xac>)
     75e:	4798      	blx	r3
     760:	bd08      	pop	{r3, pc}
     762:	bf00      	nop
     764:	40001c00 	.word	0x40001c00
     768:	40000800 	.word	0x40000800
     76c:	41008000 	.word	0x41008000
     770:	c0020000 	.word	0xc0020000
     774:	40022000 	.word	0x40022000
     778:	000017d1 	.word	0x000017d1

0000077c <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     77c:	4a02      	ldr	r2, [pc, #8]	; (788 <FLASH_0_CLOCK_init+0xc>)
     77e:	6913      	ldr	r3, [r2, #16]
     780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     784:	6113      	str	r3, [r2, #16]
     786:	4770      	bx	lr
     788:	40000800 	.word	0x40000800

0000078c <FLASH_0_init>:
{
     78c:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     78e:	4b03      	ldr	r3, [pc, #12]	; (79c <FLASH_0_init+0x10>)
     790:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     792:	4903      	ldr	r1, [pc, #12]	; (7a0 <FLASH_0_init+0x14>)
     794:	4803      	ldr	r0, [pc, #12]	; (7a4 <FLASH_0_init+0x18>)
     796:	4b04      	ldr	r3, [pc, #16]	; (7a8 <FLASH_0_init+0x1c>)
     798:	4798      	blx	r3
     79a:	bd08      	pop	{r3, pc}
     79c:	0000077d 	.word	0x0000077d
     7a0:	41004000 	.word	0x41004000
     7a4:	20000a58 	.word	0x20000a58
     7a8:	00001819 	.word	0x00001819

000007ac <CALENDAR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     7ac:	4a02      	ldr	r2, [pc, #8]	; (7b8 <CALENDAR_0_CLOCK_init+0xc>)
     7ae:	6953      	ldr	r3, [r2, #20]
     7b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     7b4:	6153      	str	r3, [r2, #20]
     7b6:	4770      	bx	lr
     7b8:	40000800 	.word	0x40000800

000007bc <CALENDAR_0_init>:
{
     7bc:	b508      	push	{r3, lr}
	CALENDAR_0_CLOCK_init();
     7be:	4b03      	ldr	r3, [pc, #12]	; (7cc <CALENDAR_0_init+0x10>)
     7c0:	4798      	blx	r3
	calendar_init(&CALENDAR_0, RTC);
     7c2:	4903      	ldr	r1, [pc, #12]	; (7d0 <CALENDAR_0_init+0x14>)
     7c4:	4803      	ldr	r0, [pc, #12]	; (7d4 <CALENDAR_0_init+0x18>)
     7c6:	4b04      	ldr	r3, [pc, #16]	; (7d8 <CALENDAR_0_init+0x1c>)
     7c8:	4798      	blx	r3
     7ca:	bd08      	pop	{r3, pc}
     7cc:	000007ad 	.word	0x000007ad
     7d0:	40002400 	.word	0x40002400
     7d4:	20000a7c 	.word	0x20000a7c
     7d8:	00001461 	.word	0x00001461

000007dc <USART_0_CLOCK_init>:
     7dc:	4b06      	ldr	r3, [pc, #24]	; (7f8 <USART_0_CLOCK_init+0x1c>)
     7de:	2240      	movs	r2, #64	; 0x40
     7e0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     7e4:	2241      	movs	r2, #65	; 0x41
     7e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     7ea:	4a04      	ldr	r2, [pc, #16]	; (7fc <USART_0_CLOCK_init+0x20>)
     7ec:	6953      	ldr	r3, [r2, #20]
     7ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     7f2:	6153      	str	r3, [r2, #20]
     7f4:	4770      	bx	lr
     7f6:	bf00      	nop
     7f8:	40001c00 	.word	0x40001c00
     7fc:	40000800 	.word	0x40000800

00000800 <USART_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     800:	4b10      	ldr	r3, [pc, #64]	; (844 <USART_0_PORT_init+0x44>)
     802:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     806:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     80a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     80e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     812:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     816:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     81a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     81e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     822:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     826:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     82a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     82e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     832:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     836:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     83a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     83e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
     842:	4770      	bx	lr
     844:	41008000 	.word	0x41008000

00000848 <USART_0_init>:
{
     848:	b510      	push	{r4, lr}
     84a:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     84c:	4b06      	ldr	r3, [pc, #24]	; (868 <USART_0_init+0x20>)
     84e:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM0, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     850:	2300      	movs	r3, #0
     852:	9300      	str	r3, [sp, #0]
     854:	2310      	movs	r3, #16
     856:	4a05      	ldr	r2, [pc, #20]	; (86c <USART_0_init+0x24>)
     858:	4905      	ldr	r1, [pc, #20]	; (870 <USART_0_init+0x28>)
     85a:	4806      	ldr	r0, [pc, #24]	; (874 <USART_0_init+0x2c>)
     85c:	4c06      	ldr	r4, [pc, #24]	; (878 <USART_0_init+0x30>)
     85e:	47a0      	blx	r4
	USART_0_PORT_init();
     860:	4b06      	ldr	r3, [pc, #24]	; (87c <USART_0_init+0x34>)
     862:	4798      	blx	r3
}
     864:	b002      	add	sp, #8
     866:	bd10      	pop	{r4, pc}
     868:	000007dd 	.word	0x000007dd
     86c:	20000108 	.word	0x20000108
     870:	40003000 	.word	0x40003000
     874:	20000ab4 	.word	0x20000ab4
     878:	00001dad 	.word	0x00001dad
     87c:	00000801 	.word	0x00000801

00000880 <USART_1_CLOCK_init>:
     880:	4b06      	ldr	r3, [pc, #24]	; (89c <USART_1_CLOCK_init+0x1c>)
     882:	2240      	movs	r2, #64	; 0x40
     884:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     888:	2243      	movs	r2, #67	; 0x43
     88a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     88e:	4a04      	ldr	r2, [pc, #16]	; (8a0 <USART_1_CLOCK_init+0x20>)
     890:	6993      	ldr	r3, [r2, #24]
     892:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     896:	6193      	str	r3, [r2, #24]
     898:	4770      	bx	lr
     89a:	bf00      	nop
     89c:	40001c00 	.word	0x40001c00
     8a0:	40000800 	.word	0x40000800

000008a4 <USART_1_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8a4:	4b10      	ldr	r3, [pc, #64]	; (8e8 <USART_1_PORT_init+0x44>)
     8a6:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     8aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8ae:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8b2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8b6:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     8ba:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     8be:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8c6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     8ca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8ce:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8d6:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     8da:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8de:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
     8e6:	4770      	bx	lr
     8e8:	41008000 	.word	0x41008000

000008ec <USART_1_init>:
{
     8ec:	b510      	push	{r4, lr}
     8ee:	b082      	sub	sp, #8
	USART_1_CLOCK_init();
     8f0:	4b06      	ldr	r3, [pc, #24]	; (90c <USART_1_init+0x20>)
     8f2:	4798      	blx	r3
	usart_async_init(&USART_1, SERCOM2, USART_1_buffer, USART_1_BUFFER_SIZE, (void *)NULL);
     8f4:	2300      	movs	r3, #0
     8f6:	9300      	str	r3, [sp, #0]
     8f8:	2310      	movs	r3, #16
     8fa:	4a05      	ldr	r2, [pc, #20]	; (910 <USART_1_init+0x24>)
     8fc:	4905      	ldr	r1, [pc, #20]	; (914 <USART_1_init+0x28>)
     8fe:	4806      	ldr	r0, [pc, #24]	; (918 <USART_1_init+0x2c>)
     900:	4c06      	ldr	r4, [pc, #24]	; (91c <USART_1_init+0x30>)
     902:	47a0      	blx	r4
	USART_1_PORT_init();
     904:	4b06      	ldr	r3, [pc, #24]	; (920 <USART_1_init+0x34>)
     906:	4798      	blx	r3
}
     908:	b002      	add	sp, #8
     90a:	bd10      	pop	{r4, pc}
     90c:	00000881 	.word	0x00000881
     910:	20000118 	.word	0x20000118
     914:	41012000 	.word	0x41012000
     918:	20000b04 	.word	0x20000b04
     91c:	00001dad 	.word	0x00001dad
     920:	000008a5 	.word	0x000008a5

00000924 <I2C_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     924:	4b16      	ldr	r3, [pc, #88]	; (980 <I2C_0_PORT_init+0x5c>)
     926:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
     92a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     92e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     932:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     936:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     93a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     93e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     942:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     946:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     94a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     94e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     952:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
     956:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     95a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     95e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     962:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     966:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     96a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     96e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     972:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     976:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     97a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
     97e:	4770      	bx	lr
     980:	41008000 	.word	0x41008000

00000984 <I2C_0_CLOCK_init>:
     984:	4b06      	ldr	r3, [pc, #24]	; (9a0 <I2C_0_CLOCK_init+0x1c>)
     986:	2240      	movs	r2, #64	; 0x40
     988:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     98c:	2241      	movs	r2, #65	; 0x41
     98e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     992:	4a04      	ldr	r2, [pc, #16]	; (9a4 <I2C_0_CLOCK_init+0x20>)
     994:	6993      	ldr	r3, [r2, #24]
     996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     99a:	6193      	str	r3, [r2, #24]
     99c:	4770      	bx	lr
     99e:	bf00      	nop
     9a0:	40001c00 	.word	0x40001c00
     9a4:	40000800 	.word	0x40000800

000009a8 <I2C_0_init>:
{
     9a8:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     9aa:	4b04      	ldr	r3, [pc, #16]	; (9bc <I2C_0_init+0x14>)
     9ac:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     9ae:	4904      	ldr	r1, [pc, #16]	; (9c0 <I2C_0_init+0x18>)
     9b0:	4804      	ldr	r0, [pc, #16]	; (9c4 <I2C_0_init+0x1c>)
     9b2:	4b05      	ldr	r3, [pc, #20]	; (9c8 <I2C_0_init+0x20>)
     9b4:	4798      	blx	r3
	I2C_0_PORT_init();
     9b6:	4b05      	ldr	r3, [pc, #20]	; (9cc <I2C_0_init+0x24>)
     9b8:	4798      	blx	r3
     9ba:	bd08      	pop	{r3, pc}
     9bc:	00000985 	.word	0x00000985
     9c0:	41014000 	.word	0x41014000
     9c4:	20000b54 	.word	0x20000b54
     9c8:	000018c1 	.word	0x000018c1
     9cc:	00000925 	.word	0x00000925

000009d0 <SPI_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     9d0:	4b28      	ldr	r3, [pc, #160]	; (a74 <SPI_0_PORT_init+0xa4>)
     9d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     9d6:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     9d8:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     9da:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     9de:	629a      	str	r2, [r3, #40]	; 0x28
     9e0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     9e4:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9e6:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
	tmp &= ~PORT_PINCFG_PMUXEN;
     9ea:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9ee:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     9f6:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     9fa:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     9fe:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a02:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     a0a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a0c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a0e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     a12:	629a      	str	r2, [r3, #40]	; 0x28
     a14:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a16:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
	tmp &= ~PORT_PINCFG_PMUXEN;
     a1a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a1e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a22:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a26:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a2a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a2e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a32:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     a3a:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a3c:	4a0e      	ldr	r2, [pc, #56]	; (a78 <SPI_0_PORT_init+0xa8>)
     a3e:	629a      	str	r2, [r3, #40]	; 0x28
     a40:	f1a2 2280 	sub.w	r2, r2, #2147516416	; 0x80008000
     a44:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     a46:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
     a4a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     a4e:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000
     a78:	40028000 	.word	0x40028000

00000a7c <SPI_0_CLOCK_init>:
     a7c:	4b06      	ldr	r3, [pc, #24]	; (a98 <SPI_0_CLOCK_init+0x1c>)
     a7e:	2240      	movs	r2, #64	; 0x40
     a80:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a84:	2241      	movs	r2, #65	; 0x41
     a86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a8a:	4a04      	ldr	r2, [pc, #16]	; (a9c <SPI_0_CLOCK_init+0x20>)
     a8c:	6a13      	ldr	r3, [r2, #32]
     a8e:	f043 0301 	orr.w	r3, r3, #1
     a92:	6213      	str	r3, [r2, #32]
     a94:	4770      	bx	lr
     a96:	bf00      	nop
     a98:	40001c00 	.word	0x40001c00
     a9c:	40000800 	.word	0x40000800

00000aa0 <SPI_0_init>:
{
     aa0:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     aa2:	4b05      	ldr	r3, [pc, #20]	; (ab8 <SPI_0_init+0x18>)
     aa4:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM4);
     aa6:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     aaa:	4804      	ldr	r0, [pc, #16]	; (abc <SPI_0_init+0x1c>)
     aac:	4b04      	ldr	r3, [pc, #16]	; (ac0 <SPI_0_init+0x20>)
     aae:	4798      	blx	r3
	SPI_0_PORT_init();
     ab0:	4b04      	ldr	r3, [pc, #16]	; (ac4 <SPI_0_init+0x24>)
     ab2:	4798      	blx	r3
     ab4:	bd08      	pop	{r3, pc}
     ab6:	bf00      	nop
     ab8:	00000a7d 	.word	0x00000a7d
     abc:	20000a9c 	.word	0x20000a9c
     ac0:	000019fd 	.word	0x000019fd
     ac4:	000009d1 	.word	0x000009d1

00000ac8 <delay_driver_init>:
{
     ac8:	b508      	push	{r3, lr}
	delay_init(SysTick);
     aca:	4802      	ldr	r0, [pc, #8]	; (ad4 <delay_driver_init+0xc>)
     acc:	4b02      	ldr	r3, [pc, #8]	; (ad8 <delay_driver_init+0x10>)
     ace:	4798      	blx	r3
     ad0:	bd08      	pop	{r3, pc}
     ad2:	bf00      	nop
     ad4:	e000e010 	.word	0xe000e010
     ad8:	00001759 	.word	0x00001759

00000adc <USB_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     adc:	4b1e      	ldr	r3, [pc, #120]	; (b58 <USB_0_PORT_init+0x7c>)
     ade:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     ae2:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ae4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     ae8:	6299      	str	r1, [r3, #40]	; 0x28
     aea:	481c      	ldr	r0, [pc, #112]	; (b5c <USB_0_PORT_init+0x80>)
     aec:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     aee:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     af0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     af4:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     af8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     afc:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     b00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b04:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b08:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b0c:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     b10:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b14:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     b20:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b22:	6299      	str	r1, [r3, #40]	; 0x28
     b24:	490e      	ldr	r1, [pc, #56]	; (b60 <USB_0_PORT_init+0x84>)
     b26:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b28:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b2a:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     b2e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     b32:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b36:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     b3a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b3e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b42:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b46:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b4a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b4e:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     b56:	4770      	bx	lr
     b58:	41008000 	.word	0x41008000
     b5c:	c0000100 	.word	0xc0000100
     b60:	c0000200 	.word	0xc0000200

00000b64 <USB_0_CLOCK_init>:
     b64:	2240      	movs	r2, #64	; 0x40
     b66:	4b07      	ldr	r3, [pc, #28]	; (b84 <USB_0_CLOCK_init+0x20>)
     b68:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     b6c:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     b70:	691a      	ldr	r2, [r3, #16]
     b72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     b76:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     b78:	699a      	ldr	r2, [r3, #24]
     b7a:	f042 0201 	orr.w	r2, r2, #1
     b7e:	619a      	str	r2, [r3, #24]
     b80:	4770      	bx	lr
     b82:	bf00      	nop
     b84:	40001c00 	.word	0x40001c00

00000b88 <USB_0_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_0_init(void)
{
     b88:	b508      	push	{r3, lr}
	USB_0_CLOCK_init();
     b8a:	4b03      	ldr	r3, [pc, #12]	; (b98 <USB_0_init+0x10>)
     b8c:	4798      	blx	r3
	usb_d_init();
     b8e:	4b03      	ldr	r3, [pc, #12]	; (b9c <USB_0_init+0x14>)
     b90:	4798      	blx	r3
	USB_0_PORT_init();
     b92:	4b03      	ldr	r3, [pc, #12]	; (ba0 <USB_0_init+0x18>)
     b94:	4798      	blx	r3
     b96:	bd08      	pop	{r3, pc}
     b98:	00000b65 	.word	0x00000b65
     b9c:	00002169 	.word	0x00002169
     ba0:	00000add 	.word	0x00000add

00000ba4 <CAN_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba4:	4b10      	ldr	r3, [pc, #64]	; (be8 <CAN_0_PORT_init+0x44>)
     ba6:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     baa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     bae:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bb2:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb6:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     bba:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     bbe:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bc2:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bc6:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     bca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     bce:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bd2:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bd6:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bda:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bde:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     be2:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
     be6:	4770      	bx	lr
     be8:	41008000 	.word	0x41008000

00000bec <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     bec:	b508      	push	{r3, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN1;
     bee:	4a08      	ldr	r2, [pc, #32]	; (c10 <CAN_0_init+0x24>)
     bf0:	6913      	ldr	r3, [r2, #16]
     bf2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
     bf6:	6113      	str	r3, [r2, #16]
     bf8:	2240      	movs	r2, #64	; 0x40
     bfa:	4b06      	ldr	r3, [pc, #24]	; (c14 <CAN_0_init+0x28>)
     bfc:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	hri_mclk_set_AHBMASK_CAN1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN1_GCLK_ID, CONF_GCLK_CAN1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN1);
     c00:	4905      	ldr	r1, [pc, #20]	; (c18 <CAN_0_init+0x2c>)
     c02:	4806      	ldr	r0, [pc, #24]	; (c1c <CAN_0_init+0x30>)
     c04:	4b06      	ldr	r3, [pc, #24]	; (c20 <CAN_0_init+0x34>)
     c06:	4798      	blx	r3
	CAN_0_PORT_init();
     c08:	4b06      	ldr	r3, [pc, #24]	; (c24 <CAN_0_init+0x38>)
     c0a:	4798      	blx	r3
     c0c:	bd08      	pop	{r3, pc}
     c0e:	bf00      	nop
     c10:	40000800 	.word	0x40000800
     c14:	40001c00 	.word	0x40001c00
     c18:	42000400 	.word	0x42000400
     c1c:	20000a30 	.word	0x20000a30
     c20:	000016d5 	.word	0x000016d5
     c24:	00000ba5 	.word	0x00000ba5

00000c28 <system_init>:
}

void system_init(void)
{
     c28:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     c2a:	4b7c      	ldr	r3, [pc, #496]	; (e1c <system_init+0x1f4>)
     c2c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c2e:	4b7c      	ldr	r3, [pc, #496]	; (e20 <system_init+0x1f8>)
     c30:	2180      	movs	r1, #128	; 0x80
     c32:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c34:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c36:	4d7b      	ldr	r5, [pc, #492]	; (e24 <system_init+0x1fc>)
     c38:	629d      	str	r5, [r3, #40]	; 0x28
     c3a:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
     c3e:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c40:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     c44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
     c50:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c52:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     c56:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c5a:	629a      	str	r2, [r3, #40]	; 0x28
     c5c:	4a72      	ldr	r2, [pc, #456]	; (e28 <system_init+0x200>)
     c5e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c60:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
     c64:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c68:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c6c:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     c70:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c74:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c78:	f44f 6400 	mov.w	r4, #2048	; 0x800
     c7c:	605c      	str	r4, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c7e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c82:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c86:	629c      	str	r4, [r3, #40]	; 0x28
     c88:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c8a:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
     c8e:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c92:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c96:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     c9a:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c9e:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     ca2:	f44f 4480 	mov.w	r4, #16384	; 0x4000
     ca6:	619c      	str	r4, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ca8:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     caa:	f04f 2440 	mov.w	r4, #1073758208	; 0x40004000
     cae:	629c      	str	r4, [r3, #40]	; 0x28
     cb0:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cb2:	f893 404e 	ldrb.w	r4, [r3, #78]	; 0x4e
	tmp &= ~PORT_PINCFG_PMUXEN;
     cb6:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cba:	f883 404e 	strb.w	r4, [r3, #78]	; 0x4e
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     cbe:	f44f 2480 	mov.w	r4, #262144	; 0x40000
     cc2:	615c      	str	r4, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     cc4:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cc6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
     cca:	629c      	str	r4, [r3, #40]	; 0x28
     ccc:	4e57      	ldr	r6, [pc, #348]	; (e2c <system_init+0x204>)
     cce:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cd0:	f893 6052 	ldrb.w	r6, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     cd4:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cd8:	f883 6052 	strb.w	r6, [r3, #82]	; 0x52
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     cdc:	f44f 2600 	mov.w	r6, #524288	; 0x80000
     ce0:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ce2:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ce4:	629c      	str	r4, [r3, #40]	; 0x28
     ce6:	4e52      	ldr	r6, [pc, #328]	; (e30 <system_init+0x208>)
     ce8:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cea:	f893 6053 	ldrb.w	r6, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     cee:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cf2:	f883 6053 	strb.w	r6, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     cf6:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
     cfa:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     cfc:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cfe:	629c      	str	r4, [r3, #40]	; 0x28
     d00:	4c4c      	ldr	r4, [pc, #304]	; (e34 <system_init+0x20c>)
     d02:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d04:	f893 4054 	ldrb.w	r4, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     d08:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d0c:	f883 4054 	strb.w	r4, [r3, #84]	; 0x54
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d10:	2410      	movs	r4, #16
     d12:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d16:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     d1a:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     d1e:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     d22:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d26:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
     d2a:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     d2e:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d32:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
	tmp &= ~PORT_PINCFG_PMUXEN;
     d36:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d3a:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d3e:	2420      	movs	r4, #32
     d40:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d44:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     d48:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     d4c:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     d50:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d54:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
     d58:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     d5c:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d60:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
	tmp &= ~PORT_PINCFG_PMUXEN;
     d64:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d68:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d6c:	2440      	movs	r4, #64	; 0x40
     d6e:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d72:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     d76:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     d7a:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     d7e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d82:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
     d86:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     d8a:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d8e:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
	tmp &= ~PORT_PINCFG_PMUXEN;
     d92:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d96:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d9a:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d9e:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     da2:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
     da6:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     daa:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     dae:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     db2:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     db6:	f44f 7100 	mov.w	r1, #512	; 0x200
     dba:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     dbe:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     dc2:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     dc6:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     dca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     dce:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
     dd2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     dd6:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dda:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     dde:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     de2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(BAT_STATUS, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     de6:	4b14      	ldr	r3, [pc, #80]	; (e38 <system_init+0x210>)
     de8:	4798      	blx	r3

	CRC_0_init();
     dea:	4b14      	ldr	r3, [pc, #80]	; (e3c <system_init+0x214>)
     dec:	4798      	blx	r3
	EXTERNAL_IRQ_0_init();
     dee:	4b14      	ldr	r3, [pc, #80]	; (e40 <system_init+0x218>)
     df0:	4798      	blx	r3

	FLASH_0_init();
     df2:	4b14      	ldr	r3, [pc, #80]	; (e44 <system_init+0x21c>)
     df4:	4798      	blx	r3

	CALENDAR_0_init();
     df6:	4b14      	ldr	r3, [pc, #80]	; (e48 <system_init+0x220>)
     df8:	4798      	blx	r3
	USART_0_init();
     dfa:	4b14      	ldr	r3, [pc, #80]	; (e4c <system_init+0x224>)
     dfc:	4798      	blx	r3
	USART_1_init();
     dfe:	4b14      	ldr	r3, [pc, #80]	; (e50 <system_init+0x228>)
     e00:	4798      	blx	r3

	I2C_0_init();
     e02:	4b14      	ldr	r3, [pc, #80]	; (e54 <system_init+0x22c>)
     e04:	4798      	blx	r3

	SPI_0_init();
     e06:	4b14      	ldr	r3, [pc, #80]	; (e58 <system_init+0x230>)
     e08:	4798      	blx	r3

	delay_driver_init();
     e0a:	4b14      	ldr	r3, [pc, #80]	; (e5c <system_init+0x234>)
     e0c:	4798      	blx	r3

	TIMER_0_init();
     e0e:	4b14      	ldr	r3, [pc, #80]	; (e60 <system_init+0x238>)
     e10:	4798      	blx	r3
	USB_0_init();
     e12:	4b14      	ldr	r3, [pc, #80]	; (e64 <system_init+0x23c>)
     e14:	4798      	blx	r3
	CAN_0_init();
     e16:	4b14      	ldr	r3, [pc, #80]	; (e68 <system_init+0x240>)
     e18:	4798      	blx	r3
     e1a:	bd70      	pop	{r4, r5, r6, pc}
     e1c:	00002a61 	.word	0x00002a61
     e20:	41008000 	.word	0x41008000
     e24:	40000080 	.word	0x40000080
     e28:	c0020000 	.word	0xc0020000
     e2c:	c0000004 	.word	0xc0000004
     e30:	c0000008 	.word	0xc0000008
     e34:	c0000010 	.word	0xc0000010
     e38:	00000679 	.word	0x00000679
     e3c:	000006a5 	.word	0x000006a5
     e40:	000006cd 	.word	0x000006cd
     e44:	0000078d 	.word	0x0000078d
     e48:	000007bd 	.word	0x000007bd
     e4c:	00000849 	.word	0x00000849
     e50:	000008ed 	.word	0x000008ed
     e54:	000009a9 	.word	0x000009a9
     e58:	00000aa1 	.word	0x00000aa1
     e5c:	00000ac9 	.word	0x00000ac9
     e60:	00000589 	.word	0x00000589
     e64:	00000b89 	.word	0x00000b89
     e68:	00000bed 	.word	0x00000bed

00000e6c <alarm_cb>:
 * Example of using CALENDAR_0.
 */
static struct calendar_alarm alarm;

static void alarm_cb(struct calendar_descriptor *const descr)
{
     e6c:	4770      	bx	lr
	...

00000e70 <CALENDAR_0_example>:
	/* alarm expired */
}

void CALENDAR_0_example(void)
{
     e70:	b510      	push	{r4, lr}
     e72:	b082      	sub	sp, #8
	struct calendar_date date;
	struct calendar_time time;

	calendar_enable(&CALENDAR_0);
     e74:	4c17      	ldr	r4, [pc, #92]	; (ed4 <CALENDAR_0_example+0x64>)
     e76:	4620      	mov	r0, r4
     e78:	4b17      	ldr	r3, [pc, #92]	; (ed8 <CALENDAR_0_example+0x68>)
     e7a:	4798      	blx	r3

	date.year  = 2023;
     e7c:	f240 73e7 	movw	r3, #2023	; 0x7e7
     e80:	f8ad 3006 	strh.w	r3, [sp, #6]
	date.month = 9;
     e84:	2309      	movs	r3, #9
     e86:	f88d 3005 	strb.w	r3, [sp, #5]
	date.day   = 6;
     e8a:	2306      	movs	r3, #6
     e8c:	f88d 3004 	strb.w	r3, [sp, #4]

	time.hour = 17;
     e90:	2311      	movs	r3, #17
     e92:	f88d 3002 	strb.w	r3, [sp, #2]
	time.min  = 00;
     e96:	2300      	movs	r3, #0
     e98:	f88d 3001 	strb.w	r3, [sp, #1]
	time.sec  = 00;
     e9c:	f88d 3000 	strb.w	r3, [sp]

	calendar_set_date(&CALENDAR_0, &date);
     ea0:	a901      	add	r1, sp, #4
     ea2:	4620      	mov	r0, r4
     ea4:	4b0d      	ldr	r3, [pc, #52]	; (edc <CALENDAR_0_example+0x6c>)
     ea6:	4798      	blx	r3
	calendar_set_time(&CALENDAR_0, &time);
     ea8:	4669      	mov	r1, sp
     eaa:	4620      	mov	r0, r4
     eac:	4b0c      	ldr	r3, [pc, #48]	; (ee0 <CALENDAR_0_example+0x70>)
     eae:	4798      	blx	r3
	
	alarm.cal_alarm.datetime.time.sec = 4;
     eb0:	490c      	ldr	r1, [pc, #48]	; (ee4 <CALENDAR_0_example+0x74>)
     eb2:	2304      	movs	r3, #4
     eb4:	f881 3404 	strb.w	r3, [r1, #1028]	; 0x404
	alarm.cal_alarm.option            = CALENDAR_ALARM_MATCH_SEC;
     eb8:	2301      	movs	r3, #1
     eba:	f881 3410 	strb.w	r3, [r1, #1040]	; 0x410
	alarm.cal_alarm.mode              = REPEAT;
     ebe:	2302      	movs	r3, #2
     ec0:	f881 3411 	strb.w	r3, [r1, #1041]	; 0x411

	calendar_set_alarm(&CALENDAR_0, &alarm, alarm_cb);
     ec4:	4a08      	ldr	r2, [pc, #32]	; (ee8 <CALENDAR_0_example+0x78>)
     ec6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
     eca:	4620      	mov	r0, r4
     ecc:	4b07      	ldr	r3, [pc, #28]	; (eec <CALENDAR_0_example+0x7c>)
     ece:	4798      	blx	r3
}
     ed0:	b002      	add	sp, #8
     ed2:	bd10      	pop	{r4, pc}
     ed4:	20000a7c 	.word	0x20000a7c
     ed8:	000014a5 	.word	0x000014a5
     edc:	00001539 	.word	0x00001539
     ee0:	000014d1 	.word	0x000014d1
     ee4:	20000128 	.word	0x20000128
     ee8:	00000e6d 	.word	0x00000e6d
     eec:	000015a1 	.word	0x000015a1

00000ef0 <i2c_m_sync_byte_write>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     ef0:	b500      	push	{lr}
     ef2:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     ef4:	8b83      	ldrh	r3, [r0, #28]
     ef6:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     efa:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     efc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     f00:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     f04:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     f06:	a901      	add	r1, sp, #4
     f08:	4b02      	ldr	r3, [pc, #8]	; (f14 <i2c_m_sync_byte_write+0x24>)
     f0a:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     f0c:	b005      	add	sp, #20
     f0e:	f85d fb04 	ldr.w	pc, [sp], #4
     f12:	bf00      	nop
     f14:	00003925 	.word	0x00003925

00000f18 <i2c_m_sync_byte_write_nostop>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write_nostop(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     f18:	b500      	push	{lr}
     f1a:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     f1c:	8b83      	ldrh	r3, [r0, #28]
     f1e:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     f22:	9202      	str	r2, [sp, #8]
	msg.flags  = 0;
     f24:	2300      	movs	r3, #0
     f26:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     f2a:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     f2c:	a901      	add	r1, sp, #4
     f2e:	4b02      	ldr	r3, [pc, #8]	; (f38 <i2c_m_sync_byte_write_nostop+0x20>)
     f30:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     f32:	b005      	add	sp, #20
     f34:	f85d fb04 	ldr.w	pc, [sp], #4
     f38:	00003925 	.word	0x00003925

00000f3c <i2c_m_sync_byte_read>:

/**
 * \brief Sync version of i2c read command for bytes
 */
int32_t i2c_m_sync_byte_read(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     f3c:	b500      	push	{lr}
     f3e:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     f40:	8b83      	ldrh	r3, [r0, #28]
     f42:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     f46:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     f48:	f248 0301 	movw	r3, #32769	; 0x8001
     f4c:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     f50:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     f52:	a901      	add	r1, sp, #4
     f54:	4b02      	ldr	r3, [pc, #8]	; (f60 <i2c_m_sync_byte_read+0x24>)
     f56:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     f58:	b005      	add	sp, #20
     f5a:	f85d fb04 	ldr.w	pc, [sp], #4
     f5e:	bf00      	nop
     f60:	00003925 	.word	0x00003925

00000f64 <FRAM_init>:


int FRAM_init(void)
{
     f64:	b510      	push	{r4, lr}
	//i2c_m_sync_get_io_descriptor(&I2C_0, &fram_io);
	i2c_m_sync_enable(&I2C_0);
     f66:	4c05      	ldr	r4, [pc, #20]	; (f7c <FRAM_init+0x18>)
     f68:	4620      	mov	r0, r4
     f6a:	4b05      	ldr	r3, [pc, #20]	; (f80 <FRAM_init+0x1c>)
     f6c:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
     f72:	2150      	movs	r1, #80	; 0x50
     f74:	4620      	mov	r0, r4
     f76:	4b03      	ldr	r3, [pc, #12]	; (f84 <FRAM_init+0x20>)
     f78:	4798      	blx	r3
	
	return;
}
     f7a:	bd10      	pop	{r4, pc}
     f7c:	20000b54 	.word	0x20000b54
     f80:	00001901 	.word	0x00001901
     f84:	0000190d 	.word	0x0000190d

00000f88 <FRAM_bytewrite>:


/*---------------------------------------------------------------------------*/
void FRAM_bytewrite(uint16_t addr, uint8_t* data)
{
     f88:	b570      	push	{r4, r5, r6, lr}
     f8a:	b082      	sub	sp, #8
     f8c:	4605      	mov	r5, r0
     f8e:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     f90:	4c0a      	ldr	r4, [pc, #40]	; (fbc <FRAM_bytewrite+0x34>)
     f92:	f44f 6200 	mov.w	r2, #2048	; 0x800
     f96:	2150      	movs	r1, #80	; 0x50
     f98:	4620      	mov	r0, r4
     f9a:	4b09      	ldr	r3, [pc, #36]	; (fc0 <FRAM_bytewrite+0x38>)
     f9c:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     f9e:	0a2a      	lsrs	r2, r5, #8
	uint8_t databuf = *data;
     fa0:	7833      	ldrb	r3, [r6, #0]
	uint8_t buff[3] = {add_high, add_low, databuf};
     fa2:	f88d 2004 	strb.w	r2, [sp, #4]
     fa6:	f88d 5005 	strb.w	r5, [sp, #5]
     faa:	f88d 3006 	strb.w	r3, [sp, #6]

	i2c_m_sync_byte_write(&I2C_0, buff, 3);
     fae:	2203      	movs	r2, #3
     fb0:	a901      	add	r1, sp, #4
     fb2:	4620      	mov	r0, r4
     fb4:	4b03      	ldr	r3, [pc, #12]	; (fc4 <FRAM_bytewrite+0x3c>)
     fb6:	4798      	blx	r3
	
	return;
}
     fb8:	b002      	add	sp, #8
     fba:	bd70      	pop	{r4, r5, r6, pc}
     fbc:	20000b54 	.word	0x20000b54
     fc0:	0000190d 	.word	0x0000190d
     fc4:	00000ef1 	.word	0x00000ef1

00000fc8 <FRAM_byteread>:

void FRAM_byteread(uint16_t addr, uint8_t* data)
{
     fc8:	b570      	push	{r4, r5, r6, lr}
     fca:	b082      	sub	sp, #8
     fcc:	4605      	mov	r5, r0
     fce:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     fd0:	4c0b      	ldr	r4, [pc, #44]	; (1000 <FRAM_byteread+0x38>)
     fd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
     fd6:	2150      	movs	r1, #80	; 0x50
     fd8:	4620      	mov	r0, r4
     fda:	4b0a      	ldr	r3, [pc, #40]	; (1004 <FRAM_byteread+0x3c>)
     fdc:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     fde:	0a2b      	lsrs	r3, r5, #8
	uint8_t buff[2] = {add_high, add_low};
     fe0:	f88d 3004 	strb.w	r3, [sp, #4]
     fe4:	f88d 5005 	strb.w	r5, [sp, #5]
	
	//i2c_m_sync_write(fram_io, buff, 3);
	//i2c_m_sync_read(fram_io, data, 1);
	i2c_m_sync_byte_write_nostop(&I2C_0, buff, 2);
     fe8:	2202      	movs	r2, #2
     fea:	a901      	add	r1, sp, #4
     fec:	4620      	mov	r0, r4
     fee:	4b06      	ldr	r3, [pc, #24]	; (1008 <FRAM_byteread+0x40>)
     ff0:	4798      	blx	r3
	i2c_m_sync_byte_read(&I2C_0, data, 1);
     ff2:	2201      	movs	r2, #1
     ff4:	4631      	mov	r1, r6
     ff6:	4620      	mov	r0, r4
     ff8:	4b04      	ldr	r3, [pc, #16]	; (100c <FRAM_byteread+0x44>)
     ffa:	4798      	blx	r3
	
	return;
}
     ffc:	b002      	add	sp, #8
     ffe:	bd70      	pop	{r4, r5, r6, pc}
    1000:	20000b54 	.word	0x20000b54
    1004:	0000190d 	.word	0x0000190d
    1008:	00000f19 	.word	0x00000f19
    100c:	00000f3d 	.word	0x00000f3d

00001010 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    1010:	b538      	push	{r3, r4, r5, lr}
    1012:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1014:	4605      	mov	r5, r0
    1016:	b160      	cbz	r0, 1032 <adc_sync_init+0x22>
    1018:	b149      	cbz	r1, 102e <adc_sync_init+0x1e>
    101a:	2001      	movs	r0, #1
    101c:	2239      	movs	r2, #57	; 0x39
    101e:	4906      	ldr	r1, [pc, #24]	; (1038 <adc_sync_init+0x28>)
    1020:	4b06      	ldr	r3, [pc, #24]	; (103c <adc_sync_init+0x2c>)
    1022:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    1024:	4621      	mov	r1, r4
    1026:	4628      	mov	r0, r5
    1028:	4b05      	ldr	r3, [pc, #20]	; (1040 <adc_sync_init+0x30>)
    102a:	4798      	blx	r3
}
    102c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    102e:	2000      	movs	r0, #0
    1030:	e7f4      	b.n	101c <adc_sync_init+0xc>
    1032:	2000      	movs	r0, #0
    1034:	e7f2      	b.n	101c <adc_sync_init+0xc>
    1036:	bf00      	nop
    1038:	00007b2c 	.word	0x00007b2c
    103c:	000024c1 	.word	0x000024c1
    1040:	00002889 	.word	0x00002889

00001044 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1044:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    1048:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    104a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    104c:	f3bf 8f5f 	dmb	sy
    1050:	4770      	bx	lr

00001052 <atomic_leave_critical>:
    1052:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    1056:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1058:	f383 8810 	msr	PRIMASK, r3
    105c:	4770      	bx	lr

0000105e <leap_year>:
 *  \retval false  not leap year.
 *  \retval true  leap year.
 */
static bool leap_year(uint16_t year)
{
	if (year & 3) {
    105e:	f010 0f03 	tst.w	r0, #3
    1062:	d101      	bne.n	1068 <leap_year+0xa>
		return false;
	} else {
		return true;
    1064:	2001      	movs	r0, #1
	}
}
    1066:	4770      	bx	lr
		return false;
    1068:	2000      	movs	r0, #0
    106a:	4770      	bx	lr

0000106c <get_secs_in_month>:

/** \brief calculate the seconds in specified year/month
 *  \retval 0  month error.
 */
static uint32_t get_secs_in_month(uint32_t year, uint8_t month)
{
    106c:	b510      	push	{r4, lr}
    106e:	460c      	mov	r4, r1
	uint32_t sec_in_month = 0;

	if (leap_year(year)) {
    1070:	b280      	uxth	r0, r0
    1072:	4b14      	ldr	r3, [pc, #80]	; (10c4 <get_secs_in_month+0x58>)
    1074:	4798      	blx	r3
    1076:	b180      	cbz	r0, 109a <get_secs_in_month+0x2e>
		switch (month) {
    1078:	3c01      	subs	r4, #1
    107a:	2c0b      	cmp	r4, #11
    107c:	d807      	bhi.n	108e <get_secs_in_month+0x22>
    107e:	e8df f004 	tbb	[pc, r4]
    1082:	081d      	.short	0x081d
    1084:	0a1d0a1d 	.word	0x0a1d0a1d
    1088:	1d0a1d1d 	.word	0x1d0a1d1d
    108c:	1d0a      	.short	0x1d0a
	uint32_t sec_in_month = 0;
    108e:	2000      	movs	r0, #0
    1090:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_29DAYS;
    1092:	480d      	ldr	r0, [pc, #52]	; (10c8 <get_secs_in_month+0x5c>)
			break;
    1094:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
    1096:	480d      	ldr	r0, [pc, #52]	; (10cc <get_secs_in_month+0x60>)
			break;
    1098:	bd10      	pop	{r4, pc}
		default:
			break;
		}
	} else {
		switch (month) {
    109a:	3c01      	subs	r4, #1
    109c:	2c0b      	cmp	r4, #11
    109e:	d807      	bhi.n	10b0 <get_secs_in_month+0x44>
    10a0:	e8df f004 	tbb	[pc, r4]
    10a4:	0a0e080e 	.word	0x0a0e080e
    10a8:	0e0e0a0e 	.word	0x0e0e0a0e
    10ac:	0e0a0e0a 	.word	0x0e0a0e0a
	uint32_t sec_in_month = 0;
    10b0:	2000      	movs	r0, #0
    10b2:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_28DAYS;
    10b4:	4806      	ldr	r0, [pc, #24]	; (10d0 <get_secs_in_month+0x64>)
			break;
    10b6:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
    10b8:	4804      	ldr	r0, [pc, #16]	; (10cc <get_secs_in_month+0x60>)
			break;
    10ba:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
    10bc:	4805      	ldr	r0, [pc, #20]	; (10d4 <get_secs_in_month+0x68>)
    10be:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
    10c0:	4804      	ldr	r0, [pc, #16]	; (10d4 <get_secs_in_month+0x68>)
			break;
		}
	}

	return sec_in_month;
}
    10c2:	bd10      	pop	{r4, pc}
    10c4:	0000105f 	.word	0x0000105f
    10c8:	00263b80 	.word	0x00263b80
    10cc:	00278d00 	.word	0x00278d00
    10d0:	0024ea00 	.word	0x0024ea00
    10d4:	0028de80 	.word	0x0028de80

000010d8 <convert_timestamp_to_datetime>:

/** \brief convert timestamp to date/time
 */
static int32_t convert_timestamp_to_datetime(struct calendar_descriptor *const calendar, uint32_t ts,
                                             struct calendar_date_time *dt)
{
    10d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10dc:	460c      	mov	r4, r1
    10de:	4690      	mov	r8, r2
	uint32_t tmp, sec_in_year, sec_in_month;
	uint32_t tmp_year    = calendar->base_year;
    10e0:	6986      	ldr	r6, [r0, #24]
    10e2:	e004      	b.n	10ee <convert_timestamp_to_datetime+0x16>

	tmp = ts;

	/* Find year */
	while (true) {
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
    10e4:	4b20      	ldr	r3, [pc, #128]	; (1168 <convert_timestamp_to_datetime+0x90>)

		if (tmp >= sec_in_year) {
    10e6:	429c      	cmp	r4, r3
    10e8:	d309      	bcc.n	10fe <convert_timestamp_to_datetime+0x26>
			tmp -= sec_in_year;
    10ea:	1ae4      	subs	r4, r4, r3
			tmp_year++;
    10ec:	3601      	adds	r6, #1
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
    10ee:	b2b7      	uxth	r7, r6
    10f0:	4638      	mov	r0, r7
    10f2:	4b1e      	ldr	r3, [pc, #120]	; (116c <convert_timestamp_to_datetime+0x94>)
    10f4:	4798      	blx	r3
    10f6:	2800      	cmp	r0, #0
    10f8:	d0f4      	beq.n	10e4 <convert_timestamp_to_datetime+0xc>
    10fa:	4b1d      	ldr	r3, [pc, #116]	; (1170 <convert_timestamp_to_datetime+0x98>)
    10fc:	e7f3      	b.n	10e6 <convert_timestamp_to_datetime+0xe>
    10fe:	2501      	movs	r5, #1
			break;
		}
	}
	/* Find month of year */
	while (true) {
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
    1100:	4629      	mov	r1, r5
    1102:	4630      	mov	r0, r6
    1104:	4b1b      	ldr	r3, [pc, #108]	; (1174 <convert_timestamp_to_datetime+0x9c>)
    1106:	4798      	blx	r3

		if (tmp >= sec_in_month) {
    1108:	4284      	cmp	r4, r0
    110a:	d303      	bcc.n	1114 <convert_timestamp_to_datetime+0x3c>
			tmp -= sec_in_month;
    110c:	1a24      	subs	r4, r4, r0
			tmp_month++;
    110e:	3501      	adds	r5, #1
    1110:	b2ed      	uxtb	r5, r5
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
    1112:	e7f5      	b.n	1100 <convert_timestamp_to_datetime+0x28>
    1114:	2101      	movs	r1, #1
			break;
		}
	}
	/* Find day of month */
	while (true) {
		if (tmp >= SECS_IN_DAY) {
    1116:	4b18      	ldr	r3, [pc, #96]	; (1178 <convert_timestamp_to_datetime+0xa0>)
    1118:	429c      	cmp	r4, r3
    111a:	d906      	bls.n	112a <convert_timestamp_to_datetime+0x52>
			tmp -= SECS_IN_DAY;
    111c:	f5a4 34a8 	sub.w	r4, r4, #86016	; 0x15000
    1120:	f5a4 74c0 	sub.w	r4, r4, #384	; 0x180
			tmp_day++;
    1124:	3101      	adds	r1, #1
    1126:	b2c9      	uxtb	r1, r1
		if (tmp >= SECS_IN_DAY) {
    1128:	e7f5      	b.n	1116 <convert_timestamp_to_datetime+0x3e>
    112a:	2200      	movs	r2, #0
			break;
		}
	}
	/* Find hour of day */
	while (true) {
		if (tmp >= SECS_IN_HOUR) {
    112c:	f5b4 6f61 	cmp.w	r4, #3600	; 0xe10
    1130:	d304      	bcc.n	113c <convert_timestamp_to_datetime+0x64>
			tmp -= SECS_IN_HOUR;
    1132:	f5a4 6461 	sub.w	r4, r4, #3600	; 0xe10
			tmp_hour++;
    1136:	3201      	adds	r2, #1
    1138:	b2d2      	uxtb	r2, r2
		if (tmp >= SECS_IN_HOUR) {
    113a:	e7f7      	b.n	112c <convert_timestamp_to_datetime+0x54>
    113c:	2300      	movs	r3, #0
			break;
		}
	}
	/* Find minute in hour */
	while (true) {
		if (tmp >= SECS_IN_MINUTE) {
    113e:	2c3b      	cmp	r4, #59	; 0x3b
    1140:	d903      	bls.n	114a <convert_timestamp_to_datetime+0x72>
			tmp -= SECS_IN_MINUTE;
    1142:	3c3c      	subs	r4, #60	; 0x3c
			tmp_minutes++;
    1144:	3301      	adds	r3, #1
    1146:	b2db      	uxtb	r3, r3
		if (tmp >= SECS_IN_MINUTE) {
    1148:	e7f9      	b.n	113e <convert_timestamp_to_datetime+0x66>
		} else {
			break;
		}
	}

	dt->date.year  = tmp_year;
    114a:	f8a8 7006 	strh.w	r7, [r8, #6]
	dt->date.month = tmp_month;
    114e:	f888 5005 	strb.w	r5, [r8, #5]
	dt->date.day   = tmp_day;
    1152:	f888 1004 	strb.w	r1, [r8, #4]
	dt->time.hour  = tmp_hour;
    1156:	f888 2002 	strb.w	r2, [r8, #2]
	dt->time.min   = tmp_minutes;
    115a:	f888 3001 	strb.w	r3, [r8, #1]
	dt->time.sec   = tmp;
    115e:	f888 4000 	strb.w	r4, [r8]

	return ERR_NONE;
}
    1162:	2000      	movs	r0, #0
    1164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1168:	01e13380 	.word	0x01e13380
    116c:	0000105f 	.word	0x0000105f
    1170:	01e28500 	.word	0x01e28500
    1174:	0000106d 	.word	0x0000106d
    1178:	0001517f 	.word	0x0001517f

0000117c <convert_datetime_to_timestamp>:

/** \brief convert date/time to timestamp
 *  \return timestamp
 */
static uint32_t convert_datetime_to_timestamp(struct calendar_descriptor *const calendar, struct calendar_date_time *dt)
{
    117c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1180:	b083      	sub	sp, #12
	uint32_t tmp = 0;
	uint32_t i   = 0;
	uint8_t  year, month, day, hour, minutes, seconds;

	year    = dt->date.year - calendar->base_year;
    1182:	88cf      	ldrh	r7, [r1, #6]
    1184:	b2fe      	uxtb	r6, r7
    1186:	f8d0 9018 	ldr.w	r9, [r0, #24]
    118a:	fa5f f389 	uxtb.w	r3, r9
    118e:	1af6      	subs	r6, r6, r3
    1190:	b2f6      	uxtb	r6, r6
	month   = dt->date.month;
    1192:	f891 8005 	ldrb.w	r8, [r1, #5]
	day     = dt->date.day;
    1196:	790b      	ldrb	r3, [r1, #4]
    1198:	9300      	str	r3, [sp, #0]
	hour    = dt->time.hour;
    119a:	788b      	ldrb	r3, [r1, #2]
    119c:	9301      	str	r3, [sp, #4]
	minutes = dt->time.min;
    119e:	f891 a001 	ldrb.w	sl, [r1, #1]
	seconds = dt->time.sec;
    11a2:	f891 b000 	ldrb.w	fp, [r1]

	/* tot up year field */
	for (i = 0; i < year; ++i) {
    11a6:	2500      	movs	r5, #0
	uint32_t tmp = 0;
    11a8:	462c      	mov	r4, r5
	for (i = 0; i < year; ++i) {
    11aa:	e006      	b.n	11ba <convert_datetime_to_timestamp+0x3e>
		if (leap_year(calendar->base_year + i)) {
			tmp += SECS_IN_LEAP_YEAR;
		} else {
			tmp += SECS_IN_NON_LEAP_YEAR;
    11ac:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    11b0:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    11b4:	f504 74c0 	add.w	r4, r4, #384	; 0x180
	for (i = 0; i < year; ++i) {
    11b8:	3501      	adds	r5, #1
    11ba:	42b5      	cmp	r5, r6
    11bc:	d20b      	bcs.n	11d6 <convert_datetime_to_timestamp+0x5a>
		if (leap_year(calendar->base_year + i)) {
    11be:	eb09 0005 	add.w	r0, r9, r5
    11c2:	b280      	uxth	r0, r0
    11c4:	4b12      	ldr	r3, [pc, #72]	; (1210 <convert_datetime_to_timestamp+0x94>)
    11c6:	4798      	blx	r3
    11c8:	2800      	cmp	r0, #0
    11ca:	d0ef      	beq.n	11ac <convert_datetime_to_timestamp+0x30>
			tmp += SECS_IN_LEAP_YEAR;
    11cc:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    11d0:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    11d4:	e7f0      	b.n	11b8 <convert_datetime_to_timestamp+0x3c>
    11d6:	2501      	movs	r5, #1
    11d8:	e005      	b.n	11e6 <convert_datetime_to_timestamp+0x6a>
		}
	}

	/* tot up month field */
	for (i = 1; i < month; ++i) {
		tmp += get_secs_in_month(dt->date.year, i);
    11da:	b2e9      	uxtb	r1, r5
    11dc:	4638      	mov	r0, r7
    11de:	4b0d      	ldr	r3, [pc, #52]	; (1214 <convert_datetime_to_timestamp+0x98>)
    11e0:	4798      	blx	r3
    11e2:	4404      	add	r4, r0
	for (i = 1; i < month; ++i) {
    11e4:	3501      	adds	r5, #1
    11e6:	4545      	cmp	r5, r8
    11e8:	d3f7      	bcc.n	11da <convert_datetime_to_timestamp+0x5e>
	}

	/* tot up day/hour/minute/second fields */
	tmp += (day - 1) * SECS_IN_DAY;
    11ea:	9b00      	ldr	r3, [sp, #0]
    11ec:	1e58      	subs	r0, r3, #1
    11ee:	4b0a      	ldr	r3, [pc, #40]	; (1218 <convert_datetime_to_timestamp+0x9c>)
    11f0:	fb03 4000 	mla	r0, r3, r0, r4
	tmp += hour * SECS_IN_HOUR;
    11f4:	f44f 6461 	mov.w	r4, #3600	; 0xe10
    11f8:	9b01      	ldr	r3, [sp, #4]
    11fa:	fb04 0003 	mla	r0, r4, r3, r0
	tmp += minutes * SECS_IN_MINUTE;
    11fe:	ebca 1a0a 	rsb	sl, sl, sl, lsl #4
    1202:	ea4f 048a 	mov.w	r4, sl, lsl #2
    1206:	4420      	add	r0, r4
	tmp += seconds;

	return tmp;
}
    1208:	4458      	add	r0, fp
    120a:	b003      	add	sp, #12
    120c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1210:	0000105f 	.word	0x0000105f
    1214:	0000106d 	.word	0x0000106d
    1218:	00015180 	.word	0x00015180

0000121c <calibrate_timestamp>:

/** \brief calibrate timestamp to make desired timestamp ahead of current timestamp
 */
static void calibrate_timestamp(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm,
                                struct calendar_alarm *current_dt)
{
    121c:	b538      	push	{r3, r4, r5, lr}
    121e:	460d      	mov	r5, r1
	uint32_t alarm_ts;
	uint32_t current_ts = current_dt->cal_alarm.timestamp;
    1220:	68d1      	ldr	r1, [r2, #12]

	alarm_ts = alarm->cal_alarm.timestamp;
    1222:	68ec      	ldr	r4, [r5, #12]

	/* calibrate timestamp */
	switch (alarm->cal_alarm.option) {
    1224:	7c2b      	ldrb	r3, [r5, #16]
    1226:	3b01      	subs	r3, #1
    1228:	2b04      	cmp	r3, #4
    122a:	d807      	bhi.n	123c <calibrate_timestamp+0x20>
    122c:	e8df f003 	tbb	[pc, r3]
    1230:	140d0803 	.word	0x140d0803
    1234:	1c          	.byte	0x1c
    1235:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:

		if (alarm_ts <= current_ts) {
    1236:	42a1      	cmp	r1, r4
    1238:	d300      	bcc.n	123c <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_MINUTE;
    123a:	343c      	adds	r4, #60	; 0x3c
	default:
		break;
	}

	/* desired timestamp after calibration */
	alarm->cal_alarm.timestamp = alarm_ts;
    123c:	60ec      	str	r4, [r5, #12]
    123e:	bd38      	pop	{r3, r4, r5, pc}
		if (alarm_ts <= current_ts) {
    1240:	42a1      	cmp	r1, r4
    1242:	d3fb      	bcc.n	123c <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_HOUR;
    1244:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
    1248:	e7f8      	b.n	123c <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    124a:	42a1      	cmp	r1, r4
    124c:	d3f6      	bcc.n	123c <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_DAY;
    124e:	f504 34a8 	add.w	r4, r4, #86016	; 0x15000
    1252:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    1256:	e7f1      	b.n	123c <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    1258:	42a1      	cmp	r1, r4
    125a:	d3ef      	bcc.n	123c <calibrate_timestamp+0x20>
			alarm_ts += get_secs_in_month(current_dt->cal_alarm.datetime.date.year,
    125c:	7a51      	ldrb	r1, [r2, #9]
    125e:	8950      	ldrh	r0, [r2, #10]
    1260:	4b0a      	ldr	r3, [pc, #40]	; (128c <calibrate_timestamp+0x70>)
    1262:	4798      	blx	r3
    1264:	4404      	add	r4, r0
    1266:	e7e9      	b.n	123c <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    1268:	42a1      	cmp	r1, r4
    126a:	d3e7      	bcc.n	123c <calibrate_timestamp+0x20>
			if (leap_year(current_dt->cal_alarm.datetime.date.year)) {
    126c:	8950      	ldrh	r0, [r2, #10]
    126e:	4b08      	ldr	r3, [pc, #32]	; (1290 <calibrate_timestamp+0x74>)
    1270:	4798      	blx	r3
    1272:	b930      	cbnz	r0, 1282 <calibrate_timestamp+0x66>
				alarm_ts += SECS_IN_NON_LEAP_YEAR;
    1274:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    1278:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    127c:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    1280:	e7dc      	b.n	123c <calibrate_timestamp+0x20>
				alarm_ts += SECS_IN_LEAP_YEAR;
    1282:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    1286:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    128a:	e7d7      	b.n	123c <calibrate_timestamp+0x20>
    128c:	0000106d 	.word	0x0000106d
    1290:	0000105f 	.word	0x0000105f

00001294 <fill_alarm>:
}

/** \brief complete alarm to absolute date/time, then fill up the timestamp
 */
static void fill_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm)
{
    1294:	b570      	push	{r4, r5, r6, lr}
    1296:	b086      	sub	sp, #24
    1298:	4605      	mov	r5, r0
    129a:	460c      	mov	r4, r1
	struct calendar_alarm current_dt;
	uint32_t              tmp, current_ts;

	/* get current date/time */
	current_ts = _calendar_get_counter(&calendar->device);
    129c:	4b2a      	ldr	r3, [pc, #168]	; (1348 <fill_alarm+0xb4>)
    129e:	4798      	blx	r3
    12a0:	4606      	mov	r6, r0
	convert_timestamp_to_datetime(calendar, current_ts, &current_dt.cal_alarm.datetime);
    12a2:	aa01      	add	r2, sp, #4
    12a4:	4601      	mov	r1, r0
    12a6:	4628      	mov	r0, r5
    12a8:	4b28      	ldr	r3, [pc, #160]	; (134c <fill_alarm+0xb8>)
    12aa:	4798      	blx	r3

	current_dt.cal_alarm.timestamp = current_ts;
    12ac:	9603      	str	r6, [sp, #12]

	/* complete alarm */
	switch (alarm->cal_alarm.option) {
    12ae:	7c23      	ldrb	r3, [r4, #16]
    12b0:	3b01      	subs	r3, #1
    12b2:	2b04      	cmp	r3, #4
    12b4:	d813      	bhi.n	12de <fill_alarm+0x4a>
    12b6:	e8df f003 	tbb	[pc, r3]
    12ba:	2403      	.short	0x2403
    12bc:	3b31      	.short	0x3b31
    12be:	42          	.byte	0x42
    12bf:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    12c0:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    12c4:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    12c6:	f89d 3009 	ldrb.w	r3, [sp, #9]
    12ca:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    12cc:	f89d 3008 	ldrb.w	r3, [sp, #8]
    12d0:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    12d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    12d6:	71a3      	strb	r3, [r4, #6]
		alarm->cal_alarm.datetime.time.min   = current_dt.cal_alarm.datetime.time.min;
    12d8:	f89d 3005 	ldrb.w	r3, [sp, #5]
    12dc:	7163      	strb	r3, [r4, #5]
	default:
		break;
	}

	/* fill up the timestamp */
	tmp                        = convert_datetime_to_timestamp(calendar, &alarm->cal_alarm.datetime);
    12de:	1d26      	adds	r6, r4, #4
    12e0:	4631      	mov	r1, r6
    12e2:	4628      	mov	r0, r5
    12e4:	4b1a      	ldr	r3, [pc, #104]	; (1350 <fill_alarm+0xbc>)
    12e6:	4798      	blx	r3
	alarm->cal_alarm.timestamp = tmp;
    12e8:	60e0      	str	r0, [r4, #12]

	/* calibrate the timestamp */
	calibrate_timestamp(calendar, alarm, &current_dt);
    12ea:	466a      	mov	r2, sp
    12ec:	4621      	mov	r1, r4
    12ee:	4628      	mov	r0, r5
    12f0:	4b18      	ldr	r3, [pc, #96]	; (1354 <fill_alarm+0xc0>)
    12f2:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, alarm->cal_alarm.timestamp, &alarm->cal_alarm.datetime);
    12f4:	4632      	mov	r2, r6
    12f6:	68e1      	ldr	r1, [r4, #12]
    12f8:	4628      	mov	r0, r5
    12fa:	4b14      	ldr	r3, [pc, #80]	; (134c <fill_alarm+0xb8>)
    12fc:	4798      	blx	r3
}
    12fe:	b006      	add	sp, #24
    1300:	bd70      	pop	{r4, r5, r6, pc}
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1302:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1306:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1308:	f89d 3009 	ldrb.w	r3, [sp, #9]
    130c:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    130e:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1312:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    1314:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1318:	71a3      	strb	r3, [r4, #6]
		break;
    131a:	e7e0      	b.n	12de <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    131c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1320:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1322:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1326:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    1328:	f89d 3008 	ldrb.w	r3, [sp, #8]
    132c:	7223      	strb	r3, [r4, #8]
		break;
    132e:	e7d6      	b.n	12de <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1330:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1334:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1336:	f89d 3009 	ldrb.w	r3, [sp, #9]
    133a:	7263      	strb	r3, [r4, #9]
		break;
    133c:	e7cf      	b.n	12de <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year = current_dt.cal_alarm.datetime.date.year;
    133e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1342:	8163      	strh	r3, [r4, #10]
		break;
    1344:	e7cb      	b.n	12de <fill_alarm+0x4a>
    1346:	bf00      	nop
    1348:	00003069 	.word	0x00003069
    134c:	000010d9 	.word	0x000010d9
    1350:	0000117d 	.word	0x0000117d
    1354:	0000121d 	.word	0x0000121d

00001358 <calendar_add_new_alarm>:

/** \brief add new alarm into the list in ascending order
 */
static int32_t calendar_add_new_alarm(struct list_descriptor *list, struct calendar_alarm *alarm)
{
    1358:	b570      	push	{r4, r5, r6, lr}
    135a:	4606      	mov	r6, r0
    135c:	460c      	mov	r4, r1
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    135e:	6805      	ldr	r5, [r0, #0]

	/*get the head of alarms list*/
	head = (struct calendar_alarm *)list_get_head(list);

	/*if head is null, insert new alarm as head*/
	if (!head) {
    1360:	b14d      	cbz	r5, 1376 <calendar_add_new_alarm+0x1e>
    1362:	462b      	mov	r3, r5
    1364:	2000      	movs	r0, #0
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
		return ERR_NONE;
	}

	/*insert the new alarm in accending order, the head will be invoked firstly */
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    1366:	b173      	cbz	r3, 1386 <calendar_add_new_alarm+0x2e>
		if (alarm->cal_alarm.timestamp <= it->cal_alarm.timestamp) {
    1368:	68e1      	ldr	r1, [r4, #12]
    136a:	68da      	ldr	r2, [r3, #12]
    136c:	4291      	cmp	r1, r2
    136e:	d90a      	bls.n	1386 <calendar_add_new_alarm+0x2e>
			break;
		}

		prev = it;
    1370:	4618      	mov	r0, r3
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    1372:	681b      	ldr	r3, [r3, #0]
    1374:	e7f7      	b.n	1366 <calendar_add_new_alarm+0xe>
		list_insert_as_head(list, alarm);
    1376:	4b0c      	ldr	r3, [pc, #48]	; (13a8 <calendar_add_new_alarm+0x50>)
    1378:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    137a:	68e1      	ldr	r1, [r4, #12]
    137c:	f1a6 0014 	sub.w	r0, r6, #20
    1380:	4b0a      	ldr	r3, [pc, #40]	; (13ac <calendar_add_new_alarm+0x54>)
    1382:	4798      	blx	r3
		return ERR_NONE;
    1384:	e004      	b.n	1390 <calendar_add_new_alarm+0x38>
	}

	/*insert new alarm into the list */
	if (it == head) {
    1386:	42ab      	cmp	r3, r5
    1388:	d004      	beq.n	1394 <calendar_add_new_alarm+0x3c>
		list_insert_as_head(list, alarm);
		/*get the head and set it into register*/
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);

	} else {
		list_insert_after(prev, alarm);
    138a:	4621      	mov	r1, r4
    138c:	4b08      	ldr	r3, [pc, #32]	; (13b0 <calendar_add_new_alarm+0x58>)
    138e:	4798      	blx	r3
	}

	return ERR_NONE;
}
    1390:	2000      	movs	r0, #0
    1392:	bd70      	pop	{r4, r5, r6, pc}
		list_insert_as_head(list, alarm);
    1394:	4621      	mov	r1, r4
    1396:	4630      	mov	r0, r6
    1398:	4b03      	ldr	r3, [pc, #12]	; (13a8 <calendar_add_new_alarm+0x50>)
    139a:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    139c:	68e1      	ldr	r1, [r4, #12]
    139e:	f1a6 0014 	sub.w	r0, r6, #20
    13a2:	4b02      	ldr	r3, [pc, #8]	; (13ac <calendar_add_new_alarm+0x54>)
    13a4:	4798      	blx	r3
    13a6:	e7f3      	b.n	1390 <calendar_add_new_alarm+0x38>
    13a8:	000024dd 	.word	0x000024dd
    13ac:	0000309d 	.word	0x0000309d
    13b0:	00002509 	.word	0x00002509

000013b4 <calendar_alarm>:
{
	struct calendar_descriptor *calendar = CONTAINER_OF(dev, struct calendar_descriptor, device);

	struct calendar_alarm *head, *it, current_dt;

	if ((calendar->flags & SET_ALARM_BUSY) || (calendar->flags & PROCESS_ALARM_BUSY)) {
    13b4:	7f03      	ldrb	r3, [r0, #28]
    13b6:	f013 0f03 	tst.w	r3, #3
    13ba:	d003      	beq.n	13c4 <calendar_alarm+0x10>
		calendar->flags |= PROCESS_ALARM_BUSY;
    13bc:	f043 0302 	orr.w	r3, r3, #2
    13c0:	7703      	strb	r3, [r0, #28]
		return;
    13c2:	4770      	bx	lr
{
    13c4:	b570      	push	{r4, r5, r6, lr}
    13c6:	b086      	sub	sp, #24
    13c8:	4605      	mov	r5, r0
	}

	/* get current timestamp */
	current_dt.cal_alarm.timestamp = _calendar_get_counter(dev);
    13ca:	4b1c      	ldr	r3, [pc, #112]	; (143c <calendar_alarm+0x88>)
    13cc:	4798      	blx	r3
    13ce:	9003      	str	r0, [sp, #12]
    13d0:	696c      	ldr	r4, [r5, #20]

	/* get the head */
	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);
	ASSERT(head);
    13d2:	f44f 72ce 	mov.w	r2, #412	; 0x19c
    13d6:	491a      	ldr	r1, [pc, #104]	; (1440 <calendar_alarm+0x8c>)
    13d8:	1c20      	adds	r0, r4, #0
    13da:	bf18      	it	ne
    13dc:	2001      	movne	r0, #1
    13de:	4b19      	ldr	r3, [pc, #100]	; (1444 <calendar_alarm+0x90>)
    13e0:	4798      	blx	r3

	/* remove all alarms and invoke them*/
	for (it = head; it; it = (struct calendar_alarm *)list_get_head(&calendar->alarms)) {
    13e2:	e000      	b.n	13e6 <calendar_alarm+0x32>
    13e4:	696c      	ldr	r4, [r5, #20]
    13e6:	b1ec      	cbz	r4, 1424 <calendar_alarm+0x70>
		/* check the timestamp with current timestamp*/
		if (it->cal_alarm.timestamp <= current_dt.cal_alarm.timestamp) {
    13e8:	68e2      	ldr	r2, [r4, #12]
    13ea:	9b03      	ldr	r3, [sp, #12]
    13ec:	429a      	cmp	r2, r3
    13ee:	d819      	bhi.n	1424 <calendar_alarm+0x70>
			list_remove_head(&calendar->alarms);
    13f0:	f105 0614 	add.w	r6, r5, #20
    13f4:	4630      	mov	r0, r6
    13f6:	4b14      	ldr	r3, [pc, #80]	; (1448 <calendar_alarm+0x94>)
    13f8:	4798      	blx	r3
			it->callback(calendar);
    13fa:	6963      	ldr	r3, [r4, #20]
    13fc:	4628      	mov	r0, r5
    13fe:	4798      	blx	r3

			if (it->cal_alarm.mode == REPEAT) {
    1400:	7c63      	ldrb	r3, [r4, #17]
    1402:	2b02      	cmp	r3, #2
    1404:	d1ee      	bne.n	13e4 <calendar_alarm+0x30>
				calibrate_timestamp(calendar, it, &current_dt);
    1406:	466a      	mov	r2, sp
    1408:	4621      	mov	r1, r4
    140a:	4628      	mov	r0, r5
    140c:	4b0f      	ldr	r3, [pc, #60]	; (144c <calendar_alarm+0x98>)
    140e:	4798      	blx	r3
				convert_timestamp_to_datetime(calendar, it->cal_alarm.timestamp, &it->cal_alarm.datetime);
    1410:	1d22      	adds	r2, r4, #4
    1412:	68e1      	ldr	r1, [r4, #12]
    1414:	4628      	mov	r0, r5
    1416:	4b0e      	ldr	r3, [pc, #56]	; (1450 <calendar_alarm+0x9c>)
    1418:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, it);
    141a:	4621      	mov	r1, r4
    141c:	4630      	mov	r0, r6
    141e:	4b0d      	ldr	r3, [pc, #52]	; (1454 <calendar_alarm+0xa0>)
    1420:	4798      	blx	r3
    1422:	e7df      	b.n	13e4 <calendar_alarm+0x30>
			break;
		}
	}

	/*if no alarm in the list, register null */
	if (!it) {
    1424:	b12c      	cbz	r4, 1432 <calendar_alarm+0x7e>
		_calendar_register_callback(&calendar->device, NULL);
		return;
	}

	/*put the new head into register */
	_calendar_set_comp(&calendar->device, it->cal_alarm.timestamp);
    1426:	68e1      	ldr	r1, [r4, #12]
    1428:	4628      	mov	r0, r5
    142a:	4b0b      	ldr	r3, [pc, #44]	; (1458 <calendar_alarm+0xa4>)
    142c:	4798      	blx	r3
}
    142e:	b006      	add	sp, #24
    1430:	bd70      	pop	{r4, r5, r6, pc}
		_calendar_register_callback(&calendar->device, NULL);
    1432:	2100      	movs	r1, #0
    1434:	4628      	mov	r0, r5
    1436:	4b09      	ldr	r3, [pc, #36]	; (145c <calendar_alarm+0xa8>)
    1438:	4798      	blx	r3
		return;
    143a:	e7f8      	b.n	142e <calendar_alarm+0x7a>
    143c:	00003069 	.word	0x00003069
    1440:	00007b48 	.word	0x00007b48
    1444:	000024c1 	.word	0x000024c1
    1448:	00002551 	.word	0x00002551
    144c:	0000121d 	.word	0x0000121d
    1450:	000010d9 	.word	0x000010d9
    1454:	00001359 	.word	0x00001359
    1458:	0000309d 	.word	0x0000309d
    145c:	000030d5 	.word	0x000030d5

00001460 <calendar_init>:

/** \brief Initialize Calendar
 */
int32_t calendar_init(struct calendar_descriptor *const calendar, const void *hw)
{
    1460:	b538      	push	{r3, r4, r5, lr}
    1462:	460d      	mov	r5, r1
	int32_t ret = 0;

	/* Sanity check arguments */
	ASSERT(calendar);
    1464:	4604      	mov	r4, r0
    1466:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
    146a:	490b      	ldr	r1, [pc, #44]	; (1498 <calendar_init+0x38>)
    146c:	3000      	adds	r0, #0
    146e:	bf18      	it	ne
    1470:	2001      	movne	r0, #1
    1472:	4b0a      	ldr	r3, [pc, #40]	; (149c <calendar_init+0x3c>)
    1474:	4798      	blx	r3

	if (calendar->device.hw == hw) {
    1476:	6823      	ldr	r3, [r4, #0]
    1478:	42ab      	cmp	r3, r5
    147a:	d008      	beq.n	148e <calendar_init+0x2e>
		/* Already initialized with current configuration */
		return ERR_NONE;
	} else if (calendar->device.hw != NULL) {
    147c:	b94b      	cbnz	r3, 1492 <calendar_init+0x32>
		/* Initialized with another configuration */
		return ERR_ALREADY_INITIALIZED;
	}
	calendar->device.hw = (void *)hw;
    147e:	6025      	str	r5, [r4, #0]
	ret                 = _calendar_init(&calendar->device);
    1480:	4620      	mov	r0, r4
    1482:	4b07      	ldr	r3, [pc, #28]	; (14a0 <calendar_init+0x40>)
    1484:	4798      	blx	r3
	calendar->base_year = DEFAULT_BASE_YEAR;
    1486:	f240 73b2 	movw	r3, #1970	; 0x7b2
    148a:	61a3      	str	r3, [r4, #24]

	return ret;
    148c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NONE;
    148e:	2000      	movs	r0, #0
    1490:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_ALREADY_INITIALIZED;
    1492:	f06f 0011 	mvn.w	r0, #17
}
    1496:	bd38      	pop	{r3, r4, r5, pc}
    1498:	00007b48 	.word	0x00007b48
    149c:	000024c1 	.word	0x000024c1
    14a0:	00002f55 	.word	0x00002f55

000014a4 <calendar_enable>:
}

/** \brief Enable the Calendar
 */
int32_t calendar_enable(struct calendar_descriptor *const calendar)
{
    14a4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(calendar);
    14a6:	4604      	mov	r4, r0
    14a8:	f240 12e5 	movw	r2, #485	; 0x1e5
    14ac:	4905      	ldr	r1, [pc, #20]	; (14c4 <calendar_enable+0x20>)
    14ae:	3000      	adds	r0, #0
    14b0:	bf18      	it	ne
    14b2:	2001      	movne	r0, #1
    14b4:	4b04      	ldr	r3, [pc, #16]	; (14c8 <calendar_enable+0x24>)
    14b6:	4798      	blx	r3

	_calendar_enable(&calendar->device);
    14b8:	4620      	mov	r0, r4
    14ba:	4b04      	ldr	r3, [pc, #16]	; (14cc <calendar_enable+0x28>)
    14bc:	4798      	blx	r3

	return ERR_NONE;
}
    14be:	2000      	movs	r0, #0
    14c0:	bd10      	pop	{r4, pc}
    14c2:	bf00      	nop
    14c4:	00007b48 	.word	0x00007b48
    14c8:	000024c1 	.word	0x000024c1
    14cc:	00002ff1 	.word	0x00002ff1

000014d0 <calendar_set_time>:
}

/** \brief Set time for calendar
 */
int32_t calendar_set_time(struct calendar_descriptor *const calendar, struct calendar_time *const p_calendar_time)
{
    14d0:	b530      	push	{r4, r5, lr}
    14d2:	b083      	sub	sp, #12
    14d4:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    14d6:	4604      	mov	r4, r0
    14d8:	f44f 7203 	mov.w	r2, #524	; 0x20c
    14dc:	4910      	ldr	r1, [pc, #64]	; (1520 <calendar_set_time+0x50>)
    14de:	3000      	adds	r0, #0
    14e0:	bf18      	it	ne
    14e2:	2001      	movne	r0, #1
    14e4:	4b0f      	ldr	r3, [pc, #60]	; (1524 <calendar_set_time+0x54>)
    14e6:	4798      	blx	r3

	/* convert time to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    14e8:	4620      	mov	r0, r4
    14ea:	4b0f      	ldr	r3, [pc, #60]	; (1528 <calendar_set_time+0x58>)
    14ec:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    14ee:	466a      	mov	r2, sp
    14f0:	4601      	mov	r1, r0
    14f2:	4620      	mov	r0, r4
    14f4:	4b0d      	ldr	r3, [pc, #52]	; (152c <calendar_set_time+0x5c>)
    14f6:	4798      	blx	r3
	dt.time.sec  = p_calendar_time->sec;
    14f8:	782b      	ldrb	r3, [r5, #0]
    14fa:	f88d 3000 	strb.w	r3, [sp]
	dt.time.min  = p_calendar_time->min;
    14fe:	786b      	ldrb	r3, [r5, #1]
    1500:	f88d 3001 	strb.w	r3, [sp, #1]
	dt.time.hour = p_calendar_time->hour;
    1504:	78ab      	ldrb	r3, [r5, #2]
    1506:	f88d 3002 	strb.w	r3, [sp, #2]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    150a:	4669      	mov	r1, sp
    150c:	4620      	mov	r0, r4
    150e:	4b08      	ldr	r3, [pc, #32]	; (1530 <calendar_set_time+0x60>)
    1510:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    1512:	4601      	mov	r1, r0
    1514:	4620      	mov	r0, r4
    1516:	4b07      	ldr	r3, [pc, #28]	; (1534 <calendar_set_time+0x64>)
    1518:	4798      	blx	r3

	return ERR_NONE;
}
    151a:	2000      	movs	r0, #0
    151c:	b003      	add	sp, #12
    151e:	bd30      	pop	{r4, r5, pc}
    1520:	00007b48 	.word	0x00007b48
    1524:	000024c1 	.word	0x000024c1
    1528:	00003069 	.word	0x00003069
    152c:	000010d9 	.word	0x000010d9
    1530:	0000117d 	.word	0x0000117d
    1534:	00003031 	.word	0x00003031

00001538 <calendar_set_date>:

/** \brief Set date for calendar
 */
int32_t calendar_set_date(struct calendar_descriptor *const calendar, struct calendar_date *const p_calendar_date)
{
    1538:	b530      	push	{r4, r5, lr}
    153a:	b083      	sub	sp, #12
    153c:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    153e:	4604      	mov	r4, r0
    1540:	f44f 7209 	mov.w	r2, #548	; 0x224
    1544:	4910      	ldr	r1, [pc, #64]	; (1588 <calendar_set_date+0x50>)
    1546:	3000      	adds	r0, #0
    1548:	bf18      	it	ne
    154a:	2001      	movne	r0, #1
    154c:	4b0f      	ldr	r3, [pc, #60]	; (158c <calendar_set_date+0x54>)
    154e:	4798      	blx	r3

	/* convert date to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    1550:	4620      	mov	r0, r4
    1552:	4b0f      	ldr	r3, [pc, #60]	; (1590 <calendar_set_date+0x58>)
    1554:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    1556:	466a      	mov	r2, sp
    1558:	4601      	mov	r1, r0
    155a:	4620      	mov	r0, r4
    155c:	4b0d      	ldr	r3, [pc, #52]	; (1594 <calendar_set_date+0x5c>)
    155e:	4798      	blx	r3
	dt.date.day   = p_calendar_date->day;
    1560:	782b      	ldrb	r3, [r5, #0]
    1562:	f88d 3004 	strb.w	r3, [sp, #4]
	dt.date.month = p_calendar_date->month;
    1566:	786b      	ldrb	r3, [r5, #1]
    1568:	f88d 3005 	strb.w	r3, [sp, #5]
	dt.date.year  = p_calendar_date->year;
    156c:	886b      	ldrh	r3, [r5, #2]
    156e:	f8ad 3006 	strh.w	r3, [sp, #6]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    1572:	4669      	mov	r1, sp
    1574:	4620      	mov	r0, r4
    1576:	4b08      	ldr	r3, [pc, #32]	; (1598 <calendar_set_date+0x60>)
    1578:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    157a:	4601      	mov	r1, r0
    157c:	4620      	mov	r0, r4
    157e:	4b07      	ldr	r3, [pc, #28]	; (159c <calendar_set_date+0x64>)
    1580:	4798      	blx	r3

	return ERR_NONE;
}
    1582:	2000      	movs	r0, #0
    1584:	b003      	add	sp, #12
    1586:	bd30      	pop	{r4, r5, pc}
    1588:	00007b48 	.word	0x00007b48
    158c:	000024c1 	.word	0x000024c1
    1590:	00003069 	.word	0x00003069
    1594:	000010d9 	.word	0x000010d9
    1598:	0000117d 	.word	0x0000117d
    159c:	00003031 	.word	0x00003031

000015a0 <calendar_set_alarm>:

/** \brief Set alarm for calendar
 */
int32_t calendar_set_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *const alarm,
                           calendar_cb_alarm_t callback)
{
    15a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    15a4:	b082      	sub	sp, #8
    15a6:	460d      	mov	r5, r1
    15a8:	4690      	mov	r8, r2
	struct calendar_alarm *head;

	/* Sanity check arguments */
	ASSERT(calendar);
    15aa:	4f37      	ldr	r7, [pc, #220]	; (1688 <calendar_set_alarm+0xe8>)
    15ac:	4604      	mov	r4, r0
    15ae:	f44f 7213 	mov.w	r2, #588	; 0x24c
    15b2:	4639      	mov	r1, r7
    15b4:	3000      	adds	r0, #0
    15b6:	bf18      	it	ne
    15b8:	2001      	movne	r0, #1
    15ba:	4e34      	ldr	r6, [pc, #208]	; (168c <calendar_set_alarm+0xec>)
    15bc:	47b0      	blx	r6
	ASSERT(alarm);
    15be:	f240 224d 	movw	r2, #589	; 0x24d
    15c2:	4639      	mov	r1, r7
    15c4:	1c28      	adds	r0, r5, #0
    15c6:	bf18      	it	ne
    15c8:	2001      	movne	r0, #1
    15ca:	47b0      	blx	r6

	alarm->callback = callback;
    15cc:	f8c5 8014 	str.w	r8, [r5, #20]

	fill_alarm(calendar, alarm);
    15d0:	4629      	mov	r1, r5
    15d2:	4620      	mov	r0, r4
    15d4:	4b2e      	ldr	r3, [pc, #184]	; (1690 <calendar_set_alarm+0xf0>)
    15d6:	4798      	blx	r3

	calendar->flags |= SET_ALARM_BUSY;
    15d8:	7f23      	ldrb	r3, [r4, #28]
    15da:	f043 0301 	orr.w	r3, r3, #1
    15de:	7723      	strb	r3, [r4, #28]
    15e0:	6963      	ldr	r3, [r4, #20]

	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);

	if (head != NULL) {
    15e2:	2b00      	cmp	r3, #0
    15e4:	d042      	beq.n	166c <calendar_set_alarm+0xcc>
		/* already added */
		if (is_list_element(&calendar->alarms, alarm)) {
    15e6:	f104 0614 	add.w	r6, r4, #20
    15ea:	4629      	mov	r1, r5
    15ec:	4630      	mov	r0, r6
    15ee:	4b29      	ldr	r3, [pc, #164]	; (1694 <calendar_set_alarm+0xf4>)
    15f0:	4798      	blx	r3
    15f2:	b328      	cbz	r0, 1640 <calendar_set_alarm+0xa0>
			if (callback == NULL) {
    15f4:	f1b8 0f00 	cmp.w	r8, #0
    15f8:	d016      	beq.n	1628 <calendar_set_alarm+0x88>
				if (!list_get_head(&calendar->alarms)) {
					_calendar_register_callback(&calendar->device, NULL);
				}
			} else {
				/* re-add */
				list_delete_element(&calendar->alarms, alarm);
    15fa:	4629      	mov	r1, r5
    15fc:	4630      	mov	r0, r6
    15fe:	4b26      	ldr	r3, [pc, #152]	; (1698 <calendar_set_alarm+0xf8>)
    1600:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, alarm);
    1602:	4629      	mov	r1, r5
    1604:	4630      	mov	r0, r6
    1606:	4b25      	ldr	r3, [pc, #148]	; (169c <calendar_set_alarm+0xfc>)
    1608:	4798      	blx	r3
			}
		} else if (callback != NULL) {
			calendar_add_new_alarm(&calendar->alarms, alarm);
		}

		calendar->flags &= ~SET_ALARM_BUSY;
    160a:	7f23      	ldrb	r3, [r4, #28]
    160c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    1610:	7723      	strb	r3, [r4, #28]

		if (calendar->flags & PROCESS_ALARM_BUSY) {
    1612:	f013 0f02 	tst.w	r3, #2
    1616:	d11b      	bne.n	1650 <calendar_set_alarm+0xb0>
		/* if head is NULL, Register callback*/
		_calendar_register_callback(&calendar->device, calendar_alarm);
		calendar_add_new_alarm(&calendar->alarms, alarm);
	}

	calendar->flags &= ~SET_ALARM_BUSY;
    1618:	7f23      	ldrb	r3, [r4, #28]
    161a:	f023 0301 	bic.w	r3, r3, #1
    161e:	7723      	strb	r3, [r4, #28]

	return ERR_NONE;
}
    1620:	2000      	movs	r0, #0
    1622:	b002      	add	sp, #8
    1624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				list_delete_element(&calendar->alarms, alarm);
    1628:	4629      	mov	r1, r5
    162a:	4630      	mov	r0, r6
    162c:	4b1a      	ldr	r3, [pc, #104]	; (1698 <calendar_set_alarm+0xf8>)
    162e:	4798      	blx	r3
    1630:	6963      	ldr	r3, [r4, #20]
				if (!list_get_head(&calendar->alarms)) {
    1632:	2b00      	cmp	r3, #0
    1634:	d1e9      	bne.n	160a <calendar_set_alarm+0x6a>
					_calendar_register_callback(&calendar->device, NULL);
    1636:	2100      	movs	r1, #0
    1638:	4620      	mov	r0, r4
    163a:	4b19      	ldr	r3, [pc, #100]	; (16a0 <calendar_set_alarm+0x100>)
    163c:	4798      	blx	r3
    163e:	e7e4      	b.n	160a <calendar_set_alarm+0x6a>
		} else if (callback != NULL) {
    1640:	f1b8 0f00 	cmp.w	r8, #0
    1644:	d0e1      	beq.n	160a <calendar_set_alarm+0x6a>
			calendar_add_new_alarm(&calendar->alarms, alarm);
    1646:	4629      	mov	r1, r5
    1648:	4630      	mov	r0, r6
    164a:	4b14      	ldr	r3, [pc, #80]	; (169c <calendar_set_alarm+0xfc>)
    164c:	4798      	blx	r3
    164e:	e7dc      	b.n	160a <calendar_set_alarm+0x6a>
			CRITICAL_SECTION_ENTER()
    1650:	a801      	add	r0, sp, #4
    1652:	4b14      	ldr	r3, [pc, #80]	; (16a4 <calendar_set_alarm+0x104>)
    1654:	4798      	blx	r3
			calendar->flags &= ~PROCESS_ALARM_BUSY;
    1656:	7f23      	ldrb	r3, [r4, #28]
    1658:	f023 0302 	bic.w	r3, r3, #2
    165c:	7723      	strb	r3, [r4, #28]
			_calendar_set_irq(&calendar->device);
    165e:	4620      	mov	r0, r4
    1660:	4b11      	ldr	r3, [pc, #68]	; (16a8 <calendar_set_alarm+0x108>)
    1662:	4798      	blx	r3
			CRITICAL_SECTION_LEAVE()
    1664:	a801      	add	r0, sp, #4
    1666:	4b11      	ldr	r3, [pc, #68]	; (16ac <calendar_set_alarm+0x10c>)
    1668:	4798      	blx	r3
    166a:	e7d5      	b.n	1618 <calendar_set_alarm+0x78>
	} else if (callback != NULL) {
    166c:	f1b8 0f00 	cmp.w	r8, #0
    1670:	d0d2      	beq.n	1618 <calendar_set_alarm+0x78>
		_calendar_register_callback(&calendar->device, calendar_alarm);
    1672:	490f      	ldr	r1, [pc, #60]	; (16b0 <calendar_set_alarm+0x110>)
    1674:	4620      	mov	r0, r4
    1676:	4b0a      	ldr	r3, [pc, #40]	; (16a0 <calendar_set_alarm+0x100>)
    1678:	4798      	blx	r3
		calendar_add_new_alarm(&calendar->alarms, alarm);
    167a:	4629      	mov	r1, r5
    167c:	f104 0014 	add.w	r0, r4, #20
    1680:	4b06      	ldr	r3, [pc, #24]	; (169c <calendar_set_alarm+0xfc>)
    1682:	4798      	blx	r3
    1684:	e7c8      	b.n	1618 <calendar_set_alarm+0x78>
    1686:	bf00      	nop
    1688:	00007b48 	.word	0x00007b48
    168c:	000024c1 	.word	0x000024c1
    1690:	00001295 	.word	0x00001295
    1694:	000024c7 	.word	0x000024c7
    1698:	00002561 	.word	0x00002561
    169c:	00001359 	.word	0x00001359
    16a0:	000030d5 	.word	0x000030d5
    16a4:	00001045 	.word	0x00001045
    16a8:	00003139 	.word	0x00003139
    16ac:	00001053 	.word	0x00001053
    16b0:	000013b5 	.word	0x000013b5

000016b4 <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
    16b4:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
    16b6:	69c3      	ldr	r3, [r0, #28]
    16b8:	b103      	cbz	r3, 16bc <can_tx_done+0x8>
		descr->cb.tx_done(descr);
    16ba:	4798      	blx	r3
    16bc:	bd08      	pop	{r3, pc}

000016be <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
    16be:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
    16c0:	6a03      	ldr	r3, [r0, #32]
    16c2:	b103      	cbz	r3, 16c6 <can_rx_done+0x8>
		descr->cb.rx_done(descr);
    16c4:	4798      	blx	r3
    16c6:	bd08      	pop	{r3, pc}

000016c8 <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
    16c8:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
    16ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
    16cc:	b103      	cbz	r3, 16d0 <can_irq_handler+0x8>
		descr->cb.irq_handler(descr, type);
    16ce:	4798      	blx	r3
    16d0:	bd08      	pop	{r3, pc}
	...

000016d4 <can_async_init>:
{
    16d4:	b538      	push	{r3, r4, r5, lr}
    16d6:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    16d8:	4604      	mov	r4, r0
    16da:	b1a8      	cbz	r0, 1708 <can_async_init+0x34>
    16dc:	b191      	cbz	r1, 1704 <can_async_init+0x30>
    16de:	2001      	movs	r0, #1
    16e0:	2241      	movs	r2, #65	; 0x41
    16e2:	490a      	ldr	r1, [pc, #40]	; (170c <can_async_init+0x38>)
    16e4:	4b0a      	ldr	r3, [pc, #40]	; (1710 <can_async_init+0x3c>)
    16e6:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
    16e8:	4629      	mov	r1, r5
    16ea:	4620      	mov	r0, r4
    16ec:	4b09      	ldr	r3, [pc, #36]	; (1714 <can_async_init+0x40>)
    16ee:	4798      	blx	r3
	if (rc) {
    16f0:	4603      	mov	r3, r0
    16f2:	b928      	cbnz	r0, 1700 <can_async_init+0x2c>
	descr->dev.cb.tx_done     = can_tx_done;
    16f4:	4a08      	ldr	r2, [pc, #32]	; (1718 <can_async_init+0x44>)
    16f6:	6062      	str	r2, [r4, #4]
	descr->dev.cb.rx_done     = can_rx_done;
    16f8:	4a08      	ldr	r2, [pc, #32]	; (171c <can_async_init+0x48>)
    16fa:	60a2      	str	r2, [r4, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
    16fc:	4a08      	ldr	r2, [pc, #32]	; (1720 <can_async_init+0x4c>)
    16fe:	60e2      	str	r2, [r4, #12]
}
    1700:	4618      	mov	r0, r3
    1702:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1704:	2000      	movs	r0, #0
    1706:	e7eb      	b.n	16e0 <can_async_init+0xc>
    1708:	2000      	movs	r0, #0
    170a:	e7e9      	b.n	16e0 <can_async_init+0xc>
    170c:	00007b64 	.word	0x00007b64
    1710:	000024c1 	.word	0x000024c1
    1714:	000028c1 	.word	0x000028c1
    1718:	000016b5 	.word	0x000016b5
    171c:	000016bf 	.word	0x000016bf
    1720:	000016c9 	.word	0x000016c9

00001724 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    1724:	b538      	push	{r3, r4, r5, lr}
    1726:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1728:	4605      	mov	r5, r0
    172a:	b160      	cbz	r0, 1746 <crc_sync_init+0x22>
    172c:	b149      	cbz	r1, 1742 <crc_sync_init+0x1e>
    172e:	2001      	movs	r0, #1
    1730:	222b      	movs	r2, #43	; 0x2b
    1732:	4906      	ldr	r1, [pc, #24]	; (174c <crc_sync_init+0x28>)
    1734:	4b06      	ldr	r3, [pc, #24]	; (1750 <crc_sync_init+0x2c>)
    1736:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    1738:	4621      	mov	r1, r4
    173a:	4628      	mov	r0, r5
    173c:	4b05      	ldr	r3, [pc, #20]	; (1754 <crc_sync_init+0x30>)
    173e:	4798      	blx	r3
}
    1740:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1742:	2000      	movs	r0, #0
    1744:	e7f4      	b.n	1730 <crc_sync_init+0xc>
    1746:	2000      	movs	r0, #0
    1748:	e7f2      	b.n	1730 <crc_sync_init+0xc>
    174a:	bf00      	nop
    174c:	00007b80 	.word	0x00007b80
    1750:	000024c1 	.word	0x000024c1
    1754:	00002aa1 	.word	0x00002aa1

00001758 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    1758:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    175a:	4b02      	ldr	r3, [pc, #8]	; (1764 <delay_init+0xc>)
    175c:	6018      	str	r0, [r3, #0]
    175e:	4b02      	ldr	r3, [pc, #8]	; (1768 <delay_init+0x10>)
    1760:	4798      	blx	r3
    1762:	bd08      	pop	{r3, pc}
    1764:	20000568 	.word	0x20000568
    1768:	00003f39 	.word	0x00003f39

0000176c <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    176c:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    176e:	4b04      	ldr	r3, [pc, #16]	; (1780 <delay_ms+0x14>)
    1770:	681c      	ldr	r4, [r3, #0]
    1772:	4b04      	ldr	r3, [pc, #16]	; (1784 <delay_ms+0x18>)
    1774:	4798      	blx	r3
    1776:	4601      	mov	r1, r0
    1778:	4620      	mov	r0, r4
    177a:	4b03      	ldr	r3, [pc, #12]	; (1788 <delay_ms+0x1c>)
    177c:	4798      	blx	r3
    177e:	bd10      	pop	{r4, pc}
    1780:	20000568 	.word	0x20000568
    1784:	00002a51 	.word	0x00002a51
    1788:	00003f45 	.word	0x00003f45

0000178c <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    178c:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    178e:	2502      	movs	r5, #2
    1790:	2400      	movs	r4, #0

	while (upper >= lower) {
    1792:	e007      	b.n	17a4 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
    1794:	4a0d      	ldr	r2, [pc, #52]	; (17cc <process_ext_irq+0x40>)
    1796:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    179a:	b1b3      	cbz	r3, 17ca <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
    179c:	4798      	blx	r3
    179e:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
    17a0:	3a01      	subs	r2, #1
    17a2:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
    17a4:	42ac      	cmp	r4, r5
    17a6:	d810      	bhi.n	17ca <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
    17a8:	192b      	adds	r3, r5, r4
    17aa:	105b      	asrs	r3, r3, #1
    17ac:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
    17ae:	2a01      	cmp	r2, #1
    17b0:	d80b      	bhi.n	17ca <process_ext_irq+0x3e>
    17b2:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
    17b4:	4905      	ldr	r1, [pc, #20]	; (17cc <process_ext_irq+0x40>)
    17b6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    17ba:	6849      	ldr	r1, [r1, #4]
    17bc:	4281      	cmp	r1, r0
    17be:	d0e9      	beq.n	1794 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
    17c0:	4281      	cmp	r1, r0
    17c2:	d2ed      	bcs.n	17a0 <process_ext_irq+0x14>
			lower = middle + 1;
    17c4:	3201      	adds	r2, #1
    17c6:	b2d4      	uxtb	r4, r2
    17c8:	e7ec      	b.n	17a4 <process_ext_irq+0x18>
    17ca:	bd38      	pop	{r3, r4, r5, pc}
    17cc:	2000056c 	.word	0x2000056c

000017d0 <ext_irq_init>:
{
    17d0:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    17d2:	2300      	movs	r3, #0
    17d4:	e00a      	b.n	17ec <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
    17d6:	4a08      	ldr	r2, [pc, #32]	; (17f8 <ext_irq_init+0x28>)
    17d8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    17dc:	f04f 30ff 	mov.w	r0, #4294967295
    17e0:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
    17e2:	2100      	movs	r1, #0
    17e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    17e8:	3301      	adds	r3, #1
    17ea:	b29b      	uxth	r3, r3
    17ec:	2b01      	cmp	r3, #1
    17ee:	d9f2      	bls.n	17d6 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
    17f0:	4802      	ldr	r0, [pc, #8]	; (17fc <ext_irq_init+0x2c>)
    17f2:	4b03      	ldr	r3, [pc, #12]	; (1800 <ext_irq_init+0x30>)
    17f4:	4798      	blx	r3
}
    17f6:	bd08      	pop	{r3, pc}
    17f8:	2000056c 	.word	0x2000056c
    17fc:	0000178d 	.word	0x0000178d
    1800:	00002b6d 	.word	0x00002b6d

00001804 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    1804:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    1806:	6943      	ldr	r3, [r0, #20]
    1808:	b103      	cbz	r3, 180c <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    180a:	4798      	blx	r3
    180c:	bd08      	pop	{r3, pc}

0000180e <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    180e:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    1810:	6983      	ldr	r3, [r0, #24]
    1812:	b103      	cbz	r3, 1816 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    1814:	4798      	blx	r3
    1816:	bd08      	pop	{r3, pc}

00001818 <flash_init>:
{
    1818:	b538      	push	{r3, r4, r5, lr}
    181a:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    181c:	4604      	mov	r4, r0
    181e:	b198      	cbz	r0, 1848 <flash_init+0x30>
    1820:	b181      	cbz	r1, 1844 <flash_init+0x2c>
    1822:	2001      	movs	r0, #1
    1824:	2238      	movs	r2, #56	; 0x38
    1826:	4909      	ldr	r1, [pc, #36]	; (184c <flash_init+0x34>)
    1828:	4b09      	ldr	r3, [pc, #36]	; (1850 <flash_init+0x38>)
    182a:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    182c:	4629      	mov	r1, r5
    182e:	4620      	mov	r0, r4
    1830:	4b08      	ldr	r3, [pc, #32]	; (1854 <flash_init+0x3c>)
    1832:	4798      	blx	r3
	if (rc) {
    1834:	4603      	mov	r3, r0
    1836:	b918      	cbnz	r0, 1840 <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    1838:	4a07      	ldr	r2, [pc, #28]	; (1858 <flash_init+0x40>)
    183a:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    183c:	4a07      	ldr	r2, [pc, #28]	; (185c <flash_init+0x44>)
    183e:	6062      	str	r2, [r4, #4]
}
    1840:	4618      	mov	r0, r3
    1842:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(flash && hw);
    1844:	2000      	movs	r0, #0
    1846:	e7ed      	b.n	1824 <flash_init+0xc>
    1848:	2000      	movs	r0, #0
    184a:	e7eb      	b.n	1824 <flash_init+0xc>
    184c:	00007b9c 	.word	0x00007b9c
    1850:	000024c1 	.word	0x000024c1
    1854:	00002cd9 	.word	0x00002cd9
    1858:	00001805 	.word	0x00001805
    185c:	0000180f 	.word	0x0000180f

00001860 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
    1860:	b510      	push	{r4, lr}
    1862:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
    1864:	8903      	ldrh	r3, [r0, #8]
    1866:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    186a:	4614      	mov	r4, r2
    186c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    186e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1872:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    1876:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1878:	a901      	add	r1, sp, #4
    187a:	3814      	subs	r0, #20
    187c:	4b03      	ldr	r3, [pc, #12]	; (188c <i2c_m_sync_write+0x2c>)
    187e:	4798      	blx	r3

	if (ret) {
    1880:	b910      	cbnz	r0, 1888 <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
    1882:	4620      	mov	r0, r4
    1884:	b004      	add	sp, #16
    1886:	bd10      	pop	{r4, pc}
		return ret;
    1888:	4604      	mov	r4, r0
    188a:	e7fa      	b.n	1882 <i2c_m_sync_write+0x22>
    188c:	00003925 	.word	0x00003925

00001890 <i2c_m_sync_read>:
{
    1890:	b510      	push	{r4, lr}
    1892:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
    1894:	8903      	ldrh	r3, [r0, #8]
    1896:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    189a:	4614      	mov	r4, r2
    189c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    189e:	f248 0301 	movw	r3, #32769	; 0x8001
    18a2:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    18a6:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    18a8:	a901      	add	r1, sp, #4
    18aa:	3814      	subs	r0, #20
    18ac:	4b03      	ldr	r3, [pc, #12]	; (18bc <i2c_m_sync_read+0x2c>)
    18ae:	4798      	blx	r3
	if (ret) {
    18b0:	b910      	cbnz	r0, 18b8 <i2c_m_sync_read+0x28>
}
    18b2:	4620      	mov	r0, r4
    18b4:	b004      	add	sp, #16
    18b6:	bd10      	pop	{r4, pc}
		return ret;
    18b8:	4604      	mov	r4, r0
    18ba:	e7fa      	b.n	18b2 <i2c_m_sync_read+0x22>
    18bc:	00003925 	.word	0x00003925

000018c0 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
    18c0:	b538      	push	{r3, r4, r5, lr}
    18c2:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    18c4:	4604      	mov	r4, r0
    18c6:	225e      	movs	r2, #94	; 0x5e
    18c8:	4908      	ldr	r1, [pc, #32]	; (18ec <i2c_m_sync_init+0x2c>)
    18ca:	3000      	adds	r0, #0
    18cc:	bf18      	it	ne
    18ce:	2001      	movne	r0, #1
    18d0:	4b07      	ldr	r3, [pc, #28]	; (18f0 <i2c_m_sync_init+0x30>)
    18d2:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
    18d4:	4629      	mov	r1, r5
    18d6:	4620      	mov	r0, r4
    18d8:	4b06      	ldr	r3, [pc, #24]	; (18f4 <i2c_m_sync_init+0x34>)
    18da:	4798      	blx	r3
	if (init_status) {
    18dc:	4603      	mov	r3, r0
    18de:	b918      	cbnz	r0, 18e8 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
    18e0:	4a05      	ldr	r2, [pc, #20]	; (18f8 <i2c_m_sync_init+0x38>)
    18e2:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
    18e4:	4a05      	ldr	r2, [pc, #20]	; (18fc <i2c_m_sync_init+0x3c>)
    18e6:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
    18e8:	4618      	mov	r0, r3
    18ea:	bd38      	pop	{r3, r4, r5, pc}
    18ec:	00007bb4 	.word	0x00007bb4
    18f0:	000024c1 	.word	0x000024c1
    18f4:	0000387d 	.word	0x0000387d
    18f8:	00001891 	.word	0x00001891
    18fc:	00001861 	.word	0x00001861

00001900 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
    1900:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
    1902:	4b01      	ldr	r3, [pc, #4]	; (1908 <i2c_m_sync_enable+0x8>)
    1904:	4798      	blx	r3
}
    1906:	bd08      	pop	{r3, pc}
    1908:	000038ad 	.word	0x000038ad

0000190c <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
    190c:	f3c1 0109 	ubfx	r1, r1, #0, #10
    1910:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    1914:	430a      	orrs	r2, r1
    1916:	8382      	strh	r2, [r0, #28]
}
    1918:	4610      	mov	r0, r2
    191a:	4770      	bx	lr

0000191c <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
    191c:	b570      	push	{r4, r5, r6, lr}
    191e:	b086      	sub	sp, #24
    1920:	4604      	mov	r4, r0
    1922:	4616      	mov	r6, r2
    1924:	461d      	mov	r5, r3
    1926:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
    192a:	8b83      	ldrh	r3, [r0, #28]
    192c:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
    1930:	2301      	movs	r3, #1
    1932:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
    1934:	2300      	movs	r3, #0
    1936:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
    193a:	f10d 0307 	add.w	r3, sp, #7
    193e:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1940:	a903      	add	r1, sp, #12
    1942:	4b09      	ldr	r3, [pc, #36]	; (1968 <i2c_m_sync_cmd_read+0x4c>)
    1944:	4798      	blx	r3

	if (ret != 0) {
    1946:	4603      	mov	r3, r0
    1948:	b110      	cbz	r0, 1950 <i2c_m_sync_cmd_read+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
    194a:	4618      	mov	r0, r3
    194c:	b006      	add	sp, #24
    194e:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    1950:	f248 0301 	movw	r3, #32769	; 0x8001
    1954:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
    1958:	9605      	str	r6, [sp, #20]
	msg.len    = length;
    195a:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    195c:	a903      	add	r1, sp, #12
    195e:	4620      	mov	r0, r4
    1960:	4b01      	ldr	r3, [pc, #4]	; (1968 <i2c_m_sync_cmd_read+0x4c>)
    1962:	4798      	blx	r3
    1964:	4603      	mov	r3, r0
    1966:	e7f0      	b.n	194a <i2c_m_sync_cmd_read+0x2e>
    1968:	00003925 	.word	0x00003925

0000196c <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
    196c:	3014      	adds	r0, #20
    196e:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
    1970:	2000      	movs	r0, #0
    1972:	4770      	bx	lr

00001974 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1974:	b570      	push	{r4, r5, r6, lr}
    1976:	460d      	mov	r5, r1
    1978:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    197a:	4604      	mov	r4, r0
    197c:	b168      	cbz	r0, 199a <io_write+0x26>
    197e:	b151      	cbz	r1, 1996 <io_write+0x22>
    1980:	2001      	movs	r0, #1
    1982:	2234      	movs	r2, #52	; 0x34
    1984:	4906      	ldr	r1, [pc, #24]	; (19a0 <io_write+0x2c>)
    1986:	4b07      	ldr	r3, [pc, #28]	; (19a4 <io_write+0x30>)
    1988:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    198a:	6823      	ldr	r3, [r4, #0]
    198c:	4632      	mov	r2, r6
    198e:	4629      	mov	r1, r5
    1990:	4620      	mov	r0, r4
    1992:	4798      	blx	r3
}
    1994:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    1996:	2000      	movs	r0, #0
    1998:	e7f3      	b.n	1982 <io_write+0xe>
    199a:	2000      	movs	r0, #0
    199c:	e7f1      	b.n	1982 <io_write+0xe>
    199e:	bf00      	nop
    19a0:	00007bd0 	.word	0x00007bd0
    19a4:	000024c1 	.word	0x000024c1

000019a8 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    19a8:	b570      	push	{r4, r5, r6, lr}
    19aa:	460d      	mov	r5, r1
    19ac:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    19ae:	4604      	mov	r4, r0
    19b0:	b168      	cbz	r0, 19ce <io_read+0x26>
    19b2:	b151      	cbz	r1, 19ca <io_read+0x22>
    19b4:	2001      	movs	r0, #1
    19b6:	223d      	movs	r2, #61	; 0x3d
    19b8:	4906      	ldr	r1, [pc, #24]	; (19d4 <io_read+0x2c>)
    19ba:	4b07      	ldr	r3, [pc, #28]	; (19d8 <io_read+0x30>)
    19bc:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    19be:	6863      	ldr	r3, [r4, #4]
    19c0:	4632      	mov	r2, r6
    19c2:	4629      	mov	r1, r5
    19c4:	4620      	mov	r0, r4
    19c6:	4798      	blx	r3
}
    19c8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    19ca:	2000      	movs	r0, #0
    19cc:	e7f3      	b.n	19b6 <io_read+0xe>
    19ce:	2000      	movs	r0, #0
    19d0:	e7f1      	b.n	19b6 <io_read+0xe>
    19d2:	bf00      	nop
    19d4:	00007bd0 	.word	0x00007bd0
    19d8:	000024c1 	.word	0x000024c1

000019dc <sleep>:
 * \retval -1 The requested sleep mode was invalid or not available
 * \retval  0 The operation completed successfully, returned after leaving the
 *            sleep
 */
int sleep(const uint8_t mode)
{
    19dc:	b508      	push	{r3, lr}
	if (ERR_NONE != _set_sleep_mode(mode))
    19de:	4b05      	ldr	r3, [pc, #20]	; (19f4 <sleep+0x18>)
    19e0:	4798      	blx	r3
    19e2:	b918      	cbnz	r0, 19ec <sleep+0x10>
		return ERR_INVALID_ARG;

	_go_to_sleep();
    19e4:	4b04      	ldr	r3, [pc, #16]	; (19f8 <sleep+0x1c>)
    19e6:	4798      	blx	r3

	return ERR_NONE;
    19e8:	2000      	movs	r0, #0
    19ea:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    19ec:	f06f 000c 	mvn.w	r0, #12
}
    19f0:	bd08      	pop	{r3, pc}
    19f2:	bf00      	nop
    19f4:	00002ea1 	.word	0x00002ea1
    19f8:	00002a49 	.word	0x00002a49

000019fc <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
    19fc:	b538      	push	{r3, r4, r5, lr}
    19fe:	460d      	mov	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
    1a00:	4604      	mov	r4, r0
    1a02:	b1c0      	cbz	r0, 1a36 <spi_m_sync_init+0x3a>
    1a04:	b1a9      	cbz	r1, 1a32 <spi_m_sync_init+0x36>
    1a06:	2001      	movs	r0, #1
    1a08:	2240      	movs	r2, #64	; 0x40
    1a0a:	490c      	ldr	r1, [pc, #48]	; (1a3c <spi_m_sync_init+0x40>)
    1a0c:	4b0c      	ldr	r3, [pc, #48]	; (1a40 <spi_m_sync_init+0x44>)
    1a0e:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    1a10:	4620      	mov	r0, r4
    1a12:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_sync_init(&spi->dev, hw);
    1a16:	4629      	mov	r1, r5
    1a18:	4b0a      	ldr	r3, [pc, #40]	; (1a44 <spi_m_sync_init+0x48>)
    1a1a:	4798      	blx	r3

	if (rc < 0) {
    1a1c:	2800      	cmp	r0, #0
    1a1e:	db07      	blt.n	1a30 <spi_m_sync_init+0x34>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
    1a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1a24:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
    1a26:	4b08      	ldr	r3, [pc, #32]	; (1a48 <spi_m_sync_init+0x4c>)
    1a28:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
    1a2a:	4b08      	ldr	r3, [pc, #32]	; (1a4c <spi_m_sync_init+0x50>)
    1a2c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
    1a2e:	2000      	movs	r0, #0
}
    1a30:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && hw);
    1a32:	2000      	movs	r0, #0
    1a34:	e7e8      	b.n	1a08 <spi_m_sync_init+0xc>
    1a36:	2000      	movs	r0, #0
    1a38:	e7e6      	b.n	1a08 <spi_m_sync_init+0xc>
    1a3a:	bf00      	nop
    1a3c:	00007be4 	.word	0x00007be4
    1a40:	000024c1 	.word	0x000024c1
    1a44:	00003c75 	.word	0x00003c75
    1a48:	00001af9 	.word	0x00001af9
    1a4c:	00001abd 	.word	0x00001abd

00001a50 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
    1a50:	b510      	push	{r4, lr}
	ASSERT(spi);
    1a52:	4604      	mov	r4, r0
    1a54:	2257      	movs	r2, #87	; 0x57
    1a56:	4905      	ldr	r1, [pc, #20]	; (1a6c <spi_m_sync_enable+0x1c>)
    1a58:	3000      	adds	r0, #0
    1a5a:	bf18      	it	ne
    1a5c:	2001      	movne	r0, #1
    1a5e:	4b04      	ldr	r3, [pc, #16]	; (1a70 <spi_m_sync_enable+0x20>)
    1a60:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
    1a62:	1d20      	adds	r0, r4, #4
    1a64:	4b03      	ldr	r3, [pc, #12]	; (1a74 <spi_m_sync_enable+0x24>)
    1a66:	4798      	blx	r3
    1a68:	bd10      	pop	{r4, pc}
    1a6a:	bf00      	nop
    1a6c:	00007be4 	.word	0x00007be4
    1a70:	000024c1 	.word	0x000024c1
    1a74:	00003df1 	.word	0x00003df1

00001a78 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
    1a78:	b530      	push	{r4, r5, lr}
    1a7a:	b085      	sub	sp, #20
    1a7c:	460c      	mov	r4, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    1a7e:	4605      	mov	r5, r0
    1a80:	b198      	cbz	r0, 1aaa <spi_m_sync_transfer+0x32>
    1a82:	b181      	cbz	r1, 1aa6 <spi_m_sync_transfer+0x2e>
    1a84:	2001      	movs	r0, #1
    1a86:	22b3      	movs	r2, #179	; 0xb3
    1a88:	4909      	ldr	r1, [pc, #36]	; (1ab0 <spi_m_sync_transfer+0x38>)
    1a8a:	4b0a      	ldr	r3, [pc, #40]	; (1ab4 <spi_m_sync_transfer+0x3c>)
    1a8c:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    1a8e:	6823      	ldr	r3, [r4, #0]
    1a90:	9301      	str	r3, [sp, #4]
	msg.rxbuf = p_xfer->rxbuf;
    1a92:	6863      	ldr	r3, [r4, #4]
    1a94:	9302      	str	r3, [sp, #8]
	msg.size  = p_xfer->size;
    1a96:	68a3      	ldr	r3, [r4, #8]
    1a98:	9303      	str	r3, [sp, #12]
	return _spi_m_sync_trans(&spi->dev, &msg);
    1a9a:	a901      	add	r1, sp, #4
    1a9c:	1d28      	adds	r0, r5, #4
    1a9e:	4b06      	ldr	r3, [pc, #24]	; (1ab8 <spi_m_sync_transfer+0x40>)
    1aa0:	4798      	blx	r3
}
    1aa2:	b005      	add	sp, #20
    1aa4:	bd30      	pop	{r4, r5, pc}
	ASSERT(spi && p_xfer);
    1aa6:	2000      	movs	r0, #0
    1aa8:	e7ed      	b.n	1a86 <spi_m_sync_transfer+0xe>
    1aaa:	2000      	movs	r0, #0
    1aac:	e7eb      	b.n	1a86 <spi_m_sync_transfer+0xe>
    1aae:	bf00      	nop
    1ab0:	00007be4 	.word	0x00007be4
    1ab4:	000024c1 	.word	0x000024c1
    1ab8:	00003e25 	.word	0x00003e25

00001abc <_spi_m_sync_io_write>:
{
    1abc:	b570      	push	{r4, r5, r6, lr}
    1abe:	b084      	sub	sp, #16
    1ac0:	460e      	mov	r6, r1
    1ac2:	4615      	mov	r5, r2
	ASSERT(io);
    1ac4:	4604      	mov	r4, r0
    1ac6:	22a3      	movs	r2, #163	; 0xa3
    1ac8:	4908      	ldr	r1, [pc, #32]	; (1aec <_spi_m_sync_io_write+0x30>)
    1aca:	3000      	adds	r0, #0
    1acc:	bf18      	it	ne
    1ace:	2001      	movne	r0, #1
    1ad0:	4b07      	ldr	r3, [pc, #28]	; (1af0 <_spi_m_sync_io_write+0x34>)
    1ad2:	4798      	blx	r3
	xfer.rxbuf = 0;
    1ad4:	2300      	movs	r3, #0
    1ad6:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
    1ad8:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
    1ada:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1adc:	a901      	add	r1, sp, #4
    1ade:	f1a4 000c 	sub.w	r0, r4, #12
    1ae2:	4b04      	ldr	r3, [pc, #16]	; (1af4 <_spi_m_sync_io_write+0x38>)
    1ae4:	4798      	blx	r3
}
    1ae6:	b004      	add	sp, #16
    1ae8:	bd70      	pop	{r4, r5, r6, pc}
    1aea:	bf00      	nop
    1aec:	00007be4 	.word	0x00007be4
    1af0:	000024c1 	.word	0x000024c1
    1af4:	00001a79 	.word	0x00001a79

00001af8 <_spi_m_sync_io_read>:
{
    1af8:	b570      	push	{r4, r5, r6, lr}
    1afa:	b084      	sub	sp, #16
    1afc:	460e      	mov	r6, r1
    1afe:	4615      	mov	r5, r2
	ASSERT(io);
    1b00:	4604      	mov	r4, r0
    1b02:	2287      	movs	r2, #135	; 0x87
    1b04:	4908      	ldr	r1, [pc, #32]	; (1b28 <_spi_m_sync_io_read+0x30>)
    1b06:	3000      	adds	r0, #0
    1b08:	bf18      	it	ne
    1b0a:	2001      	movne	r0, #1
    1b0c:	4b07      	ldr	r3, [pc, #28]	; (1b2c <_spi_m_sync_io_read+0x34>)
    1b0e:	4798      	blx	r3
	xfer.rxbuf = buf;
    1b10:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
    1b12:	2300      	movs	r3, #0
    1b14:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
    1b16:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1b18:	a901      	add	r1, sp, #4
    1b1a:	f1a4 000c 	sub.w	r0, r4, #12
    1b1e:	4b04      	ldr	r3, [pc, #16]	; (1b30 <_spi_m_sync_io_read+0x38>)
    1b20:	4798      	blx	r3
}
    1b22:	b004      	add	sp, #16
    1b24:	bd70      	pop	{r4, r5, r6, pc}
    1b26:	bf00      	nop
    1b28:	00007be4 	.word	0x00007be4
    1b2c:	000024c1 	.word	0x000024c1
    1b30:	00001a79 	.word	0x00001a79

00001b34 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
    1b34:	b538      	push	{r3, r4, r5, lr}
    1b36:	460d      	mov	r5, r1
	ASSERT(spi && io);
    1b38:	4604      	mov	r4, r0
    1b3a:	b158      	cbz	r0, 1b54 <spi_m_sync_get_io_descriptor+0x20>
    1b3c:	b141      	cbz	r1, 1b50 <spi_m_sync_get_io_descriptor+0x1c>
    1b3e:	2001      	movs	r0, #1
    1b40:	22bd      	movs	r2, #189	; 0xbd
    1b42:	4905      	ldr	r1, [pc, #20]	; (1b58 <spi_m_sync_get_io_descriptor+0x24>)
    1b44:	4b05      	ldr	r3, [pc, #20]	; (1b5c <spi_m_sync_get_io_descriptor+0x28>)
    1b46:	4798      	blx	r3
	*io = &spi->io;
    1b48:	340c      	adds	r4, #12
    1b4a:	602c      	str	r4, [r5, #0]
	return 0;
}
    1b4c:	2000      	movs	r0, #0
    1b4e:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && io);
    1b50:	2000      	movs	r0, #0
    1b52:	e7f5      	b.n	1b40 <spi_m_sync_get_io_descriptor+0xc>
    1b54:	2000      	movs	r0, #0
    1b56:	e7f3      	b.n	1b40 <spi_m_sync_get_io_descriptor+0xc>
    1b58:	00007be4 	.word	0x00007be4
    1b5c:	000024c1 	.word	0x000024c1

00001b60 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b62:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1b64:	b117      	cbz	r7, 1b6c <timer_add_timer_task+0xc>
    1b66:	463c      	mov	r4, r7
    1b68:	2600      	movs	r6, #0
    1b6a:	e00b      	b.n	1b84 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
    1b6c:	4b0e      	ldr	r3, [pc, #56]	; (1ba8 <timer_add_timer_task+0x48>)
    1b6e:	4798      	blx	r3
		return;
    1b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1b72:	68a5      	ldr	r5, [r4, #8]
    1b74:	442b      	add	r3, r5
    1b76:	1a9b      	subs	r3, r3, r2
    1b78:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
    1b7a:	688d      	ldr	r5, [r1, #8]
    1b7c:	42ab      	cmp	r3, r5
    1b7e:	d209      	bcs.n	1b94 <timer_add_timer_task+0x34>
			break;
		prev = it;
    1b80:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1b82:	6824      	ldr	r4, [r4, #0]
    1b84:	b134      	cbz	r4, 1b94 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
    1b86:	6863      	ldr	r3, [r4, #4]
    1b88:	4293      	cmp	r3, r2
    1b8a:	d8f2      	bhi.n	1b72 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
    1b8c:	68a5      	ldr	r5, [r4, #8]
    1b8e:	1a9b      	subs	r3, r3, r2
    1b90:	442b      	add	r3, r5
    1b92:	e7f2      	b.n	1b7a <timer_add_timer_task+0x1a>
	}

	if (it == head) {
    1b94:	42bc      	cmp	r4, r7
    1b96:	d003      	beq.n	1ba0 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1b98:	4630      	mov	r0, r6
    1b9a:	4b04      	ldr	r3, [pc, #16]	; (1bac <timer_add_timer_task+0x4c>)
    1b9c:	4798      	blx	r3
    1b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1ba0:	4b01      	ldr	r3, [pc, #4]	; (1ba8 <timer_add_timer_task+0x48>)
    1ba2:	4798      	blx	r3
    1ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ba6:	bf00      	nop
    1ba8:	000024dd 	.word	0x000024dd
    1bac:	00002509 	.word	0x00002509

00001bb0 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1bb2:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1bb4:	6906      	ldr	r6, [r0, #16]
    1bb6:	3601      	adds	r6, #1
    1bb8:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1bba:	7e03      	ldrb	r3, [r0, #24]
    1bbc:	f013 0f01 	tst.w	r3, #1
    1bc0:	d105      	bne.n	1bce <timer_process_counted+0x1e>
    1bc2:	7e03      	ldrb	r3, [r0, #24]
    1bc4:	f013 0f02 	tst.w	r3, #2
    1bc8:	d101      	bne.n	1bce <timer_process_counted+0x1e>
    1bca:	4605      	mov	r5, r0
    1bcc:	e009      	b.n	1be2 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1bce:	7e03      	ldrb	r3, [r0, #24]
    1bd0:	f043 0302 	orr.w	r3, r3, #2
    1bd4:	7603      	strb	r3, [r0, #24]
		return;
    1bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1bd8:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1bda:	68e3      	ldr	r3, [r4, #12]
    1bdc:	4620      	mov	r0, r4
    1bde:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1be0:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    1be2:	b19c      	cbz	r4, 1c0c <timer_process_counted+0x5c>
    1be4:	6863      	ldr	r3, [r4, #4]
    1be6:	1af3      	subs	r3, r6, r3
    1be8:	68a2      	ldr	r2, [r4, #8]
    1bea:	4293      	cmp	r3, r2
    1bec:	d30e      	bcc.n	1c0c <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    1bee:	f105 0714 	add.w	r7, r5, #20
    1bf2:	4638      	mov	r0, r7
    1bf4:	4b06      	ldr	r3, [pc, #24]	; (1c10 <timer_process_counted+0x60>)
    1bf6:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1bf8:	7c23      	ldrb	r3, [r4, #16]
    1bfa:	2b01      	cmp	r3, #1
    1bfc:	d1ec      	bne.n	1bd8 <timer_process_counted+0x28>
			tmp->time_label = time;
    1bfe:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1c00:	4632      	mov	r2, r6
    1c02:	4621      	mov	r1, r4
    1c04:	4638      	mov	r0, r7
    1c06:	4b03      	ldr	r3, [pc, #12]	; (1c14 <timer_process_counted+0x64>)
    1c08:	4798      	blx	r3
    1c0a:	e7e5      	b.n	1bd8 <timer_process_counted+0x28>
    1c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c0e:	bf00      	nop
    1c10:	00002551 	.word	0x00002551
    1c14:	00001b61 	.word	0x00001b61

00001c18 <timer_init>:
{
    1c18:	b538      	push	{r3, r4, r5, lr}
    1c1a:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1c1c:	4604      	mov	r4, r0
    1c1e:	b180      	cbz	r0, 1c42 <timer_init+0x2a>
    1c20:	b169      	cbz	r1, 1c3e <timer_init+0x26>
    1c22:	2001      	movs	r0, #1
    1c24:	223b      	movs	r2, #59	; 0x3b
    1c26:	4908      	ldr	r1, [pc, #32]	; (1c48 <timer_init+0x30>)
    1c28:	4b08      	ldr	r3, [pc, #32]	; (1c4c <timer_init+0x34>)
    1c2a:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1c2c:	4629      	mov	r1, r5
    1c2e:	4620      	mov	r0, r4
    1c30:	4b07      	ldr	r3, [pc, #28]	; (1c50 <timer_init+0x38>)
    1c32:	4798      	blx	r3
	descr->time                           = 0;
    1c34:	2000      	movs	r0, #0
    1c36:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1c38:	4b06      	ldr	r3, [pc, #24]	; (1c54 <timer_init+0x3c>)
    1c3a:	6023      	str	r3, [r4, #0]
}
    1c3c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1c3e:	2000      	movs	r0, #0
    1c40:	e7f0      	b.n	1c24 <timer_init+0xc>
    1c42:	2000      	movs	r0, #0
    1c44:	e7ee      	b.n	1c24 <timer_init+0xc>
    1c46:	bf00      	nop
    1c48:	00007c00 	.word	0x00007c00
    1c4c:	000024c1 	.word	0x000024c1
    1c50:	00004029 	.word	0x00004029
    1c54:	00001bb1 	.word	0x00001bb1

00001c58 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1c58:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1c5a:	2300      	movs	r3, #0
    1c5c:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    1c5e:	69c3      	ldr	r3, [r0, #28]
    1c60:	b11b      	cbz	r3, 1c6a <usart_transmission_complete+0x12>
    1c62:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    1c66:	4610      	mov	r0, r2
    1c68:	4798      	blx	r3
    1c6a:	bd08      	pop	{r3, pc}

00001c6c <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    1c6c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1c6e:	2300      	movs	r3, #0
    1c70:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    1c72:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1c74:	b11b      	cbz	r3, 1c7e <usart_error+0x12>
    1c76:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    1c7a:	4610      	mov	r0, r2
    1c7c:	4798      	blx	r3
    1c7e:	bd08      	pop	{r3, pc}

00001c80 <usart_fill_rx_buffer>:
{
    1c80:	b538      	push	{r3, r4, r5, lr}
    1c82:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1c84:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    1c88:	302c      	adds	r0, #44	; 0x2c
    1c8a:	4b03      	ldr	r3, [pc, #12]	; (1c98 <usart_fill_rx_buffer+0x18>)
    1c8c:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    1c8e:	6a23      	ldr	r3, [r4, #32]
    1c90:	b10b      	cbz	r3, 1c96 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    1c92:	4628      	mov	r0, r5
    1c94:	4798      	blx	r3
    1c96:	bd38      	pop	{r3, r4, r5, pc}
    1c98:	00002621 	.word	0x00002621

00001c9c <usart_async_write>:
{
    1c9c:	b570      	push	{r4, r5, r6, lr}
    1c9e:	460e      	mov	r6, r1
    1ca0:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    1ca2:	4604      	mov	r4, r0
    1ca4:	b1d8      	cbz	r0, 1cde <usart_async_write+0x42>
    1ca6:	b1e1      	cbz	r1, 1ce2 <usart_async_write+0x46>
    1ca8:	b9ea      	cbnz	r2, 1ce6 <usart_async_write+0x4a>
    1caa:	2000      	movs	r0, #0
    1cac:	f240 123b 	movw	r2, #315	; 0x13b
    1cb0:	490f      	ldr	r1, [pc, #60]	; (1cf0 <usart_async_write+0x54>)
    1cb2:	4b10      	ldr	r3, [pc, #64]	; (1cf4 <usart_async_write+0x58>)
    1cb4:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    1cb6:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    1cba:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    1cbe:	429a      	cmp	r2, r3
    1cc0:	d113      	bne.n	1cea <usart_async_write+0x4e>
	descr->tx_buffer        = (uint8_t *)buf;
    1cc2:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    1cc4:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    1cc8:	2300      	movs	r3, #0
    1cca:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    1cce:	2301      	movs	r3, #1
    1cd0:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1cd2:	f104 0008 	add.w	r0, r4, #8
    1cd6:	4b08      	ldr	r3, [pc, #32]	; (1cf8 <usart_async_write+0x5c>)
    1cd8:	4798      	blx	r3
	return (int32_t)length;
    1cda:	4628      	mov	r0, r5
    1cdc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    1cde:	2000      	movs	r0, #0
    1ce0:	e7e4      	b.n	1cac <usart_async_write+0x10>
    1ce2:	2000      	movs	r0, #0
    1ce4:	e7e2      	b.n	1cac <usart_async_write+0x10>
    1ce6:	2001      	movs	r0, #1
    1ce8:	e7e0      	b.n	1cac <usart_async_write+0x10>
		return ERR_NO_RESOURCE;
    1cea:	f06f 001b 	mvn.w	r0, #27
}
    1cee:	bd70      	pop	{r4, r5, r6, pc}
    1cf0:	00007c18 	.word	0x00007c18
    1cf4:	000024c1 	.word	0x000024c1
    1cf8:	000037fb 	.word	0x000037fb

00001cfc <usart_process_byte_sent>:
{
    1cfc:	b510      	push	{r4, lr}
    1cfe:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    1d00:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    1d02:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    1d06:	4293      	cmp	r3, r2
    1d08:	d009      	beq.n	1d1e <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1d0a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1d0c:	1c59      	adds	r1, r3, #1
    1d0e:	8781      	strh	r1, [r0, #60]	; 0x3c
    1d10:	5cd1      	ldrb	r1, [r2, r3]
    1d12:	4b04      	ldr	r3, [pc, #16]	; (1d24 <usart_process_byte_sent+0x28>)
    1d14:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1d16:	4620      	mov	r0, r4
    1d18:	4b03      	ldr	r3, [pc, #12]	; (1d28 <usart_process_byte_sent+0x2c>)
    1d1a:	4798      	blx	r3
    1d1c:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    1d1e:	4b03      	ldr	r3, [pc, #12]	; (1d2c <usart_process_byte_sent+0x30>)
    1d20:	4798      	blx	r3
    1d22:	bd10      	pop	{r4, pc}
    1d24:	000037f5 	.word	0x000037f5
    1d28:	000037fb 	.word	0x000037fb
    1d2c:	00003803 	.word	0x00003803

00001d30 <usart_async_read>:
{
    1d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1d34:	b082      	sub	sp, #8
    1d36:	4688      	mov	r8, r1
    1d38:	4616      	mov	r6, r2
	ASSERT(descr && buf && length);
    1d3a:	4605      	mov	r5, r0
    1d3c:	b1a0      	cbz	r0, 1d68 <usart_async_read+0x38>
    1d3e:	b1a9      	cbz	r1, 1d6c <usart_async_read+0x3c>
    1d40:	b9b2      	cbnz	r2, 1d70 <usart_async_read+0x40>
    1d42:	2000      	movs	r0, #0
    1d44:	f44f 72ac 	mov.w	r2, #344	; 0x158
    1d48:	4912      	ldr	r1, [pc, #72]	; (1d94 <usart_async_read+0x64>)
    1d4a:	4b13      	ldr	r3, [pc, #76]	; (1d98 <usart_async_read+0x68>)
    1d4c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1d4e:	a801      	add	r0, sp, #4
    1d50:	4b12      	ldr	r3, [pc, #72]	; (1d9c <usart_async_read+0x6c>)
    1d52:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1d54:	3534      	adds	r5, #52	; 0x34
    1d56:	4628      	mov	r0, r5
    1d58:	4b11      	ldr	r3, [pc, #68]	; (1da0 <usart_async_read+0x70>)
    1d5a:	4798      	blx	r3
    1d5c:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    1d5e:	a801      	add	r0, sp, #4
    1d60:	4b10      	ldr	r3, [pc, #64]	; (1da4 <usart_async_read+0x74>)
    1d62:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1d64:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
    1d66:	e00b      	b.n	1d80 <usart_async_read+0x50>
	ASSERT(descr && buf && length);
    1d68:	2000      	movs	r0, #0
    1d6a:	e7eb      	b.n	1d44 <usart_async_read+0x14>
    1d6c:	2000      	movs	r0, #0
    1d6e:	e7e9      	b.n	1d44 <usart_async_read+0x14>
    1d70:	2001      	movs	r0, #1
    1d72:	e7e7      	b.n	1d44 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1d74:	3401      	adds	r4, #1
    1d76:	b2a4      	uxth	r4, r4
    1d78:	4441      	add	r1, r8
    1d7a:	4628      	mov	r0, r5
    1d7c:	4b0a      	ldr	r3, [pc, #40]	; (1da8 <usart_async_read+0x78>)
    1d7e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1d80:	4621      	mov	r1, r4
    1d82:	42a7      	cmp	r7, r4
    1d84:	d901      	bls.n	1d8a <usart_async_read+0x5a>
    1d86:	42b4      	cmp	r4, r6
    1d88:	d3f4      	bcc.n	1d74 <usart_async_read+0x44>
}
    1d8a:	4620      	mov	r0, r4
    1d8c:	b002      	add	sp, #8
    1d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1d92:	bf00      	nop
    1d94:	00007c18 	.word	0x00007c18
    1d98:	000024c1 	.word	0x000024c1
    1d9c:	00001045 	.word	0x00001045
    1da0:	00002661 	.word	0x00002661
    1da4:	00001053 	.word	0x00001053
    1da8:	000025d9 	.word	0x000025d9

00001dac <usart_async_init>:
{
    1dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1dae:	460d      	mov	r5, r1
    1db0:	4616      	mov	r6, r2
    1db2:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1db4:	4604      	mov	r4, r0
    1db6:	b318      	cbz	r0, 1e00 <usart_async_init+0x54>
    1db8:	b321      	cbz	r1, 1e04 <usart_async_init+0x58>
    1dba:	b32a      	cbz	r2, 1e08 <usart_async_init+0x5c>
    1dbc:	bb33      	cbnz	r3, 1e0c <usart_async_init+0x60>
    1dbe:	2000      	movs	r0, #0
    1dc0:	223a      	movs	r2, #58	; 0x3a
    1dc2:	4915      	ldr	r1, [pc, #84]	; (1e18 <usart_async_init+0x6c>)
    1dc4:	4b15      	ldr	r3, [pc, #84]	; (1e1c <usart_async_init+0x70>)
    1dc6:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    1dc8:	463a      	mov	r2, r7
    1dca:	4631      	mov	r1, r6
    1dcc:	f104 0034 	add.w	r0, r4, #52	; 0x34
    1dd0:	4b13      	ldr	r3, [pc, #76]	; (1e20 <usart_async_init+0x74>)
    1dd2:	4798      	blx	r3
    1dd4:	b9e0      	cbnz	r0, 1e10 <usart_async_init+0x64>
	init_status = _usart_async_init(&descr->device, hw);
    1dd6:	4629      	mov	r1, r5
    1dd8:	f104 0008 	add.w	r0, r4, #8
    1ddc:	4b11      	ldr	r3, [pc, #68]	; (1e24 <usart_async_init+0x78>)
    1dde:	4798      	blx	r3
	if (init_status) {
    1de0:	4603      	mov	r3, r0
    1de2:	b958      	cbnz	r0, 1dfc <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    1de4:	4a10      	ldr	r2, [pc, #64]	; (1e28 <usart_async_init+0x7c>)
    1de6:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    1de8:	4a10      	ldr	r2, [pc, #64]	; (1e2c <usart_async_init+0x80>)
    1dea:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1dec:	4a10      	ldr	r2, [pc, #64]	; (1e30 <usart_async_init+0x84>)
    1dee:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1df0:	4a10      	ldr	r2, [pc, #64]	; (1e34 <usart_async_init+0x88>)
    1df2:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1df4:	4a10      	ldr	r2, [pc, #64]	; (1e38 <usart_async_init+0x8c>)
    1df6:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1df8:	4a10      	ldr	r2, [pc, #64]	; (1e3c <usart_async_init+0x90>)
    1dfa:	6162      	str	r2, [r4, #20]
}
    1dfc:	4618      	mov	r0, r3
    1dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1e00:	2000      	movs	r0, #0
    1e02:	e7dd      	b.n	1dc0 <usart_async_init+0x14>
    1e04:	2000      	movs	r0, #0
    1e06:	e7db      	b.n	1dc0 <usart_async_init+0x14>
    1e08:	2000      	movs	r0, #0
    1e0a:	e7d9      	b.n	1dc0 <usart_async_init+0x14>
    1e0c:	2001      	movs	r0, #1
    1e0e:	e7d7      	b.n	1dc0 <usart_async_init+0x14>
		return ERR_INVALID_ARG;
    1e10:	f06f 030c 	mvn.w	r3, #12
    1e14:	e7f2      	b.n	1dfc <usart_async_init+0x50>
    1e16:	bf00      	nop
    1e18:	00007c18 	.word	0x00007c18
    1e1c:	000024c1 	.word	0x000024c1
    1e20:	00002595 	.word	0x00002595
    1e24:	0000375d 	.word	0x0000375d
    1e28:	00001d31 	.word	0x00001d31
    1e2c:	00001c9d 	.word	0x00001c9d
    1e30:	00001cfd 	.word	0x00001cfd
    1e34:	00001c81 	.word	0x00001c81
    1e38:	00001c59 	.word	0x00001c59
    1e3c:	00001c6d 	.word	0x00001c6d

00001e40 <usart_async_enable>:
{
    1e40:	b510      	push	{r4, lr}
	ASSERT(descr);
    1e42:	4604      	mov	r4, r0
    1e44:	2261      	movs	r2, #97	; 0x61
    1e46:	4906      	ldr	r1, [pc, #24]	; (1e60 <usart_async_enable+0x20>)
    1e48:	3000      	adds	r0, #0
    1e4a:	bf18      	it	ne
    1e4c:	2001      	movne	r0, #1
    1e4e:	4b05      	ldr	r3, [pc, #20]	; (1e64 <usart_async_enable+0x24>)
    1e50:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1e52:	f104 0008 	add.w	r0, r4, #8
    1e56:	4b04      	ldr	r3, [pc, #16]	; (1e68 <usart_async_enable+0x28>)
    1e58:	4798      	blx	r3
}
    1e5a:	2000      	movs	r0, #0
    1e5c:	bd10      	pop	{r4, pc}
    1e5e:	bf00      	nop
    1e60:	00007c18 	.word	0x00007c18
    1e64:	000024c1 	.word	0x000024c1
    1e68:	000037e1 	.word	0x000037e1

00001e6c <usart_async_get_io_descriptor>:
{
    1e6c:	b538      	push	{r3, r4, r5, lr}
    1e6e:	460c      	mov	r4, r1
	ASSERT(descr && io);
    1e70:	4605      	mov	r5, r0
    1e72:	b150      	cbz	r0, 1e8a <usart_async_get_io_descriptor+0x1e>
    1e74:	b139      	cbz	r1, 1e86 <usart_async_get_io_descriptor+0x1a>
    1e76:	2001      	movs	r0, #1
    1e78:	2277      	movs	r2, #119	; 0x77
    1e7a:	4905      	ldr	r1, [pc, #20]	; (1e90 <usart_async_get_io_descriptor+0x24>)
    1e7c:	4b05      	ldr	r3, [pc, #20]	; (1e94 <usart_async_get_io_descriptor+0x28>)
    1e7e:	4798      	blx	r3
	*io = &descr->io;
    1e80:	6025      	str	r5, [r4, #0]
}
    1e82:	2000      	movs	r0, #0
    1e84:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && io);
    1e86:	2000      	movs	r0, #0
    1e88:	e7f6      	b.n	1e78 <usart_async_get_io_descriptor+0xc>
    1e8a:	2000      	movs	r0, #0
    1e8c:	e7f4      	b.n	1e78 <usart_async_get_io_descriptor+0xc>
    1e8e:	bf00      	nop
    1e90:	00007c18 	.word	0x00007c18
    1e94:	000024c1 	.word	0x000024c1

00001e98 <usart_async_register_callback>:
{
    1e98:	b570      	push	{r4, r5, r6, lr}
    1e9a:	460c      	mov	r4, r1
    1e9c:	4616      	mov	r6, r2
	ASSERT(descr);
    1e9e:	4605      	mov	r5, r0
    1ea0:	2283      	movs	r2, #131	; 0x83
    1ea2:	4917      	ldr	r1, [pc, #92]	; (1f00 <usart_async_register_callback+0x68>)
    1ea4:	3000      	adds	r0, #0
    1ea6:	bf18      	it	ne
    1ea8:	2001      	movne	r0, #1
    1eaa:	4b16      	ldr	r3, [pc, #88]	; (1f04 <usart_async_register_callback+0x6c>)
    1eac:	4798      	blx	r3
	switch (type) {
    1eae:	2c01      	cmp	r4, #1
    1eb0:	d010      	beq.n	1ed4 <usart_async_register_callback+0x3c>
    1eb2:	b124      	cbz	r4, 1ebe <usart_async_register_callback+0x26>
    1eb4:	2c02      	cmp	r4, #2
    1eb6:	d018      	beq.n	1eea <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    1eb8:	f06f 000c 	mvn.w	r0, #12
}
    1ebc:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    1ebe:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1ec0:	1c32      	adds	r2, r6, #0
    1ec2:	bf18      	it	ne
    1ec4:	2201      	movne	r2, #1
    1ec6:	2101      	movs	r1, #1
    1ec8:	f105 0008 	add.w	r0, r5, #8
    1ecc:	4b0e      	ldr	r3, [pc, #56]	; (1f08 <usart_async_register_callback+0x70>)
    1ece:	4798      	blx	r3
	return ERR_NONE;
    1ed0:	2000      	movs	r0, #0
		break;
    1ed2:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    1ed4:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    1ed6:	1c32      	adds	r2, r6, #0
    1ed8:	bf18      	it	ne
    1eda:	2201      	movne	r2, #1
    1edc:	2102      	movs	r1, #2
    1ede:	f105 0008 	add.w	r0, r5, #8
    1ee2:	4b09      	ldr	r3, [pc, #36]	; (1f08 <usart_async_register_callback+0x70>)
    1ee4:	4798      	blx	r3
	return ERR_NONE;
    1ee6:	2000      	movs	r0, #0
		break;
    1ee8:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    1eea:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    1eec:	1c32      	adds	r2, r6, #0
    1eee:	bf18      	it	ne
    1ef0:	2201      	movne	r2, #1
    1ef2:	2103      	movs	r1, #3
    1ef4:	f105 0008 	add.w	r0, r5, #8
    1ef8:	4b03      	ldr	r3, [pc, #12]	; (1f08 <usart_async_register_callback+0x70>)
    1efa:	4798      	blx	r3
	return ERR_NONE;
    1efc:	2000      	movs	r0, #0
		break;
    1efe:	bd70      	pop	{r4, r5, r6, pc}
    1f00:	00007c18 	.word	0x00007c18
    1f04:	000024c1 	.word	0x000024c1
    1f08:	0000380d 	.word	0x0000380d

00001f0c <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1f0c:	2300      	movs	r3, #0
    1f0e:	2b03      	cmp	r3, #3
    1f10:	dc21      	bgt.n	1f56 <_usb_d_find_ep+0x4a>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1f12:	4a13      	ldr	r2, [pc, #76]	; (1f60 <_usb_d_find_ep+0x54>)
    1f14:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1f18:	7851      	ldrb	r1, [r2, #1]
    1f1a:	4281      	cmp	r1, r0
    1f1c:	d01d      	beq.n	1f5a <_usb_d_find_ep+0x4e>
{
    1f1e:	b410      	push	{r4}
    1f20:	e009      	b.n	1f36 <_usb_d_find_ep+0x2a>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1f22:	3301      	adds	r3, #1
    1f24:	b25b      	sxtb	r3, r3
    1f26:	2b03      	cmp	r3, #3
    1f28:	dc0f      	bgt.n	1f4a <_usb_d_find_ep+0x3e>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1f2a:	4a0d      	ldr	r2, [pc, #52]	; (1f60 <_usb_d_find_ep+0x54>)
    1f2c:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1f30:	7851      	ldrb	r1, [r2, #1]
    1f32:	4281      	cmp	r1, r0
    1f34:	d00b      	beq.n	1f4e <_usb_d_find_ep+0x42>
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    1f36:	015a      	lsls	r2, r3, #5
    1f38:	4c09      	ldr	r4, [pc, #36]	; (1f60 <_usb_d_find_ep+0x54>)
    1f3a:	5ca2      	ldrb	r2, [r4, r2]
    1f3c:	2a00      	cmp	r2, #0
    1f3e:	d1f0      	bne.n	1f22 <_usb_d_find_ep+0x16>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    1f40:	f000 020f 	and.w	r2, r0, #15
    1f44:	428a      	cmp	r2, r1
    1f46:	d1ec      	bne.n	1f22 <_usb_d_find_ep+0x16>
    1f48:	e001      	b.n	1f4e <_usb_d_find_ep+0x42>
			return i;
		}
	}
	return -1;
    1f4a:	f04f 33ff 	mov.w	r3, #4294967295
}
    1f4e:	4618      	mov	r0, r3
    1f50:	f85d 4b04 	ldr.w	r4, [sp], #4
    1f54:	4770      	bx	lr
	return -1;
    1f56:	f04f 33ff 	mov.w	r3, #4294967295
}
    1f5a:	4618      	mov	r0, r3
    1f5c:	4770      	bx	lr
    1f5e:	bf00      	nop
    1f60:	2000057c 	.word	0x2000057c

00001f64 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    1f64:	2000      	movs	r0, #0
    1f66:	4770      	bx	lr

00001f68 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    1f68:	b538      	push	{r3, r4, r5, lr}
    1f6a:	4604      	mov	r4, r0
    1f6c:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    1f6e:	4b09      	ldr	r3, [pc, #36]	; (1f94 <usb_d_cb_trans_more+0x2c>)
    1f70:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    1f72:	4b09      	ldr	r3, [pc, #36]	; (1f98 <usb_d_cb_trans_more+0x30>)
    1f74:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1f78:	789b      	ldrb	r3, [r3, #2]
    1f7a:	2b03      	cmp	r3, #3
    1f7c:	d001      	beq.n	1f82 <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    1f7e:	2000      	movs	r0, #0
}
    1f80:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    1f82:	4b05      	ldr	r3, [pc, #20]	; (1f98 <usb_d_cb_trans_more+0x30>)
    1f84:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    1f88:	6983      	ldr	r3, [r0, #24]
    1f8a:	4629      	mov	r1, r5
    1f8c:	4620      	mov	r0, r4
    1f8e:	4798      	blx	r3
    1f90:	bd38      	pop	{r3, r4, r5, pc}
    1f92:	bf00      	nop
    1f94:	00001f0d 	.word	0x00001f0d
    1f98:	2000057c 	.word	0x2000057c

00001f9c <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    1f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1fa0:	b084      	sub	sp, #16
    1fa2:	4607      	mov	r7, r0
    1fa4:	460d      	mov	r5, r1
    1fa6:	4690      	mov	r8, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    1fa8:	4b48      	ldr	r3, [pc, #288]	; (20cc <_usb_d_cb_trans_done+0x130>)
    1faa:	4798      	blx	r3
    1fac:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
    1fae:	4e48      	ldr	r6, [pc, #288]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    1fb0:	eb06 1640 	add.w	r6, r6, r0, lsl #5

	if (code == USB_TRANS_DONE) {
    1fb4:	2d00      	cmp	r5, #0
    1fb6:	d14f      	bne.n	2058 <_usb_d_cb_trans_done+0xbc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    1fb8:	4a45      	ldr	r2, [pc, #276]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    1fba:	0143      	lsls	r3, r0, #5
    1fbc:	2000      	movs	r0, #0
    1fbe:	70f0      	strb	r0, [r6, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1fc0:	5cd3      	ldrb	r3, [r2, r3]
    1fc2:	b17b      	cbz	r3, 1fe4 <_usb_d_cb_trans_done+0x48>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    1fc4:	4b42      	ldr	r3, [pc, #264]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    1fc6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1fca:	2201      	movs	r2, #1
    1fcc:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    1fce:	4b40      	ldr	r3, [pc, #256]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    1fd0:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    1fd4:	69e3      	ldr	r3, [r4, #28]
    1fd6:	4642      	mov	r2, r8
    1fd8:	78e1      	ldrb	r1, [r4, #3]
    1fda:	4638      	mov	r0, r7
    1fdc:	4798      	blx	r3
}
    1fde:	b004      	add	sp, #16
    1fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t state   = ept->xfer.hdr.state;
    1fe4:	78b3      	ldrb	r3, [r6, #2]
    1fe6:	f996 400c 	ldrsb.w	r4, [r6, #12]
	if (state == USB_EP_S_X_DATA) {
    1fea:	2b03      	cmp	r3, #3
    1fec:	d008      	beq.n	2000 <_usb_d_cb_trans_done+0x64>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    1fee:	69f3      	ldr	r3, [r6, #28]
    1ff0:	f106 020c 	add.w	r2, r6, #12
    1ff4:	2100      	movs	r1, #0
    1ff6:	7870      	ldrb	r0, [r6, #1]
    1ff8:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1ffa:	2302      	movs	r3, #2
    1ffc:	70b3      	strb	r3, [r6, #2]
    1ffe:	e7ee      	b.n	1fde <_usb_d_cb_trans_done+0x42>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    2000:	69f3      	ldr	r3, [r6, #28]
    2002:	f106 020c 	add.w	r2, r6, #12
    2006:	2101      	movs	r1, #1
    2008:	7870      	ldrb	r0, [r6, #1]
    200a:	4798      	blx	r3
		if (err) {
    200c:	b170      	cbz	r0, 202c <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    200e:	2305      	movs	r3, #5
    2010:	70b3      	strb	r3, [r6, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    2012:	2302      	movs	r3, #2
    2014:	70f3      	strb	r3, [r6, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    2016:	2c00      	cmp	r4, #0
    2018:	db06      	blt.n	2028 <_usb_d_cb_trans_done+0x8c>
    201a:	7870      	ldrb	r0, [r6, #1]
    201c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    2020:	2101      	movs	r1, #1
    2022:	4b2c      	ldr	r3, [pc, #176]	; (20d4 <_usb_d_cb_trans_done+0x138>)
    2024:	4798      	blx	r3
    2026:	e7da      	b.n	1fde <_usb_d_cb_trans_done+0x42>
    2028:	7870      	ldrb	r0, [r6, #1]
    202a:	e7f9      	b.n	2020 <_usb_d_cb_trans_done+0x84>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    202c:	2304      	movs	r3, #4
    202e:	70b3      	strb	r3, [r6, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    2030:	7873      	ldrb	r3, [r6, #1]
	struct usb_d_transfer trans
    2032:	2200      	movs	r2, #0
    2034:	9201      	str	r2, [sp, #4]
    2036:	9202      	str	r2, [sp, #8]
    2038:	4294      	cmp	r4, r2
    203a:	db0a      	blt.n	2052 <_usb_d_cb_trans_done+0xb6>
    203c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2040:	f88d 300c 	strb.w	r3, [sp, #12]
    2044:	2301      	movs	r3, #1
    2046:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    204a:	a801      	add	r0, sp, #4
    204c:	4b22      	ldr	r3, [pc, #136]	; (20d8 <_usb_d_cb_trans_done+0x13c>)
    204e:	4798      	blx	r3
    2050:	e7c5      	b.n	1fde <_usb_d_cb_trans_done+0x42>
	struct usb_d_transfer trans
    2052:	f003 030f 	and.w	r3, r3, #15
    2056:	e7f3      	b.n	2040 <_usb_d_cb_trans_done+0xa4>
	} else if (code == USB_TRANS_STALL) {
    2058:	2d01      	cmp	r5, #1
    205a:	d00a      	beq.n	2072 <_usb_d_cb_trans_done+0xd6>
	} else if (code == USB_TRANS_ABORT) {
    205c:	2d02      	cmp	r5, #2
    205e:	d01c      	beq.n	209a <_usb_d_cb_trans_done+0xfe>
	} else if (code == USB_TRANS_RESET) {
    2060:	2d03      	cmp	r5, #3
    2062:	d02a      	beq.n	20ba <_usb_d_cb_trans_done+0x11e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    2064:	4b1a      	ldr	r3, [pc, #104]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    2066:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    206a:	2206      	movs	r2, #6
    206c:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    206e:	70da      	strb	r2, [r3, #3]
    2070:	e7ad      	b.n	1fce <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_HALT;
    2072:	4a17      	ldr	r2, [pc, #92]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    2074:	0143      	lsls	r3, r0, #5
    2076:	18d1      	adds	r1, r2, r3
    2078:	2002      	movs	r0, #2
    207a:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    207c:	5cd3      	ldrb	r3, [r2, r3]
    207e:	b12b      	cbz	r3, 208c <_usb_d_cb_trans_done+0xf0>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    2080:	4b13      	ldr	r3, [pc, #76]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    2082:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    2086:	2205      	movs	r2, #5
    2088:	709a      	strb	r2, [r3, #2]
    208a:	e7a0      	b.n	1fce <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    208c:	460b      	mov	r3, r1
    208e:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2090:	2100      	movs	r1, #0
    2092:	4638      	mov	r0, r7
    2094:	4b0f      	ldr	r3, [pc, #60]	; (20d4 <_usb_d_cb_trans_done+0x138>)
    2096:	4798      	blx	r3
    2098:	e799      	b.n	1fce <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    209a:	4a0d      	ldr	r2, [pc, #52]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    209c:	0143      	lsls	r3, r0, #5
    209e:	18d1      	adds	r1, r2, r3
    20a0:	2004      	movs	r0, #4
    20a2:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    20a4:	5cd3      	ldrb	r3, [r2, r3]
    20a6:	b12b      	cbz	r3, 20b4 <_usb_d_cb_trans_done+0x118>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    20a8:	4b09      	ldr	r3, [pc, #36]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    20aa:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    20ae:	2201      	movs	r2, #1
    20b0:	709a      	strb	r2, [r3, #2]
    20b2:	e78c      	b.n	1fce <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    20b4:	2302      	movs	r3, #2
    20b6:	708b      	strb	r3, [r1, #2]
			return;
    20b8:	e791      	b.n	1fde <_usb_d_cb_trans_done+0x42>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    20ba:	4b05      	ldr	r3, [pc, #20]	; (20d0 <_usb_d_cb_trans_done+0x134>)
    20bc:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    20c0:	2200      	movs	r2, #0
    20c2:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    20c4:	2205      	movs	r2, #5
    20c6:	70da      	strb	r2, [r3, #3]
    20c8:	e781      	b.n	1fce <_usb_d_cb_trans_done+0x32>
    20ca:	bf00      	nop
    20cc:	00001f0d 	.word	0x00001f0d
    20d0:	2000057c 	.word	0x2000057c
    20d4:	000050d9 	.word	0x000050d9
    20d8:	00005295 	.word	0x00005295

000020dc <usb_d_cb_trans_setup>:
{
    20dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    20e0:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    20e2:	4b1d      	ldr	r3, [pc, #116]	; (2158 <usb_d_cb_trans_setup+0x7c>)
    20e4:	4798      	blx	r3
    20e6:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    20e8:	0144      	lsls	r4, r0, #5
    20ea:	f104 0308 	add.w	r3, r4, #8
    20ee:	4c1b      	ldr	r4, [pc, #108]	; (215c <usb_d_cb_trans_setup+0x80>)
    20f0:	441c      	add	r4, r3
    20f2:	3404      	adds	r4, #4
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    20f4:	4621      	mov	r1, r4
    20f6:	4628      	mov	r0, r5
    20f8:	4b19      	ldr	r3, [pc, #100]	; (2160 <usb_d_cb_trans_setup+0x84>)
    20fa:	4798      	blx	r3
    20fc:	b2c0      	uxtb	r0, r0
	if (n != 8) {
    20fe:	2808      	cmp	r0, #8
    2100:	d009      	beq.n	2116 <usb_d_cb_trans_setup+0x3a>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2102:	2101      	movs	r1, #1
    2104:	4628      	mov	r0, r5
    2106:	4c17      	ldr	r4, [pc, #92]	; (2164 <usb_d_cb_trans_setup+0x88>)
    2108:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    210a:	2101      	movs	r1, #1
    210c:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    2110:	47a0      	blx	r4
		return;
    2112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2116:	2100      	movs	r1, #0
    2118:	4628      	mov	r0, r5
    211a:	4f12      	ldr	r7, [pc, #72]	; (2164 <usb_d_cb_trans_setup+0x88>)
    211c:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    211e:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    2122:	2100      	movs	r1, #0
    2124:	4640      	mov	r0, r8
    2126:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    2128:	4b0c      	ldr	r3, [pc, #48]	; (215c <usb_d_cb_trans_setup+0x80>)
    212a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    212e:	2201      	movs	r2, #1
    2130:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    2132:	695b      	ldr	r3, [r3, #20]
    2134:	4621      	mov	r1, r4
    2136:	4628      	mov	r0, r5
    2138:	4798      	blx	r3
    213a:	b108      	cbz	r0, 2140 <usb_d_cb_trans_setup+0x64>
    213c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    2140:	4b06      	ldr	r3, [pc, #24]	; (215c <usb_d_cb_trans_setup+0x80>)
    2142:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    2146:	2305      	movs	r3, #5
    2148:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    214a:	2101      	movs	r1, #1
    214c:	4628      	mov	r0, r5
    214e:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    2150:	2101      	movs	r1, #1
    2152:	4640      	mov	r0, r8
    2154:	47b8      	blx	r7
    2156:	e7f1      	b.n	213c <usb_d_cb_trans_setup+0x60>
    2158:	00001f0d 	.word	0x00001f0d
    215c:	2000057c 	.word	0x2000057c
    2160:	00005221 	.word	0x00005221
    2164:	000050d9 	.word	0x000050d9

00002168 <usb_d_init>:

int32_t usb_d_init(void)
{
    2168:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    216a:	4b12      	ldr	r3, [pc, #72]	; (21b4 <usb_d_init+0x4c>)
    216c:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    216e:	2800      	cmp	r0, #0
    2170:	db1e      	blt.n	21b0 <usb_d_init+0x48>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    2172:	2280      	movs	r2, #128	; 0x80
    2174:	2100      	movs	r1, #0
    2176:	4810      	ldr	r0, [pc, #64]	; (21b8 <usb_d_init+0x50>)
    2178:	4b10      	ldr	r3, [pc, #64]	; (21bc <usb_d_init+0x54>)
    217a:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    217c:	2200      	movs	r2, #0
    217e:	e00a      	b.n	2196 <usb_d_init+0x2e>
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    2180:	4b0d      	ldr	r3, [pc, #52]	; (21b8 <usb_d_init+0x50>)
    2182:	eb03 1342 	add.w	r3, r3, r2, lsl #5
    2186:	21ff      	movs	r1, #255	; 0xff
    2188:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    218a:	490d      	ldr	r1, [pc, #52]	; (21c0 <usb_d_init+0x58>)
    218c:	6159      	str	r1, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    218e:	6199      	str	r1, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    2190:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2192:	3201      	adds	r2, #1
    2194:	b2d2      	uxtb	r2, r2
    2196:	2a03      	cmp	r2, #3
    2198:	d9f2      	bls.n	2180 <usb_d_init+0x18>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    219a:	490a      	ldr	r1, [pc, #40]	; (21c4 <usb_d_init+0x5c>)
    219c:	2000      	movs	r0, #0
    219e:	4c0a      	ldr	r4, [pc, #40]	; (21c8 <usb_d_init+0x60>)
    21a0:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    21a2:	490a      	ldr	r1, [pc, #40]	; (21cc <usb_d_init+0x64>)
    21a4:	2001      	movs	r0, #1
    21a6:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    21a8:	4909      	ldr	r1, [pc, #36]	; (21d0 <usb_d_init+0x68>)
    21aa:	2002      	movs	r0, #2
    21ac:	47a0      	blx	r4
	return ERR_NONE;
    21ae:	2000      	movs	r0, #0
}
    21b0:	bd10      	pop	{r4, pc}
    21b2:	bf00      	nop
    21b4:	00004ac1 	.word	0x00004ac1
    21b8:	2000057c 	.word	0x2000057c
    21bc:	00007087 	.word	0x00007087
    21c0:	00001f65 	.word	0x00001f65
    21c4:	000020dd 	.word	0x000020dd
    21c8:	0000546d 	.word	0x0000546d
    21cc:	00001f69 	.word	0x00001f69
    21d0:	00001f9d 	.word	0x00001f9d

000021d4 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    21d4:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    21d6:	4b01      	ldr	r3, [pc, #4]	; (21dc <usb_d_register_callback+0x8>)
    21d8:	4798      	blx	r3
    21da:	bd08      	pop	{r3, pc}
    21dc:	00005449 	.word	0x00005449

000021e0 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    21e0:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    21e2:	4b01      	ldr	r3, [pc, #4]	; (21e8 <usb_d_enable+0x8>)
    21e4:	4798      	blx	r3
}
    21e6:	bd08      	pop	{r3, pc}
    21e8:	00004b89 	.word	0x00004b89

000021ec <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    21ec:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    21ee:	4b01      	ldr	r3, [pc, #4]	; (21f4 <usb_d_attach+0x8>)
    21f0:	4798      	blx	r3
    21f2:	bd08      	pop	{r3, pc}
    21f4:	00004bf9 	.word	0x00004bf9

000021f8 <usb_d_detach>:
}

void usb_d_detach(void)
{
    21f8:	b508      	push	{r3, lr}
	_usb_d_dev_detach();
    21fa:	4b01      	ldr	r3, [pc, #4]	; (2200 <usb_d_detach+0x8>)
    21fc:	4798      	blx	r3
    21fe:	bd08      	pop	{r3, pc}
    2200:	00004c0b 	.word	0x00004c0b

00002204 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    2204:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    2206:	4b01      	ldr	r3, [pc, #4]	; (220c <usb_d_set_address+0x8>)
    2208:	4798      	blx	r3
    220a:	bd08      	pop	{r3, pc}
    220c:	00004c1b 	.word	0x00004c1b

00002210 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    2210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2212:	4606      	mov	r6, r0
    2214:	460c      	mov	r4, r1
    2216:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    2218:	4b0f      	ldr	r3, [pc, #60]	; (2258 <usb_d_ep_init+0x48>)
    221a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    221c:	2800      	cmp	r0, #0
    221e:	da14      	bge.n	224a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    2220:	20ff      	movs	r0, #255	; 0xff
    2222:	4b0d      	ldr	r3, [pc, #52]	; (2258 <usb_d_ep_init+0x48>)
    2224:	4798      	blx	r3
		if (ep_index < 0) {
    2226:	1e05      	subs	r5, r0, #0
    2228:	db12      	blt.n	2250 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    222a:	463a      	mov	r2, r7
    222c:	4621      	mov	r1, r4
    222e:	4630      	mov	r0, r6
    2230:	4b0a      	ldr	r3, [pc, #40]	; (225c <usb_d_ep_init+0x4c>)
    2232:	4798      	blx	r3
	if (rc < 0) {
    2234:	2800      	cmp	r0, #0
    2236:	db0d      	blt.n	2254 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    2238:	4b09      	ldr	r3, [pc, #36]	; (2260 <usb_d_ep_init+0x50>)
    223a:	0168      	lsls	r0, r5, #5
    223c:	181a      	adds	r2, r3, r0
    223e:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    2240:	f004 0403 	and.w	r4, r4, #3
    2244:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    2246:	2000      	movs	r0, #0
    2248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    224a:	f06f 0013 	mvn.w	r0, #19
    224e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    2250:	f06f 0014 	mvn.w	r0, #20
}
    2254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2256:	bf00      	nop
    2258:	00001f0d 	.word	0x00001f0d
    225c:	00004c29 	.word	0x00004c29
    2260:	2000057c 	.word	0x2000057c

00002264 <usb_d_ep0_init>:
{
    2264:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    2266:	4602      	mov	r2, r0
    2268:	2100      	movs	r1, #0
    226a:	4608      	mov	r0, r1
    226c:	4b01      	ldr	r3, [pc, #4]	; (2274 <usb_d_ep0_init+0x10>)
    226e:	4798      	blx	r3
}
    2270:	bd08      	pop	{r3, pc}
    2272:	bf00      	nop
    2274:	00002211 	.word	0x00002211

00002278 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    2278:	b538      	push	{r3, r4, r5, lr}
    227a:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    227c:	4b06      	ldr	r3, [pc, #24]	; (2298 <usb_d_ep_deinit+0x20>)
    227e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    2280:	1e04      	subs	r4, r0, #0
    2282:	db07      	blt.n	2294 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    2284:	4628      	mov	r0, r5
    2286:	4b05      	ldr	r3, [pc, #20]	; (229c <usb_d_ep_deinit+0x24>)
    2288:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    228a:	4805      	ldr	r0, [pc, #20]	; (22a0 <usb_d_ep_deinit+0x28>)
    228c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    2290:	23ff      	movs	r3, #255	; 0xff
    2292:	7043      	strb	r3, [r0, #1]
    2294:	bd38      	pop	{r3, r4, r5, pc}
    2296:	bf00      	nop
    2298:	00001f0d 	.word	0x00001f0d
    229c:	00004d49 	.word	0x00004d49
    22a0:	2000057c 	.word	0x2000057c

000022a4 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    22a4:	b538      	push	{r3, r4, r5, lr}
    22a6:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    22a8:	4b0e      	ldr	r3, [pc, #56]	; (22e4 <usb_d_ep_enable+0x40>)
    22aa:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    22ac:	1e04      	subs	r4, r0, #0
    22ae:	db16      	blt.n	22de <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    22b0:	0163      	lsls	r3, r4, #5
    22b2:	4a0d      	ldr	r2, [pc, #52]	; (22e8 <usb_d_ep_enable+0x44>)
    22b4:	5cd3      	ldrb	r3, [r2, r3]
    22b6:	b953      	cbnz	r3, 22ce <usb_d_ep_enable+0x2a>
    22b8:	2202      	movs	r2, #2
    22ba:	4b0b      	ldr	r3, [pc, #44]	; (22e8 <usb_d_ep_enable+0x44>)
    22bc:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    22c0:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    22c2:	4628      	mov	r0, r5
    22c4:	4b09      	ldr	r3, [pc, #36]	; (22ec <usb_d_ep_enable+0x48>)
    22c6:	4798      	blx	r3
	if (rc < 0) {
    22c8:	2800      	cmp	r0, #0
    22ca:	db02      	blt.n	22d2 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    22cc:	bd38      	pop	{r3, r4, r5, pc}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    22ce:	2201      	movs	r2, #1
    22d0:	e7f3      	b.n	22ba <usb_d_ep_enable+0x16>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    22d2:	4b05      	ldr	r3, [pc, #20]	; (22e8 <usb_d_ep_enable+0x44>)
    22d4:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    22d8:	2300      	movs	r3, #0
    22da:	70a3      	strb	r3, [r4, #2]
    22dc:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    22de:	f06f 0011 	mvn.w	r0, #17
    22e2:	e7f3      	b.n	22cc <usb_d_ep_enable+0x28>
    22e4:	00001f0d 	.word	0x00001f0d
    22e8:	2000057c 	.word	0x2000057c
    22ec:	00004e09 	.word	0x00004e09

000022f0 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    22f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    22f4:	b086      	sub	sp, #24
    22f6:	4605      	mov	r5, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    22f8:	7a06      	ldrb	r6, [r0, #8]
    22fa:	4630      	mov	r0, r6
    22fc:	4b3c      	ldr	r3, [pc, #240]	; (23f0 <usb_d_ep_transfer+0x100>)
    22fe:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    2300:	7a6c      	ldrb	r4, [r5, #9]
    2302:	3400      	adds	r4, #0
    2304:	bf18      	it	ne
    2306:	2401      	movne	r4, #1
	uint32_t              len = xfer->size;
    2308:	f8d5 8004 	ldr.w	r8, [r5, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    230c:	1e07      	subs	r7, r0, #0
    230e:	db69      	blt.n	23e4 <usb_d_ep_transfer+0xf4>
    2310:	09f6      	lsrs	r6, r6, #7
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    2312:	a804      	add	r0, sp, #16
    2314:	4b37      	ldr	r3, [pc, #220]	; (23f4 <usb_d_ep_transfer+0x104>)
    2316:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    2318:	4b37      	ldr	r3, [pc, #220]	; (23f8 <usb_d_ep_transfer+0x108>)
    231a:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    231e:	789b      	ldrb	r3, [r3, #2]
    2320:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    2324:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2328:	b2db      	uxtb	r3, r3
    232a:	2b01      	cmp	r3, #1
    232c:	d00c      	beq.n	2348 <usb_d_ep_transfer+0x58>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    232e:	a804      	add	r0, sp, #16
    2330:	4b32      	ldr	r3, [pc, #200]	; (23fc <usb_d_ep_transfer+0x10c>)
    2332:	4798      	blx	r3
		switch (state) {
    2334:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2338:	b2db      	uxtb	r3, r3
    233a:	2b05      	cmp	r3, #5
    233c:	d025      	beq.n	238a <usb_d_ep_transfer+0x9a>
    233e:	2b06      	cmp	r3, #6
    2340:	d053      	beq.n	23ea <usb_d_ep_transfer+0xfa>
    2342:	b323      	cbz	r3, 238e <usb_d_ep_transfer+0x9e>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    2344:	2001      	movs	r0, #1
    2346:	e01d      	b.n	2384 <usb_d_ep_transfer+0x94>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    2348:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 23f8 <usb_d_ep_transfer+0x108>
    234c:	ea4f 1947 	mov.w	r9, r7, lsl #5
    2350:	eb0a 0309 	add.w	r3, sl, r9
    2354:	2203      	movs	r2, #3
    2356:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    2358:	a804      	add	r0, sp, #16
    235a:	4b28      	ldr	r3, [pc, #160]	; (23fc <usb_d_ep_transfer+0x10c>)
    235c:	4798      	blx	r3
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    235e:	f81a 3009 	ldrb.w	r3, [sl, r9]
    2362:	b1bb      	cbz	r3, 2394 <usb_d_ep_transfer+0xa4>
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    2364:	7a2b      	ldrb	r3, [r5, #8]
    2366:	682a      	ldr	r2, [r5, #0]
	struct usb_d_transfer trans
    2368:	9201      	str	r2, [sp, #4]
    236a:	f8cd 8008 	str.w	r8, [sp, #8]
    236e:	2e00      	cmp	r6, #0
    2370:	d035      	beq.n	23de <usb_d_ep_transfer+0xee>
    2372:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2376:	f88d 300c 	strb.w	r3, [sp, #12]
    237a:	f88d 400d 	strb.w	r4, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    237e:	a801      	add	r0, sp, #4
    2380:	4b1f      	ldr	r3, [pc, #124]	; (2400 <usb_d_ep_transfer+0x110>)
    2382:	4798      	blx	r3
	return rc;
}
    2384:	b006      	add	sp, #24
    2386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return USB_HALTED;
    238a:	2002      	movs	r0, #2
    238c:	e7fa      	b.n	2384 <usb_d_ep_transfer+0x94>
			return -USB_ERR_FUNC;
    238e:	f06f 0012 	mvn.w	r0, #18
    2392:	e7f7      	b.n	2384 <usb_d_ep_transfer+0x94>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    2394:	4b18      	ldr	r3, [pc, #96]	; (23f8 <usb_d_ep_transfer+0x108>)
    2396:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    239a:	7c9c      	ldrb	r4, [r3, #18]
    239c:	7cdb      	ldrb	r3, [r3, #19]
    239e:	eb04 2403 	add.w	r4, r4, r3, lsl #8
    23a2:	b2a4      	uxth	r4, r4
		if (req_len == 0) {
    23a4:	b94c      	cbnz	r4, 23ba <usb_d_ep_transfer+0xca>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    23a6:	4b14      	ldr	r3, [pc, #80]	; (23f8 <usb_d_ep_transfer+0x108>)
    23a8:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    23ac:	2304      	movs	r3, #4
    23ae:	70bb      	strb	r3, [r7, #2]
			len                 = 0;
    23b0:	f04f 0800 	mov.w	r8, #0
			zlp                 = true;
    23b4:	2401      	movs	r4, #1
			dir                 = true;
    23b6:	4626      	mov	r6, r4
    23b8:	e7d4      	b.n	2364 <usb_d_ep_transfer+0x74>
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    23ba:	4b0f      	ldr	r3, [pc, #60]	; (23f8 <usb_d_ep_transfer+0x108>)
    23bc:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    23c0:	f997 300c 	ldrsb.w	r3, [r7, #12]
    23c4:	0fde      	lsrs	r6, r3, #31
			if (len > req_len) {
    23c6:	45a0      	cmp	r8, r4
    23c8:	d900      	bls.n	23cc <usb_d_ep_transfer+0xdc>
				len = req_len;
    23ca:	46a0      	mov	r8, r4
			if (dir) {
    23cc:	2b00      	cmp	r3, #0
    23ce:	db01      	blt.n	23d4 <usb_d_ep_transfer+0xe4>
				zlp = false;
    23d0:	2400      	movs	r4, #0
    23d2:	e7c7      	b.n	2364 <usb_d_ep_transfer+0x74>
				zlp = (req_len > len);
    23d4:	45a0      	cmp	r8, r4
    23d6:	bf2c      	ite	cs
    23d8:	2400      	movcs	r4, #0
    23da:	2401      	movcc	r4, #1
    23dc:	e7c2      	b.n	2364 <usb_d_ep_transfer+0x74>
	struct usb_d_transfer trans
    23de:	f003 030f 	and.w	r3, r3, #15
    23e2:	e7c8      	b.n	2376 <usb_d_ep_transfer+0x86>
		return -USB_ERR_PARAM;
    23e4:	f06f 0011 	mvn.w	r0, #17
    23e8:	e7cc      	b.n	2384 <usb_d_ep_transfer+0x94>
			return -USB_ERROR;
    23ea:	f06f 000f 	mvn.w	r0, #15
    23ee:	e7c9      	b.n	2384 <usb_d_ep_transfer+0x94>
    23f0:	00001f0d 	.word	0x00001f0d
    23f4:	00001045 	.word	0x00001045
    23f8:	2000057c 	.word	0x2000057c
    23fc:	00001053 	.word	0x00001053
    2400:	00005295 	.word	0x00005295

00002404 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    2404:	b538      	push	{r3, r4, r5, lr}
    2406:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    2408:	b139      	cbz	r1, 241a <usb_d_ep_halt+0x16>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    240a:	2901      	cmp	r1, #1
    240c:	d026      	beq.n	245c <usb_d_ep_halt+0x58>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    240e:	2102      	movs	r1, #2
    2410:	4b15      	ldr	r3, [pc, #84]	; (2468 <usb_d_ep_halt+0x64>)
    2412:	4798      	blx	r3
    2414:	4603      	mov	r3, r0
	}
}
    2416:	4618      	mov	r0, r3
    2418:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    241a:	4b14      	ldr	r3, [pc, #80]	; (246c <usb_d_ep_halt+0x68>)
    241c:	4798      	blx	r3
	if (ep_index < 0) {
    241e:	1e05      	subs	r5, r0, #0
    2420:	db19      	blt.n	2456 <usb_d_ep_halt+0x52>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    2422:	2102      	movs	r1, #2
    2424:	4620      	mov	r0, r4
    2426:	4b10      	ldr	r3, [pc, #64]	; (2468 <usb_d_ep_halt+0x64>)
    2428:	4798      	blx	r3
    242a:	4603      	mov	r3, r0
    242c:	2800      	cmp	r0, #0
    242e:	d0f2      	beq.n	2416 <usb_d_ep_halt+0x12>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2430:	2100      	movs	r1, #0
    2432:	4620      	mov	r0, r4
    2434:	4b0c      	ldr	r3, [pc, #48]	; (2468 <usb_d_ep_halt+0x64>)
    2436:	4798      	blx	r3
		if (rc < 0) {
    2438:	1e03      	subs	r3, r0, #0
    243a:	dbec      	blt.n	2416 <usb_d_ep_halt+0x12>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    243c:	4b0c      	ldr	r3, [pc, #48]	; (2470 <usb_d_ep_halt+0x6c>)
    243e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    2442:	2201      	movs	r2, #1
    2444:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    2446:	2103      	movs	r1, #3
    2448:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    244a:	69db      	ldr	r3, [r3, #28]
    244c:	2200      	movs	r2, #0
    244e:	4620      	mov	r0, r4
    2450:	4798      	blx	r3
	return ERR_NONE;
    2452:	2300      	movs	r3, #0
    2454:	e7df      	b.n	2416 <usb_d_ep_halt+0x12>
		return -USB_ERR_PARAM;
    2456:	f06f 0311 	mvn.w	r3, #17
		return _usb_d_ep_halt_clr(ep);
    245a:	e7dc      	b.n	2416 <usb_d_ep_halt+0x12>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    245c:	2101      	movs	r1, #1
    245e:	4b02      	ldr	r3, [pc, #8]	; (2468 <usb_d_ep_halt+0x64>)
    2460:	4798      	blx	r3
    2462:	4603      	mov	r3, r0
    2464:	e7d7      	b.n	2416 <usb_d_ep_halt+0x12>
    2466:	bf00      	nop
    2468:	000050d9 	.word	0x000050d9
    246c:	00001f0d 	.word	0x00001f0d
    2470:	2000057c 	.word	0x2000057c

00002474 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    2474:	b538      	push	{r3, r4, r5, lr}
    2476:	460d      	mov	r5, r1
    2478:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    247a:	4b0e      	ldr	r3, [pc, #56]	; (24b4 <usb_d_ep_register_callback+0x40>)
    247c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    247e:	b13c      	cbz	r4, 2490 <usb_d_ep_register_callback+0x1c>
	if (ep_index < 0) {
    2480:	2800      	cmp	r0, #0
    2482:	db15      	blt.n	24b0 <usb_d_ep_register_callback+0x3c>
		return;
	}
	switch (type) {
    2484:	2d01      	cmp	r5, #1
    2486:	d00a      	beq.n	249e <usb_d_ep_register_callback+0x2a>
    2488:	b125      	cbz	r5, 2494 <usb_d_ep_register_callback+0x20>
    248a:	2d02      	cmp	r5, #2
    248c:	d00c      	beq.n	24a8 <usb_d_ep_register_callback+0x34>
    248e:	bd38      	pop	{r3, r4, r5, pc}
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    2490:	4c09      	ldr	r4, [pc, #36]	; (24b8 <usb_d_ep_register_callback+0x44>)
    2492:	e7f5      	b.n	2480 <usb_d_ep_register_callback+0xc>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    2494:	4b09      	ldr	r3, [pc, #36]	; (24bc <usb_d_ep_register_callback+0x48>)
    2496:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    249a:	6144      	str	r4, [r0, #20]
		break;
    249c:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    249e:	4b07      	ldr	r3, [pc, #28]	; (24bc <usb_d_ep_register_callback+0x48>)
    24a0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    24a4:	6184      	str	r4, [r0, #24]
		break;
    24a6:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    24a8:	4b04      	ldr	r3, [pc, #16]	; (24bc <usb_d_ep_register_callback+0x48>)
    24aa:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    24ae:	61c4      	str	r4, [r0, #28]
    24b0:	bd38      	pop	{r3, r4, r5, pc}
    24b2:	bf00      	nop
    24b4:	00001f0d 	.word	0x00001f0d
    24b8:	00001f65 	.word	0x00001f65
    24bc:	2000057c 	.word	0x2000057c

000024c0 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    24c0:	b900      	cbnz	r0, 24c4 <assert+0x4>
		__asm("BKPT #0");
    24c2:	be00      	bkpt	0x0000
    24c4:	4770      	bx	lr

000024c6 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    24c6:	6803      	ldr	r3, [r0, #0]
    24c8:	b11b      	cbz	r3, 24d2 <is_list_element+0xc>
		if (it == element) {
    24ca:	428b      	cmp	r3, r1
    24cc:	d003      	beq.n	24d6 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    24ce:	681b      	ldr	r3, [r3, #0]
    24d0:	e7fa      	b.n	24c8 <is_list_element+0x2>
			return true;
		}
	}

	return false;
    24d2:	2000      	movs	r0, #0
    24d4:	4770      	bx	lr
			return true;
    24d6:	2001      	movs	r0, #1
}
    24d8:	4770      	bx	lr
	...

000024dc <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    24dc:	b538      	push	{r3, r4, r5, lr}
    24de:	4604      	mov	r4, r0
    24e0:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    24e2:	4b06      	ldr	r3, [pc, #24]	; (24fc <list_insert_as_head+0x20>)
    24e4:	4798      	blx	r3
    24e6:	f080 0001 	eor.w	r0, r0, #1
    24ea:	2239      	movs	r2, #57	; 0x39
    24ec:	4904      	ldr	r1, [pc, #16]	; (2500 <list_insert_as_head+0x24>)
    24ee:	b2c0      	uxtb	r0, r0
    24f0:	4b04      	ldr	r3, [pc, #16]	; (2504 <list_insert_as_head+0x28>)
    24f2:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    24f4:	6823      	ldr	r3, [r4, #0]
    24f6:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    24f8:	6025      	str	r5, [r4, #0]
    24fa:	bd38      	pop	{r3, r4, r5, pc}
    24fc:	000024c7 	.word	0x000024c7
    2500:	00007c38 	.word	0x00007c38
    2504:	000024c1 	.word	0x000024c1

00002508 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    2508:	6803      	ldr	r3, [r0, #0]
    250a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    250c:	6001      	str	r1, [r0, #0]
    250e:	4770      	bx	lr

00002510 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    2510:	b570      	push	{r4, r5, r6, lr}
    2512:	4605      	mov	r5, r0
    2514:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    2516:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    2518:	4b0a      	ldr	r3, [pc, #40]	; (2544 <list_insert_at_end+0x34>)
    251a:	4798      	blx	r3
    251c:	f080 0001 	eor.w	r0, r0, #1
    2520:	224f      	movs	r2, #79	; 0x4f
    2522:	4909      	ldr	r1, [pc, #36]	; (2548 <list_insert_at_end+0x38>)
    2524:	b2c0      	uxtb	r0, r0
    2526:	4b09      	ldr	r3, [pc, #36]	; (254c <list_insert_at_end+0x3c>)
    2528:	4798      	blx	r3

	if (!list->head) {
    252a:	682b      	ldr	r3, [r5, #0]
    252c:	b91b      	cbnz	r3, 2536 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    252e:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    2530:	6033      	str	r3, [r6, #0]
		return;
    2532:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    2534:	461c      	mov	r4, r3
	while (it->next) {
    2536:	6823      	ldr	r3, [r4, #0]
    2538:	2b00      	cmp	r3, #0
    253a:	d1fb      	bne.n	2534 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    253c:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    253e:	6033      	str	r3, [r6, #0]
    2540:	bd70      	pop	{r4, r5, r6, pc}
    2542:	bf00      	nop
    2544:	000024c7 	.word	0x000024c7
    2548:	00007c38 	.word	0x00007c38
    254c:	000024c1 	.word	0x000024c1

00002550 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    2550:	6803      	ldr	r3, [r0, #0]
    2552:	b11b      	cbz	r3, 255c <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    2554:	681a      	ldr	r2, [r3, #0]
    2556:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    2558:	4618      	mov	r0, r3
    255a:	4770      	bx	lr
	}

	return NULL;
    255c:	2000      	movs	r0, #0
}
    255e:	4770      	bx	lr

00002560 <list_delete_element>:
/**
 * \brief Removes list element
 */
bool list_delete_element(struct list_descriptor *const list, const void *const element)
{
	if (!element) {
    2560:	b1a1      	cbz	r1, 258c <list_delete_element+0x2c>
{
    2562:	b410      	push	{r4}
    2564:	460c      	mov	r4, r1
		return false;
	}

	if (list->head == element) {
    2566:	6803      	ldr	r3, [r0, #0]
    2568:	4299      	cmp	r1, r3
    256a:	d104      	bne.n	2576 <list_delete_element+0x16>
		list->head = list->head->next;
    256c:	681b      	ldr	r3, [r3, #0]
    256e:	6003      	str	r3, [r0, #0]
		return true;
    2570:	2001      	movs	r0, #1
    2572:	e008      	b.n	2586 <list_delete_element+0x26>
	} else {
		struct list_element *it = list->head;

		while (it && it->next != element) {
			it = it->next;
    2574:	4613      	mov	r3, r2
		while (it && it->next != element) {
    2576:	b113      	cbz	r3, 257e <list_delete_element+0x1e>
    2578:	681a      	ldr	r2, [r3, #0]
    257a:	4294      	cmp	r4, r2
    257c:	d1fa      	bne.n	2574 <list_delete_element+0x14>
		}
		if (it) {
    257e:	b13b      	cbz	r3, 2590 <list_delete_element+0x30>
			it->next = ((struct list_element *)element)->next;
    2580:	6822      	ldr	r2, [r4, #0]
    2582:	601a      	str	r2, [r3, #0]
			return true;
    2584:	2001      	movs	r0, #1
		}
	}

	return false;
}
    2586:	f85d 4b04 	ldr.w	r4, [sp], #4
    258a:	4770      	bx	lr
		return false;
    258c:	2000      	movs	r0, #0
    258e:	4770      	bx	lr
	return false;
    2590:	2000      	movs	r0, #0
    2592:	e7f8      	b.n	2586 <list_delete_element+0x26>

00002594 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    2594:	b570      	push	{r4, r5, r6, lr}
    2596:	460e      	mov	r6, r1
    2598:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    259a:	4604      	mov	r4, r0
    259c:	b178      	cbz	r0, 25be <ringbuffer_init+0x2a>
    259e:	b181      	cbz	r1, 25c2 <ringbuffer_init+0x2e>
    25a0:	b98a      	cbnz	r2, 25c6 <ringbuffer_init+0x32>
    25a2:	2000      	movs	r0, #0
    25a4:	2228      	movs	r2, #40	; 0x28
    25a6:	490a      	ldr	r1, [pc, #40]	; (25d0 <ringbuffer_init+0x3c>)
    25a8:	4b0a      	ldr	r3, [pc, #40]	; (25d4 <ringbuffer_init+0x40>)
    25aa:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    25ac:	1e6b      	subs	r3, r5, #1
    25ae:	421d      	tst	r5, r3
    25b0:	d10b      	bne.n	25ca <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    25b2:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    25b4:	2000      	movs	r0, #0
    25b6:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    25b8:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    25ba:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    25bc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    25be:	2000      	movs	r0, #0
    25c0:	e7f0      	b.n	25a4 <ringbuffer_init+0x10>
    25c2:	2000      	movs	r0, #0
    25c4:	e7ee      	b.n	25a4 <ringbuffer_init+0x10>
    25c6:	2001      	movs	r0, #1
    25c8:	e7ec      	b.n	25a4 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    25ca:	f06f 000c 	mvn.w	r0, #12
}
    25ce:	bd70      	pop	{r4, r5, r6, pc}
    25d0:	00007c58 	.word	0x00007c58
    25d4:	000024c1 	.word	0x000024c1

000025d8 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    25d8:	b538      	push	{r3, r4, r5, lr}
    25da:	460d      	mov	r5, r1
	ASSERT(rb && data);
    25dc:	4604      	mov	r4, r0
    25de:	b1a8      	cbz	r0, 260c <ringbuffer_get+0x34>
    25e0:	b191      	cbz	r1, 2608 <ringbuffer_get+0x30>
    25e2:	2001      	movs	r0, #1
    25e4:	2240      	movs	r2, #64	; 0x40
    25e6:	490c      	ldr	r1, [pc, #48]	; (2618 <ringbuffer_get+0x40>)
    25e8:	4b0c      	ldr	r3, [pc, #48]	; (261c <ringbuffer_get+0x44>)
    25ea:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    25ec:	68e2      	ldr	r2, [r4, #12]
    25ee:	68a3      	ldr	r3, [r4, #8]
    25f0:	429a      	cmp	r2, r3
    25f2:	d00d      	beq.n	2610 <ringbuffer_get+0x38>
		*data = rb->buf[rb->read_index & rb->size];
    25f4:	6822      	ldr	r2, [r4, #0]
    25f6:	6861      	ldr	r1, [r4, #4]
    25f8:	400b      	ands	r3, r1
    25fa:	5cd3      	ldrb	r3, [r2, r3]
    25fc:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    25fe:	68a3      	ldr	r3, [r4, #8]
    2600:	3301      	adds	r3, #1
    2602:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    2604:	2000      	movs	r0, #0
    2606:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(rb && data);
    2608:	2000      	movs	r0, #0
    260a:	e7eb      	b.n	25e4 <ringbuffer_get+0xc>
    260c:	2000      	movs	r0, #0
    260e:	e7e9      	b.n	25e4 <ringbuffer_get+0xc>
	}

	return ERR_NOT_FOUND;
    2610:	f06f 0009 	mvn.w	r0, #9
}
    2614:	bd38      	pop	{r3, r4, r5, pc}
    2616:	bf00      	nop
    2618:	00007c58 	.word	0x00007c58
    261c:	000024c1 	.word	0x000024c1

00002620 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    2620:	b538      	push	{r3, r4, r5, lr}
    2622:	460d      	mov	r5, r1
	ASSERT(rb);
    2624:	4604      	mov	r4, r0
    2626:	2251      	movs	r2, #81	; 0x51
    2628:	490b      	ldr	r1, [pc, #44]	; (2658 <ringbuffer_put+0x38>)
    262a:	3000      	adds	r0, #0
    262c:	bf18      	it	ne
    262e:	2001      	movne	r0, #1
    2630:	4b0a      	ldr	r3, [pc, #40]	; (265c <ringbuffer_put+0x3c>)
    2632:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    2634:	6822      	ldr	r2, [r4, #0]
    2636:	68e3      	ldr	r3, [r4, #12]
    2638:	6861      	ldr	r1, [r4, #4]
    263a:	400b      	ands	r3, r1
    263c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    263e:	68e3      	ldr	r3, [r4, #12]
    2640:	68a2      	ldr	r2, [r4, #8]
    2642:	1a9a      	subs	r2, r3, r2
    2644:	6861      	ldr	r1, [r4, #4]
    2646:	428a      	cmp	r2, r1
    2648:	d901      	bls.n	264e <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    264a:	1a59      	subs	r1, r3, r1
    264c:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    264e:	3301      	adds	r3, #1
    2650:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    2652:	2000      	movs	r0, #0
    2654:	bd38      	pop	{r3, r4, r5, pc}
    2656:	bf00      	nop
    2658:	00007c58 	.word	0x00007c58
    265c:	000024c1 	.word	0x000024c1

00002660 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    2660:	b510      	push	{r4, lr}
	ASSERT(rb);
    2662:	4604      	mov	r4, r0
    2664:	2267      	movs	r2, #103	; 0x67
    2666:	4905      	ldr	r1, [pc, #20]	; (267c <ringbuffer_num+0x1c>)
    2668:	3000      	adds	r0, #0
    266a:	bf18      	it	ne
    266c:	2001      	movne	r0, #1
    266e:	4b04      	ldr	r3, [pc, #16]	; (2680 <ringbuffer_num+0x20>)
    2670:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    2672:	68e0      	ldr	r0, [r4, #12]
    2674:	68a3      	ldr	r3, [r4, #8]
}
    2676:	1ac0      	subs	r0, r0, r3
    2678:	bd10      	pop	{r4, pc}
    267a:	bf00      	nop
    267c:	00007c58 	.word	0x00007c58
    2680:	000024c1 	.word	0x000024c1

00002684 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    2684:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    2686:	4a06      	ldr	r2, [pc, #24]	; (26a0 <_sbrk+0x1c>)
    2688:	6812      	ldr	r2, [r2, #0]
    268a:	b122      	cbz	r2, 2696 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    268c:	4a04      	ldr	r2, [pc, #16]	; (26a0 <_sbrk+0x1c>)
    268e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2690:	4403      	add	r3, r0
    2692:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    2694:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2696:	4903      	ldr	r1, [pc, #12]	; (26a4 <_sbrk+0x20>)
    2698:	4a01      	ldr	r2, [pc, #4]	; (26a0 <_sbrk+0x1c>)
    269a:	6011      	str	r1, [r2, #0]
    269c:	e7f6      	b.n	268c <_sbrk+0x8>
    269e:	bf00      	nop
    26a0:	200005fc 	.word	0x200005fc
    26a4:	20010c28 	.word	0x20010c28

000026a8 <_adc_get_hardware_index>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    26a8:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    26ac:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
}
    26b0:	f3c0 2087 	ubfx	r0, r0, #10, #8
    26b4:	4770      	bx	lr
	...

000026b8 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
    26b8:	b410      	push	{r4}
	uint16_t calib_reg = 0;
	if (hw == ADC0) {
    26ba:	4b60      	ldr	r3, [pc, #384]	; (283c <_adc_init+0x184>)
    26bc:	4298      	cmp	r0, r3
    26be:	f000 809c 	beq.w	27fa <_adc_init+0x142>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
	} else if (hw == ADC1) {
    26c2:	4b5f      	ldr	r3, [pc, #380]	; (2840 <_adc_init+0x188>)
    26c4:	4298      	cmp	r0, r3
    26c6:	f000 80a8 	beq.w	281a <_adc_init+0x162>
	uint16_t calib_reg = 0;
    26ca:	2200      	movs	r2, #0
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    26cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
	}

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    26ce:	f013 0f01 	tst.w	r3, #1
    26d2:	d11b      	bne.n	270c <_adc_init+0x54>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26d6:	f013 0f03 	tst.w	r3, #3
    26da:	d1fb      	bne.n	26d4 <_adc_init+0x1c>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    26dc:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    26de:	f013 0f02 	tst.w	r3, #2
    26e2:	d00d      	beq.n	2700 <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    26e4:	8803      	ldrh	r3, [r0, #0]
    26e6:	b29b      	uxth	r3, r3
    26e8:	f023 0302 	bic.w	r3, r3, #2
    26ec:	b29b      	uxth	r3, r3
    26ee:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26f2:	f013 0f03 	tst.w	r3, #3
    26f6:	d1fb      	bne.n	26f0 <_adc_init+0x38>
    26f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26fa:	f013 0f02 	tst.w	r3, #2
    26fe:	d1fb      	bne.n	26f8 <_adc_init+0x40>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    2700:	2301      	movs	r3, #1
    2702:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2704:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2706:	f013 0f03 	tst.w	r3, #3
    270a:	d1fb      	bne.n	2704 <_adc_init+0x4c>
    270c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    270e:	f013 0f01 	tst.w	r3, #1
    2712:	d1fb      	bne.n	270c <_adc_init+0x54>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
    2714:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    2718:	2316      	movs	r3, #22
    271a:	4a4a      	ldr	r2, [pc, #296]	; (2844 <_adc_init+0x18c>)
    271c:	fb03 2301 	mla	r3, r3, r1, r2
    2720:	889b      	ldrh	r3, [r3, #4]
	((Adc *)hw)->CTRLB.reg = data;
    2722:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2724:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2726:	f3c3 030b 	ubfx	r3, r3, #0, #12
    272a:	2b00      	cmp	r3, #0
    272c:	d1fa      	bne.n	2724 <_adc_init+0x6c>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    272e:	2316      	movs	r3, #22
    2730:	4a44      	ldr	r2, [pc, #272]	; (2844 <_adc_init+0x18c>)
    2732:	fb03 2301 	mla	r3, r3, r1, r2
    2736:	799b      	ldrb	r3, [r3, #6]
	((Adc *)hw)->REFCTRL.reg = data;
    2738:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    273a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    273c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2740:	2b00      	cmp	r3, #0
    2742:	d1fa      	bne.n	273a <_adc_init+0x82>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    2744:	2316      	movs	r3, #22
    2746:	4a3f      	ldr	r2, [pc, #252]	; (2844 <_adc_init+0x18c>)
    2748:	fb03 2301 	mla	r3, r3, r1, r2
    274c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    274e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2750:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    2752:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2754:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2756:	f3c3 030b 	ubfx	r3, r3, #0, #12
    275a:	2b00      	cmp	r3, #0
    275c:	d1fa      	bne.n	2754 <_adc_init+0x9c>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    275e:	2316      	movs	r3, #22
    2760:	4a38      	ldr	r2, [pc, #224]	; (2844 <_adc_init+0x18c>)
    2762:	fb03 2301 	mla	r3, r3, r1, r2
    2766:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
    2768:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    276a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    276c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2770:	2b00      	cmp	r3, #0
    2772:	d1fa      	bne.n	276a <_adc_init+0xb2>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    2774:	2316      	movs	r3, #22
    2776:	4a33      	ldr	r2, [pc, #204]	; (2844 <_adc_init+0x18c>)
    2778:	fb03 2301 	mla	r3, r3, r1, r2
    277c:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
    277e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2780:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2782:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2786:	2b00      	cmp	r3, #0
    2788:	d1fa      	bne.n	2780 <_adc_init+0xc8>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    278a:	2316      	movs	r3, #22
    278c:	4a2d      	ldr	r2, [pc, #180]	; (2844 <_adc_init+0x18c>)
    278e:	fb03 2301 	mla	r3, r3, r1, r2
    2792:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
    2794:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2796:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2798:	f013 0f80 	tst.w	r3, #128	; 0x80
    279c:	d1fb      	bne.n	2796 <_adc_init+0xde>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    279e:	2316      	movs	r3, #22
    27a0:	4a28      	ldr	r2, [pc, #160]	; (2844 <_adc_init+0x18c>)
    27a2:	fb03 2301 	mla	r3, r3, r1, r2
    27a6:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
    27a8:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27ac:	f413 7f80 	tst.w	r3, #256	; 0x100
    27b0:	d1fb      	bne.n	27aa <_adc_init+0xf2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    27b2:	2316      	movs	r3, #22
    27b4:	4a23      	ldr	r2, [pc, #140]	; (2844 <_adc_init+0x18c>)
    27b6:	fb03 2301 	mla	r3, r3, r1, r2
    27ba:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
    27bc:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27be:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27c0:	f413 7f00 	tst.w	r3, #512	; 0x200
    27c4:	d1fb      	bne.n	27be <_adc_init+0x106>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    27c6:	2316      	movs	r3, #22
    27c8:	4a1e      	ldr	r2, [pc, #120]	; (2844 <_adc_init+0x18c>)
    27ca:	fb03 2301 	mla	r3, r3, r1, r2
    27ce:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
    27d0:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27d4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    27d8:	d1fb      	bne.n	27d2 <_adc_init+0x11a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    27da:	2216      	movs	r2, #22
    27dc:	4b19      	ldr	r3, [pc, #100]	; (2844 <_adc_init+0x18c>)
    27de:	fb02 3101 	mla	r1, r2, r1, r3
    27e2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    27e4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    27e6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    27e8:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27ec:	f013 0f03 	tst.w	r3, #3
    27f0:	d1fb      	bne.n	27ea <_adc_init+0x132>

	return ERR_NONE;
}
    27f2:	2000      	movs	r0, #0
    27f4:	f85d 4b04 	ldr.w	r4, [sp], #4
    27f8:	4770      	bx	lr
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    27fa:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    27fe:	681b      	ldr	r3, [r3, #0]
    2800:	095a      	lsrs	r2, r3, #5
    2802:	0212      	lsls	r2, r2, #8
    2804:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
    2808:	0a1c      	lsrs	r4, r3, #8
    280a:	0124      	lsls	r4, r4, #4
    280c:	f004 0470 	and.w	r4, r4, #112	; 0x70
    2810:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
    2812:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    2816:	431a      	orrs	r2, r3
    2818:	e758      	b.n	26cc <_adc_init+0x14>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    281a:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    281e:	681b      	ldr	r3, [r3, #0]
    2820:	0cda      	lsrs	r2, r3, #19
    2822:	0212      	lsls	r2, r2, #8
    2824:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
    2828:	0d9c      	lsrs	r4, r3, #22
    282a:	0124      	lsls	r4, r4, #4
    282c:	f004 0470 	and.w	r4, r4, #112	; 0x70
    2830:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
    2832:	f3c3 4302 	ubfx	r3, r3, #16, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    2836:	431a      	orrs	r2, r3
    2838:	e748      	b.n	26cc <_adc_init+0x14>
    283a:	bf00      	nop
    283c:	43001c00 	.word	0x43001c00
    2840:	43002000 	.word	0x43002000
    2844:	00007c7c 	.word	0x00007c7c

00002848 <_adc_get_regs>:
{
    2848:	b508      	push	{r3, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
    284a:	4b0b      	ldr	r3, [pc, #44]	; (2878 <_adc_get_regs+0x30>)
    284c:	4798      	blx	r3
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    284e:	2300      	movs	r3, #0
    2850:	b13b      	cbz	r3, 2862 <_adc_get_regs+0x1a>
	ASSERT(false);
    2852:	2288      	movs	r2, #136	; 0x88
    2854:	4909      	ldr	r1, [pc, #36]	; (287c <_adc_get_regs+0x34>)
    2856:	2000      	movs	r0, #0
    2858:	4b09      	ldr	r3, [pc, #36]	; (2880 <_adc_get_regs+0x38>)
    285a:	4798      	blx	r3
	return 0;
    285c:	2300      	movs	r3, #0
}
    285e:	4618      	mov	r0, r3
    2860:	bd08      	pop	{r3, pc}
		if (_adcs[i].number == n) {
    2862:	2216      	movs	r2, #22
    2864:	fb02 f203 	mul.w	r2, r2, r3
    2868:	4906      	ldr	r1, [pc, #24]	; (2884 <_adc_get_regs+0x3c>)
    286a:	5c8a      	ldrb	r2, [r1, r2]
    286c:	4290      	cmp	r0, r2
    286e:	d0f6      	beq.n	285e <_adc_get_regs+0x16>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2870:	3301      	adds	r3, #1
    2872:	b2db      	uxtb	r3, r3
    2874:	e7ec      	b.n	2850 <_adc_get_regs+0x8>
    2876:	bf00      	nop
    2878:	000026a9 	.word	0x000026a9
    287c:	00007c94 	.word	0x00007c94
    2880:	000024c1 	.word	0x000024c1
    2884:	00007c7c 	.word	0x00007c7c

00002888 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    2888:	b538      	push	{r3, r4, r5, lr}
    288a:	460c      	mov	r4, r1
	ASSERT(device);
    288c:	4605      	mov	r5, r0
    288e:	22d9      	movs	r2, #217	; 0xd9
    2890:	4907      	ldr	r1, [pc, #28]	; (28b0 <_adc_sync_init+0x28>)
    2892:	3000      	adds	r0, #0
    2894:	bf18      	it	ne
    2896:	2001      	movne	r0, #1
    2898:	4b06      	ldr	r3, [pc, #24]	; (28b4 <_adc_sync_init+0x2c>)
    289a:	4798      	blx	r3

	device->hw = hw;
    289c:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    289e:	4620      	mov	r0, r4
    28a0:	4b05      	ldr	r3, [pc, #20]	; (28b8 <_adc_sync_init+0x30>)
    28a2:	4798      	blx	r3
    28a4:	4601      	mov	r1, r0
    28a6:	4620      	mov	r0, r4
    28a8:	4b04      	ldr	r3, [pc, #16]	; (28bc <_adc_sync_init+0x34>)
    28aa:	4798      	blx	r3
}
    28ac:	bd38      	pop	{r3, r4, r5, pc}
    28ae:	bf00      	nop
    28b0:	00007c94 	.word	0x00007c94
    28b4:	000024c1 	.word	0x000024c1
    28b8:	00002849 	.word	0x00002849
    28bc:	000026b9 	.word	0x000026b9

000028c0 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
    28c0:	b430      	push	{r4, r5}
	dev->hw = hw;
    28c2:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    28c4:	698b      	ldr	r3, [r1, #24]
    28c6:	f043 0301 	orr.w	r3, r3, #1
    28ca:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
    28cc:	6803      	ldr	r3, [r0, #0]
}

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
    28ce:	699a      	ldr	r2, [r3, #24]
    28d0:	f012 0f01 	tst.w	r2, #1
    28d4:	d0fa      	beq.n	28cc <_can_async_init+0xc>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
    28d6:	699a      	ldr	r2, [r3, #24]
    28d8:	f042 0202 	orr.w	r2, r2, #2
    28dc:	619a      	str	r2, [r3, #24]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

#ifdef CONF_CAN1_ENABLED
	if (hw == CAN1) {
    28de:	4b34      	ldr	r3, [pc, #208]	; (29b0 <_can_async_init+0xf0>)
    28e0:	4299      	cmp	r1, r3
    28e2:	d011      	beq.n	2908 <_can_async_init+0x48>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
    28e4:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
    28e6:	6993      	ldr	r3, [r2, #24]
    28e8:	f023 0302 	bic.w	r3, r3, #2
    28ec:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    28ee:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    28f0:	6993      	ldr	r3, [r2, #24]
    28f2:	f023 0301 	bic.w	r3, r3, #1
    28f6:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
    28f8:	6803      	ldr	r3, [r0, #0]
	tmp = ((Can *)hw)->CCCR.reg;
    28fa:	699b      	ldr	r3, [r3, #24]
    28fc:	f013 0f01 	tst.w	r3, #1
    2900:	d1fa      	bne.n	28f8 <_can_async_init+0x38>
	};

	return ERR_NONE;
}
    2902:	2000      	movs	r0, #0
    2904:	bc30      	pop	{r4, r5}
    2906:	4770      	bx	lr
		_can1_dev    = dev;
    2908:	4b2a      	ldr	r3, [pc, #168]	; (29b4 <_can_async_init+0xf4>)
    290a:	461a      	mov	r2, r3
    290c:	f842 0b04 	str.w	r0, [r2], #4
		dev->context = (void *)&_can1_context;
    2910:	4929      	ldr	r1, [pc, #164]	; (29b8 <_can_async_init+0xf8>)
    2912:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN1_CCCR_REG);
    2914:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
    2916:	698c      	ldr	r4, [r1, #24]
    2918:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN1_MRCFG_REG);
    291a:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    291c:	2400      	movs	r4, #0
    291e:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN1_BTP_REG);
    2920:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
    2922:	4d26      	ldr	r5, [pc, #152]	; (29bc <_can_async_init+0xfc>)
    2924:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN1_DBTP_REG);
    2926:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    2928:	f640 2533 	movw	r5, #2611	; 0xa33
    292c:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN1_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo));
    292e:	6805      	ldr	r5, [r0, #0]
    2930:	4923      	ldr	r1, [pc, #140]	; (29c0 <_can_async_init+0x100>)
    2932:	b289      	uxth	r1, r1
    2934:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
    2938:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		hri_can_write_RXESC_reg(dev->hw, CONF_CAN1_RXESC_REG);
    293c:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    293e:	f8c1 40bc 	str.w	r4, [r1, #188]	; 0xbc
		hri_can_write_TXESC_reg(dev->hw, CONF_CAN1_TXESC_REG);
    2942:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    2944:	f8c1 40c8 	str.w	r4, [r1, #200]	; 0xc8
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN1_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can1_tx_fifo));
    2948:	6805      	ldr	r5, [r0, #0]
    294a:	491e      	ldr	r1, [pc, #120]	; (29c4 <_can_async_init+0x104>)
    294c:	b289      	uxth	r1, r1
    294e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
	((Can *)hw)->TXBC.reg = data;
    2952:	f8c5 10c0 	str.w	r1, [r5, #192]	; 0xc0
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN1_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo));
    2956:	6801      	ldr	r1, [r0, #0]
    2958:	b292      	uxth	r2, r2
    295a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    295e:	f8c1 20f0 	str.w	r2, [r1, #240]	; 0xf0
		hri_can_write_GFC_reg(dev->hw, CONF_CAN1_GFC_REG);
    2962:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->GFC.reg = data;
    2964:	2128      	movs	r1, #40	; 0x28
    2966:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN1_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can1_rx_std_filter));
    296a:	6801      	ldr	r1, [r0, #0]
    296c:	f103 0214 	add.w	r2, r3, #20
    2970:	b292      	uxth	r2, r2
    2972:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Can *)hw)->SIDFC.reg = data;
    2976:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN1_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can1_rx_ext_filter));
    297a:	6802      	ldr	r2, [r0, #0]
    297c:	331c      	adds	r3, #28
    297e:	b29b      	uxth	r3, r3
    2980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Can *)hw)->XIDFC.reg = data;
    2984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		hri_can_write_XIDAM_reg(dev->hw, CONF_CAN1_XIDAM_REG);
    2988:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->XIDAM.reg = data;
    298a:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    298e:	4b0e      	ldr	r3, [pc, #56]	; (29c8 <_can_async_init+0x108>)
    2990:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    2994:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    2998:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    299c:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    29a0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    29a4:	609a      	str	r2, [r3, #8]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    29a6:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    29a8:	2201      	movs	r2, #1
    29aa:	65da      	str	r2, [r3, #92]	; 0x5c
    29ac:	e79a      	b.n	28e4 <_can_async_init+0x24>
    29ae:	bf00      	nop
    29b0:	42000400 	.word	0x42000400
    29b4:	20000600 	.word	0x20000600
    29b8:	20000000 	.word	0x20000000
    29bc:	06020a07 	.word	0x06020a07
    29c0:	20000bb0 	.word	0x20000bb0
    29c4:	20000b90 	.word	0x20000b90
    29c8:	e000e100 	.word	0xe000e100

000029cc <CAN1_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN1_Handler(void)
{
    29cc:	b538      	push	{r3, r4, r5, lr}
	struct _can_async_device *dev = _can1_dev;
    29ce:	4b1d      	ldr	r3, [pc, #116]	; (2a44 <CAN1_Handler+0x78>)
    29d0:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    29d2:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    29d4:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    29d6:	f014 0f01 	tst.w	r4, #1
    29da:	d11a      	bne.n	2a12 <CAN1_Handler+0x46>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    29dc:	f414 7f00 	tst.w	r4, #512	; 0x200
    29e0:	d11b      	bne.n	2a1a <CAN1_Handler+0x4e>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    29e2:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    29e6:	d11c      	bne.n	2a22 <CAN1_Handler+0x56>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    29e8:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    29ec:	d11e      	bne.n	2a2c <CAN1_Handler+0x60>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    29ee:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    29f2:	d008      	beq.n	2a06 <CAN1_Handler+0x3a>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    29f4:	68eb      	ldr	r3, [r5, #12]
    29f6:	682a      	ldr	r2, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    29f8:	6c52      	ldr	r2, [r2, #68]	; 0x44
    29fa:	f012 0f20 	tst.w	r2, #32
    29fe:	d01a      	beq.n	2a36 <CAN1_Handler+0x6a>
    2a00:	2102      	movs	r1, #2
    2a02:	4628      	mov	r0, r5
    2a04:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    2a06:	f014 0f08 	tst.w	r4, #8
    2a0a:	d116      	bne.n	2a3a <CAN1_Handler+0x6e>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    2a0c:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    2a0e:	651c      	str	r4, [r3, #80]	; 0x50
    2a10:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
    2a12:	68ab      	ldr	r3, [r5, #8]
    2a14:	4628      	mov	r0, r5
    2a16:	4798      	blx	r3
    2a18:	e7e0      	b.n	29dc <CAN1_Handler+0x10>
		dev->cb.tx_done(dev);
    2a1a:	686b      	ldr	r3, [r5, #4]
    2a1c:	4628      	mov	r0, r5
    2a1e:	4798      	blx	r3
    2a20:	e7df      	b.n	29e2 <CAN1_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    2a22:	68eb      	ldr	r3, [r5, #12]
    2a24:	2103      	movs	r1, #3
    2a26:	4628      	mov	r0, r5
    2a28:	4798      	blx	r3
    2a2a:	e7dd      	b.n	29e8 <CAN1_Handler+0x1c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    2a2c:	68eb      	ldr	r3, [r5, #12]
    2a2e:	2100      	movs	r1, #0
    2a30:	4628      	mov	r0, r5
    2a32:	4798      	blx	r3
    2a34:	e7db      	b.n	29ee <CAN1_Handler+0x22>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    2a36:	2101      	movs	r1, #1
    2a38:	e7e3      	b.n	2a02 <CAN1_Handler+0x36>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    2a3a:	68eb      	ldr	r3, [r5, #12]
    2a3c:	2104      	movs	r1, #4
    2a3e:	4628      	mov	r0, r5
    2a40:	4798      	blx	r3
    2a42:	e7e3      	b.n	2a0c <CAN1_Handler+0x40>
    2a44:	20000600 	.word	0x20000600

00002a48 <_go_to_sleep>:
  __ASM volatile ("dsb 0xF":::"memory");
    2a48:	f3bf 8f4f 	dsb	sy
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	__DSB();
	__WFI();
    2a4c:	bf30      	wfi
    2a4e:	4770      	bx	lr

00002a50 <_get_cycles_for_ms>:
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
	case 8:
		return (ms * (freq / 100000)) * 100;
    2a50:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
    2a54:	0143      	lsls	r3, r0, #5
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    2a56:	2064      	movs	r0, #100	; 0x64
    2a58:	fb00 f003 	mul.w	r0, r0, r3
    2a5c:	4770      	bx	lr
	...

00002a60 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2a60:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    2a62:	4a09      	ldr	r2, [pc, #36]	; (2a88 <_init_chip+0x28>)
    2a64:	8813      	ldrh	r3, [r2, #0]
    2a66:	b29b      	uxth	r3, r3
    2a68:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2a6a:	4b08      	ldr	r3, [pc, #32]	; (2a8c <_init_chip+0x2c>)
    2a6c:	4798      	blx	r3
	_oscctrl_init_sources();
    2a6e:	4b08      	ldr	r3, [pc, #32]	; (2a90 <_init_chip+0x30>)
    2a70:	4798      	blx	r3
	_mclk_init();
    2a72:	4b08      	ldr	r3, [pc, #32]	; (2a94 <_init_chip+0x34>)
    2a74:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    2a76:	2002      	movs	r0, #2
    2a78:	4c07      	ldr	r4, [pc, #28]	; (2a98 <_init_chip+0x38>)
    2a7a:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2a7c:	4b07      	ldr	r3, [pc, #28]	; (2a9c <_init_chip+0x3c>)
    2a7e:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2a80:	f640 70fd 	movw	r0, #4093	; 0xffd
    2a84:	47a0      	blx	r4
    2a86:	bd10      	pop	{r4, pc}
    2a88:	41004000 	.word	0x41004000
    2a8c:	00002d7d 	.word	0x00002d7d
    2a90:	00002d9d 	.word	0x00002d9d
    2a94:	00002ca1 	.word	0x00002ca1
    2a98:	00002c61 	.word	0x00002c61
    2a9c:	00002db9 	.word	0x00002db9

00002aa0 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    2aa0:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    2aa2:	2000      	movs	r0, #0
    2aa4:	4770      	bx	lr
	...

00002aa8 <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    2aa8:	b570      	push	{r4, r5, r6, lr}
    2aaa:	b082      	sub	sp, #8
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
    2aac:	4b2a      	ldr	r3, [pc, #168]	; (2b58 <_ext_irq_handler+0xb0>)
    2aae:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    2ab0:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    2ab2:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
    2ab4:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
    2ab6:	4b29      	ldr	r3, [pc, #164]	; (2b5c <_ext_irq_handler+0xb4>)
    2ab8:	6818      	ldr	r0, [r3, #0]
    2aba:	22ec      	movs	r2, #236	; 0xec
    2abc:	4928      	ldr	r1, [pc, #160]	; (2b60 <_ext_irq_handler+0xb8>)
    2abe:	3000      	adds	r0, #0
    2ac0:	bf18      	it	ne
    2ac2:	2001      	movne	r0, #1
    2ac4:	4b27      	ldr	r3, [pc, #156]	; (2b64 <_ext_irq_handler+0xbc>)
    2ac6:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
    2ac8:	f04f 35ff 	mov.w	r5, #4294967295

	while (flags) {
    2acc:	e035      	b.n	2b3a <_ext_irq_handler+0x92>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
    2ace:	4b26      	ldr	r3, [pc, #152]	; (2b68 <_ext_irq_handler+0xc0>)
    2ad0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
    2ad4:	6875      	ldr	r5, [r6, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    2ad6:	f1b5 3fff 	cmp.w	r5, #4294967295
    2ada:	d003      	beq.n	2ae4 <_ext_irq_handler+0x3c>
				callback(pin);
    2adc:	4b1f      	ldr	r3, [pc, #124]	; (2b5c <_ext_irq_handler+0xb4>)
    2ade:	681b      	ldr	r3, [r3, #0]
    2ae0:	4628      	mov	r0, r5
    2ae2:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    2ae4:	2301      	movs	r3, #1
    2ae6:	40a3      	lsls	r3, r4
    2ae8:	9c01      	ldr	r4, [sp, #4]
    2aea:	ea24 0403 	bic.w	r4, r4, r3
    2aee:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    2af0:	9b01      	ldr	r3, [sp, #4]
    2af2:	fa93 f4a3 	rbit	r4, r3
    2af6:	fab4 f484 	clz	r4, r4
    2afa:	b90b      	cbnz	r3, 2b00 <_ext_irq_handler+0x58>
    2afc:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2b00:	f1b4 3fff 	cmp.w	r4, #4294967295
    2b04:	d014      	beq.n	2b30 <_ext_irq_handler+0x88>
    2b06:	2002      	movs	r0, #2
    2b08:	2100      	movs	r1, #0
    2b0a:	e001      	b.n	2b10 <_ext_irq_handler+0x68>
					upper = middle - 1;
    2b0c:	3b01      	subs	r3, #1
    2b0e:	b2d8      	uxtb	r0, r3
			while (upper >= lower) {
    2b10:	4281      	cmp	r1, r0
    2b12:	d8e0      	bhi.n	2ad6 <_ext_irq_handler+0x2e>
				middle = (upper + lower) >> 1;
    2b14:	1843      	adds	r3, r0, r1
    2b16:	f3c3 0347 	ubfx	r3, r3, #1, #8
    2b1a:	461e      	mov	r6, r3
				if (_map[middle].extint == pos) {
    2b1c:	4a12      	ldr	r2, [pc, #72]	; (2b68 <_ext_irq_handler+0xc0>)
    2b1e:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    2b22:	42a2      	cmp	r2, r4
    2b24:	d0d3      	beq.n	2ace <_ext_irq_handler+0x26>
				if (_map[middle].extint < pos) {
    2b26:	42a2      	cmp	r2, r4
    2b28:	daf0      	bge.n	2b0c <_ext_irq_handler+0x64>
					lower = middle + 1;
    2b2a:	3301      	adds	r3, #1
    2b2c:	b2d9      	uxtb	r1, r3
    2b2e:	e7ef      	b.n	2b10 <_ext_irq_handler+0x68>
	return ((Eic *)hw)->INTFLAG.reg;
    2b30:	4b09      	ldr	r3, [pc, #36]	; (2b58 <_ext_irq_handler+0xb0>)
    2b32:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    2b34:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    2b36:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
    2b38:	615a      	str	r2, [r3, #20]
	while (flags) {
    2b3a:	9b01      	ldr	r3, [sp, #4]
    2b3c:	b14b      	cbz	r3, 2b52 <_ext_irq_handler+0xaa>
		pos = ffs(flags) - 1;
    2b3e:	9b01      	ldr	r3, [sp, #4]
    2b40:	fa93 f4a3 	rbit	r4, r3
    2b44:	fab4 f484 	clz	r4, r4
    2b48:	2b00      	cmp	r3, #0
    2b4a:	d1d9      	bne.n	2b00 <_ext_irq_handler+0x58>
    2b4c:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2b50:	e7d6      	b.n	2b00 <_ext_irq_handler+0x58>
	}
}
    2b52:	b002      	add	sp, #8
    2b54:	bd70      	pop	{r4, r5, r6, pc}
    2b56:	bf00      	nop
    2b58:	40002800 	.word	0x40002800
    2b5c:	2000062c 	.word	0x2000062c
    2b60:	00007cbc 	.word	0x00007cbc
    2b64:	000024c1 	.word	0x000024c1
    2b68:	00007cac 	.word	0x00007cac

00002b6c <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    2b6c:	4b33      	ldr	r3, [pc, #204]	; (2c3c <_ext_irq_init+0xd0>)
    2b6e:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    2b70:	f013 0f01 	tst.w	r3, #1
    2b74:	d120      	bne.n	2bb8 <_ext_irq_init+0x4c>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2b76:	4b31      	ldr	r3, [pc, #196]	; (2c3c <_ext_irq_init+0xd0>)
    2b78:	685b      	ldr	r3, [r3, #4]
    2b7a:	f013 0f03 	tst.w	r3, #3
    2b7e:	d1fa      	bne.n	2b76 <_ext_irq_init+0xa>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2b80:	4b2e      	ldr	r3, [pc, #184]	; (2c3c <_ext_irq_init+0xd0>)
    2b82:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    2b84:	f013 0f02 	tst.w	r3, #2
    2b88:	d00e      	beq.n	2ba8 <_ext_irq_init+0x3c>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    2b8a:	4a2c      	ldr	r2, [pc, #176]	; (2c3c <_ext_irq_init+0xd0>)
    2b8c:	7813      	ldrb	r3, [r2, #0]
    2b8e:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    2b92:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2b94:	4b29      	ldr	r3, [pc, #164]	; (2c3c <_ext_irq_init+0xd0>)
    2b96:	685b      	ldr	r3, [r3, #4]
    2b98:	f013 0f03 	tst.w	r3, #3
    2b9c:	d1fa      	bne.n	2b94 <_ext_irq_init+0x28>
    2b9e:	4b27      	ldr	r3, [pc, #156]	; (2c3c <_ext_irq_init+0xd0>)
    2ba0:	685b      	ldr	r3, [r3, #4]
    2ba2:	f013 0f02 	tst.w	r3, #2
    2ba6:	d1fa      	bne.n	2b9e <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    2ba8:	2201      	movs	r2, #1
    2baa:	4b24      	ldr	r3, [pc, #144]	; (2c3c <_ext_irq_init+0xd0>)
    2bac:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2bae:	4b23      	ldr	r3, [pc, #140]	; (2c3c <_ext_irq_init+0xd0>)
    2bb0:	685b      	ldr	r3, [r3, #4]
    2bb2:	f013 0f03 	tst.w	r3, #3
    2bb6:	d1fa      	bne.n	2bae <_ext_irq_init+0x42>
    2bb8:	4b20      	ldr	r3, [pc, #128]	; (2c3c <_ext_irq_init+0xd0>)
    2bba:	685b      	ldr	r3, [r3, #4]
    2bbc:	f013 0f01 	tst.w	r3, #1
    2bc0:	d1fa      	bne.n	2bb8 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    2bc2:	4a1e      	ldr	r2, [pc, #120]	; (2c3c <_ext_irq_init+0xd0>)
    2bc4:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2bc6:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
    2bca:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2bcc:	4b1b      	ldr	r3, [pc, #108]	; (2c3c <_ext_irq_init+0xd0>)
    2bce:	685b      	ldr	r3, [r3, #4]
    2bd0:	f013 0f03 	tst.w	r3, #3
    2bd4:	d1fa      	bne.n	2bcc <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2bd6:	4b19      	ldr	r3, [pc, #100]	; (2c3c <_ext_irq_init+0xd0>)
    2bd8:	2200      	movs	r2, #0
    2bda:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2bdc:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2bde:	f242 0104 	movw	r1, #8196	; 0x2004
    2be2:	6199      	str	r1, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2be4:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2be6:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2be8:	f44f 7280 	mov.w	r2, #256	; 0x100
    2bec:	61da      	str	r2, [r3, #28]
    2bee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2bf2:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2bf4:	781a      	ldrb	r2, [r3, #0]
    2bf6:	f042 0202 	orr.w	r2, r2, #2
    2bfa:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2bfc:	4b0f      	ldr	r3, [pc, #60]	; (2c3c <_ext_irq_init+0xd0>)
    2bfe:	685b      	ldr	r3, [r3, #4]
    2c00:	f013 0f03 	tst.w	r3, #3
    2c04:	d1fa      	bne.n	2bfc <_ext_irq_init+0x90>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c06:	4b0e      	ldr	r3, [pc, #56]	; (2c40 <_ext_irq_init+0xd4>)
    2c08:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2c0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2c10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c14:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c18:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c1c:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    2c22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c2a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c2e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c32:	601a      	str	r2, [r3, #0]
	callback = cb;
    2c34:	4b03      	ldr	r3, [pc, #12]	; (2c44 <_ext_irq_init+0xd8>)
    2c36:	6018      	str	r0, [r3, #0]
}
    2c38:	2000      	movs	r0, #0
    2c3a:	4770      	bx	lr
    2c3c:	40002800 	.word	0x40002800
    2c40:	e000e100 	.word	0xe000e100
    2c44:	2000062c 	.word	0x2000062c

00002c48 <EIC_2_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_2_Handler(void)
{
    2c48:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2c4a:	4b01      	ldr	r3, [pc, #4]	; (2c50 <EIC_2_Handler+0x8>)
    2c4c:	4798      	blx	r3
    2c4e:	bd08      	pop	{r3, pc}
    2c50:	00002aa9 	.word	0x00002aa9

00002c54 <EIC_13_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_13_Handler(void)
{
    2c54:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2c56:	4b01      	ldr	r3, [pc, #4]	; (2c5c <EIC_13_Handler+0x8>)
    2c58:	4798      	blx	r3
    2c5a:	bd08      	pop	{r3, pc}
    2c5c:	00002aa9 	.word	0x00002aa9

00002c60 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2c60:	f010 0f01 	tst.w	r0, #1
    2c64:	d008      	beq.n	2c78 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2c66:	4a0b      	ldr	r2, [pc, #44]	; (2c94 <_gclk_init_generators_by_fref+0x34>)
    2c68:	4b0b      	ldr	r3, [pc, #44]	; (2c98 <_gclk_init_generators_by_fref+0x38>)
    2c6a:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2c6c:	4b0a      	ldr	r3, [pc, #40]	; (2c98 <_gclk_init_generators_by_fref+0x38>)
    2c6e:	685a      	ldr	r2, [r3, #4]
    2c70:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2c74:	421a      	tst	r2, r3
    2c76:	d1f9      	bne.n	2c6c <_gclk_init_generators_by_fref+0xc>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    2c78:	f010 0f02 	tst.w	r0, #2
    2c7c:	d008      	beq.n	2c90 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2c7e:	4a07      	ldr	r2, [pc, #28]	; (2c9c <_gclk_init_generators_by_fref+0x3c>)
    2c80:	4b05      	ldr	r3, [pc, #20]	; (2c98 <_gclk_init_generators_by_fref+0x38>)
    2c82:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2c84:	4b04      	ldr	r3, [pc, #16]	; (2c98 <_gclk_init_generators_by_fref+0x38>)
    2c86:	685a      	ldr	r2, [r3, #4]
    2c88:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2c8c:	421a      	tst	r2, r3
    2c8e:	d1f9      	bne.n	2c84 <_gclk_init_generators_by_fref+0x24>
    2c90:	4770      	bx	lr
    2c92:	bf00      	nop
    2c94:	00012906 	.word	0x00012906
    2c98:	40001c00 	.word	0x40001c00
    2c9c:	00010904 	.word	0x00010904

00002ca0 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2ca0:	2201      	movs	r2, #1
    2ca2:	4b01      	ldr	r3, [pc, #4]	; (2ca8 <_mclk_init+0x8>)
    2ca4:	715a      	strb	r2, [r3, #5]
    2ca6:	4770      	bx	lr
    2ca8:	40000800 	.word	0x40000800

00002cac <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    2cac:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2cae:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2cb0:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2cb2:	f012 0f01 	tst.w	r2, #1
    2cb6:	d005      	beq.n	2cc4 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2cb8:	2201      	movs	r2, #1
    2cba:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    2cbc:	6803      	ldr	r3, [r0, #0]
    2cbe:	b153      	cbz	r3, 2cd6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2cc0:	4798      	blx	r3
    2cc2:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2cc4:	8a1a      	ldrh	r2, [r3, #16]
    2cc6:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2cc8:	b12a      	cbz	r2, 2cd6 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    2cca:	f240 225e 	movw	r2, #606	; 0x25e
    2cce:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2cd0:	6843      	ldr	r3, [r0, #4]
    2cd2:	b103      	cbz	r3, 2cd6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2cd4:	4798      	blx	r3
    2cd6:	bd08      	pop	{r3, pc}

00002cd8 <_flash_init>:
{
    2cd8:	b538      	push	{r3, r4, r5, lr}
    2cda:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    2cdc:	4605      	mov	r5, r0
    2cde:	b350      	cbz	r0, 2d36 <_flash_init+0x5e>
    2ce0:	4b17      	ldr	r3, [pc, #92]	; (2d40 <_flash_init+0x68>)
    2ce2:	4299      	cmp	r1, r3
    2ce4:	d029      	beq.n	2d3a <_flash_init+0x62>
    2ce6:	2000      	movs	r0, #0
    2ce8:	224b      	movs	r2, #75	; 0x4b
    2cea:	4916      	ldr	r1, [pc, #88]	; (2d44 <_flash_init+0x6c>)
    2cec:	4b16      	ldr	r3, [pc, #88]	; (2d48 <_flash_init+0x70>)
    2cee:	4798      	blx	r3
	device->hw = hw;
    2cf0:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2cf2:	8823      	ldrh	r3, [r4, #0]
	ctrla &= ~(NVMCTRL_CTRLA_CACHEDIS0 | NVMCTRL_CTRLA_CACHEDIS1 | NVMCTRL_CTRLA_PRM_Msk);
    2cf4:	f3c3 030d 	ubfx	r3, r3, #0, #14
    2cf8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2cfc:	b29b      	uxth	r3, r3
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2cfe:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2d00:	4b12      	ldr	r3, [pc, #72]	; (2d4c <_flash_init+0x74>)
    2d02:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d04:	4b12      	ldr	r3, [pc, #72]	; (2d50 <_flash_init+0x78>)
    2d06:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    2d0a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2d0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d12:	f3bf 8f6f 	isb	sy
    2d16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2d1e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d22:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d26:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    2d2a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d2e:	6019      	str	r1, [r3, #0]
    2d30:	601a      	str	r2, [r3, #0]
}
    2d32:	2000      	movs	r0, #0
    2d34:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(device && (hw == NVMCTRL));
    2d36:	2000      	movs	r0, #0
    2d38:	e7d6      	b.n	2ce8 <_flash_init+0x10>
    2d3a:	2001      	movs	r0, #1
    2d3c:	e7d4      	b.n	2ce8 <_flash_init+0x10>
    2d3e:	bf00      	nop
    2d40:	41004000 	.word	0x41004000
    2d44:	00007cd4 	.word	0x00007cd4
    2d48:	000024c1 	.word	0x000024c1
    2d4c:	20000630 	.word	0x20000630
    2d50:	e000e100 	.word	0xe000e100

00002d54 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2d54:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2d56:	4b02      	ldr	r3, [pc, #8]	; (2d60 <NVMCTRL_0_Handler+0xc>)
    2d58:	6818      	ldr	r0, [r3, #0]
    2d5a:	4b02      	ldr	r3, [pc, #8]	; (2d64 <NVMCTRL_0_Handler+0x10>)
    2d5c:	4798      	blx	r3
    2d5e:	bd08      	pop	{r3, pc}
    2d60:	20000630 	.word	0x20000630
    2d64:	00002cad 	.word	0x00002cad

00002d68 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2d68:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2d6a:	4b02      	ldr	r3, [pc, #8]	; (2d74 <NVMCTRL_1_Handler+0xc>)
    2d6c:	6818      	ldr	r0, [r3, #0]
    2d6e:	4b02      	ldr	r3, [pc, #8]	; (2d78 <NVMCTRL_1_Handler+0x10>)
    2d70:	4798      	blx	r3
    2d72:	bd08      	pop	{r3, pc}
    2d74:	20000630 	.word	0x20000630
    2d78:	00002cad 	.word	0x00002cad

00002d7c <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2d7c:	4b06      	ldr	r3, [pc, #24]	; (2d98 <_osc32kctrl_init_sources+0x1c>)
    2d7e:	f242 0286 	movw	r2, #8326	; 0x2086
    2d82:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2d84:	2200      	movs	r2, #0
    2d86:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2d88:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    2d8a:	69d9      	ldr	r1, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    2d8c:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2d90:	61d9      	str	r1, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2d92:	741a      	strb	r2, [r3, #16]
    2d94:	4770      	bx	lr
    2d96:	bf00      	nop
    2d98:	40001400 	.word	0x40001400

00002d9c <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    2d9c:	4a04      	ldr	r2, [pc, #16]	; (2db0 <_oscctrl_init_sources+0x14>)
    2d9e:	4b05      	ldr	r3, [pc, #20]	; (2db4 <_oscctrl_init_sources+0x18>)
    2da0:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    2da2:	4b04      	ldr	r3, [pc, #16]	; (2db4 <_oscctrl_init_sources+0x18>)
    2da4:	691b      	ldr	r3, [r3, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    2da6:	f013 0f02 	tst.w	r3, #2
    2daa:	d0fa      	beq.n	2da2 <_oscctrl_init_sources+0x6>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    2dac:	4770      	bx	lr
    2dae:	bf00      	nop
    2db0:	03002606 	.word	0x03002606
    2db4:	40001000 	.word	0x40001000

00002db8 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2db8:	4a36      	ldr	r2, [pc, #216]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2dba:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2dbc:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2dc0:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2dc4:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2dc6:	4b33      	ldr	r3, [pc, #204]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2dc8:	685a      	ldr	r2, [r3, #4]
    2dca:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2dce:	421a      	tst	r2, r3
    2dd0:	d1f9      	bne.n	2dc6 <_oscctrl_init_referenced_generators+0xe>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2dd2:	4b30      	ldr	r3, [pc, #192]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2dd4:	685b      	ldr	r3, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2dd6:	f013 0f04 	tst.w	r3, #4
    2dda:	d1fa      	bne.n	2dd2 <_oscctrl_init_referenced_generators+0x1a>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2ddc:	4b2e      	ldr	r3, [pc, #184]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2dde:	2200      	movs	r2, #0
    2de0:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2de2:	4a2e      	ldr	r2, [pc, #184]	; (2e9c <_oscctrl_init_referenced_generators+0xe4>)
    2de4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2de6:	4b2c      	ldr	r3, [pc, #176]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2de8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2dec:	f013 0f10 	tst.w	r3, #16
    2df0:	d1f9      	bne.n	2de6 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2df2:	2200      	movs	r2, #0
    2df4:	4b28      	ldr	r3, [pc, #160]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2df6:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2dfa:	4b27      	ldr	r3, [pc, #156]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2dfc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2e00:	f013 0f04 	tst.w	r3, #4
    2e04:	d1f9      	bne.n	2dfa <_oscctrl_init_referenced_generators+0x42>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2e06:	2202      	movs	r2, #2
    2e08:	4b23      	ldr	r3, [pc, #140]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e0a:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e0c:	4b22      	ldr	r3, [pc, #136]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2e12:	f013 0f02 	tst.w	r3, #2
    2e16:	d1f9      	bne.n	2e0c <_oscctrl_init_referenced_generators+0x54>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2e18:	4b1f      	ldr	r3, [pc, #124]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2e1c:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e1e:	4b1e      	ldr	r3, [pc, #120]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e20:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2e24:	f013 0f08 	tst.w	r3, #8
    2e28:	d1f9      	bne.n	2e1e <_oscctrl_init_referenced_generators+0x66>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2e2a:	2280      	movs	r2, #128	; 0x80
    2e2c:	4b1a      	ldr	r3, [pc, #104]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e2e:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e32:	4b19      	ldr	r3, [pc, #100]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e34:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2e38:	f013 0f04 	tst.w	r3, #4
    2e3c:	d1f9      	bne.n	2e32 <_oscctrl_init_referenced_generators+0x7a>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2e3e:	4b16      	ldr	r3, [pc, #88]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e40:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2e44:	f013 0f01 	tst.w	r3, #1
    2e48:	d01d      	beq.n	2e86 <_oscctrl_init_referenced_generators+0xce>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2e4a:	4b13      	ldr	r3, [pc, #76]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e4c:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    2e4e:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2e52:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2e56:	d1f8      	bne.n	2e4a <_oscctrl_init_referenced_generators+0x92>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2e58:	4b0e      	ldr	r3, [pc, #56]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2e5a:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2e5c:	2b00      	cmp	r3, #0
    2e5e:	d1fb      	bne.n	2e58 <_oscctrl_init_referenced_generators+0xa0>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2e60:	4a0c      	ldr	r2, [pc, #48]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2e62:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2e64:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2e68:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2e6c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2e6e:	4b09      	ldr	r3, [pc, #36]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2e70:	685a      	ldr	r2, [r3, #4]
    2e72:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2e76:	421a      	tst	r2, r3
    2e78:	d1f9      	bne.n	2e6e <_oscctrl_init_referenced_generators+0xb6>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2e7a:	4b06      	ldr	r3, [pc, #24]	; (2e94 <_oscctrl_init_referenced_generators+0xdc>)
    2e7c:	685b      	ldr	r3, [r3, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2e7e:	f013 0f04 	tst.w	r3, #4
    2e82:	d1fa      	bne.n	2e7a <_oscctrl_init_referenced_generators+0xc2>
		;
#endif
	(void)hw;
}
    2e84:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2e86:	4b04      	ldr	r3, [pc, #16]	; (2e98 <_oscctrl_init_referenced_generators+0xe0>)
    2e88:	691b      	ldr	r3, [r3, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2e8a:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e8e:	d0fa      	beq.n	2e86 <_oscctrl_init_referenced_generators+0xce>
    2e90:	e7e2      	b.n	2e58 <_oscctrl_init_referenced_generators+0xa0>
    2e92:	bf00      	nop
    2e94:	40001c00 	.word	0x40001c00
    2e98:	40001000 	.word	0x40001000
    2e9c:	04010000 	.word	0x04010000

00002ea0 <_set_sleep_mode>:
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	uint8_t delay = 10;

	switch (mode) {
    2ea0:	2802      	cmp	r0, #2
    2ea2:	d003      	beq.n	2eac <_set_sleep_mode+0xc>
    2ea4:	d310      	bcc.n	2ec8 <_set_sleep_mode+0x28>
    2ea6:	1f03      	subs	r3, r0, #4
    2ea8:	2b03      	cmp	r3, #3
    2eaa:	d80d      	bhi.n	2ec8 <_set_sleep_mode+0x28>
}

static inline void hri_pm_write_SLEEPCFG_reg(const void *const hw, hri_pm_sleepcfg_reg_t data)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->SLEEPCFG.reg = data;
    2eac:	4b09      	ldr	r3, [pc, #36]	; (2ed4 <_set_sleep_mode+0x34>)
    2eae:	7058      	strb	r0, [r3, #1]
	uint8_t delay = 10;
    2eb0:	230a      	movs	r3, #10
	PM_CRITICAL_SECTION_LEAVE();
}

static inline hri_pm_sleepcfg_reg_t hri_pm_read_SLEEPCFG_reg(const void *const hw)
{
	return ((Pm *)hw)->SLEEPCFG.reg;
    2eb2:	4a08      	ldr	r2, [pc, #32]	; (2ed4 <_set_sleep_mode+0x34>)
    2eb4:	7852      	ldrb	r2, [r2, #1]
    2eb6:	b2d2      	uxtb	r2, r2
		 * writing of the SLEEPCFG register due to bridges. Software has to make
		 * sure the SLEEPCFG register reads the wanted value before issuing WFI
		 * instruction.
		 */
		do {
			if (hri_pm_read_SLEEPCFG_reg(PM) == mode) {
    2eb8:	4290      	cmp	r0, r2
    2eba:	d008      	beq.n	2ece <_set_sleep_mode+0x2e>
				break;
			}
		} while (--delay);
    2ebc:	3b01      	subs	r3, #1
    2ebe:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    2ec2:	d1f6      	bne.n	2eb2 <_set_sleep_mode+0x12>
		break;
	default:
		return ERR_INVALID_ARG;
	}

	return ERR_NONE;
    2ec4:	2000      	movs	r0, #0
    2ec6:	4770      	bx	lr
		return ERR_INVALID_ARG;
    2ec8:	f06f 000c 	mvn.w	r0, #12
    2ecc:	4770      	bx	lr
	return ERR_NONE;
    2ece:	2000      	movs	r0, #0
}
    2ed0:	4770      	bx	lr
    2ed2:	bf00      	nop
    2ed4:	40000400 	.word	0x40000400

00002ed8 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2ed8:	b500      	push	{lr}
    2eda:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    2edc:	4b0d      	ldr	r3, [pc, #52]	; (2f14 <RAMECC_Handler+0x3c>)
    2ede:	789b      	ldrb	r3, [r3, #2]
    2ee0:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2ee2:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2ee4:	9b01      	ldr	r3, [sp, #4]
    2ee6:	f013 0f02 	tst.w	r3, #2
    2eea:	d006      	beq.n	2efa <RAMECC_Handler+0x22>
    2eec:	4b0a      	ldr	r3, [pc, #40]	; (2f18 <RAMECC_Handler+0x40>)
    2eee:	681b      	ldr	r3, [r3, #0]
    2ef0:	b11b      	cbz	r3, 2efa <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2ef2:	4a08      	ldr	r2, [pc, #32]	; (2f14 <RAMECC_Handler+0x3c>)
    2ef4:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2ef6:	4798      	blx	r3
    2ef8:	e009      	b.n	2f0e <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2efa:	9b01      	ldr	r3, [sp, #4]
    2efc:	f013 0f01 	tst.w	r3, #1
    2f00:	d005      	beq.n	2f0e <RAMECC_Handler+0x36>
    2f02:	4b05      	ldr	r3, [pc, #20]	; (2f18 <RAMECC_Handler+0x40>)
    2f04:	685b      	ldr	r3, [r3, #4]
    2f06:	b113      	cbz	r3, 2f0e <RAMECC_Handler+0x36>
    2f08:	4a02      	ldr	r2, [pc, #8]	; (2f14 <RAMECC_Handler+0x3c>)
    2f0a:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2f0c:	4798      	blx	r3
	} else {
		return;
	}
}
    2f0e:	b003      	add	sp, #12
    2f10:	f85d fb04 	ldr.w	pc, [sp], #4
    2f14:	41020000 	.word	0x41020000
    2f18:	20000bd0 	.word	0x20000bd0

00002f1c <_rtc_interrupt_handler>:
 * \brief RTC interrupt handler
 *
 * \param[in] dev The pointer to calendar device struct
 */
static void _rtc_interrupt_handler(struct calendar_dev *dev)
{
    2f1c:	b510      	push	{r4, lr}
    2f1e:	4604      	mov	r4, r0
	/* Read and mask interrupt flag register */
	uint16_t interrupt_status  = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    2f20:	6802      	ldr	r2, [r0, #0]
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    2f22:	8991      	ldrh	r1, [r2, #12]
	return tmp;
}

static inline hri_rtcmode0_intenset_reg_t hri_rtcmode0_read_INTEN_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTENSET.reg;
    2f24:	8953      	ldrh	r3, [r2, #10]
    2f26:	b29b      	uxth	r3, r3
	uint16_t interrupt_enabled = hri_rtcmode0_read_INTEN_reg(dev->hw);

	if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_ALARM0) {
    2f28:	400b      	ands	r3, r1
    2f2a:	f413 7f80 	tst.w	r3, #256	; 0x100
    2f2e:	d103      	bne.n	2f38 <_rtc_interrupt_handler+0x1c>
		dev->callback(dev);

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
	} else if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_TAMPER) {
    2f30:	f413 4f80 	tst.w	r3, #16384	; 0x4000
    2f34:	d107      	bne.n	2f46 <_rtc_interrupt_handler+0x2a>
    2f36:	bd10      	pop	{r4, pc}
		dev->callback(dev);
    2f38:	6843      	ldr	r3, [r0, #4]
    2f3a:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    2f3c:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    2f3e:	f44f 7280 	mov.w	r2, #256	; 0x100
    2f42:	819a      	strh	r2, [r3, #12]
    2f44:	bd10      	pop	{r4, pc}
		dev->callback_tamper(dev);
    2f46:	6883      	ldr	r3, [r0, #8]
    2f48:	4798      	blx	r3

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_TAMPER_bit(dev->hw);
    2f4a:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_TAMPER;
    2f4c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2f50:	819a      	strh	r2, [r3, #12]
	}
}
    2f52:	e7f0      	b.n	2f36 <_rtc_interrupt_handler+0x1a>

00002f54 <_calendar_init>:
{
    2f54:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2f56:	4604      	mov	r4, r0
    2f58:	2800      	cmp	r0, #0
    2f5a:	d040      	beq.n	2fde <_calendar_init+0x8a>
    2f5c:	6803      	ldr	r3, [r0, #0]
    2f5e:	2b00      	cmp	r3, #0
    2f60:	d03b      	beq.n	2fda <_calendar_init+0x86>
    2f62:	2001      	movs	r0, #1
    2f64:	222f      	movs	r2, #47	; 0x2f
    2f66:	491f      	ldr	r1, [pc, #124]	; (2fe4 <_calendar_init+0x90>)
    2f68:	4b1f      	ldr	r3, [pc, #124]	; (2fe8 <_calendar_init+0x94>)
    2f6a:	4798      	blx	r3
	_rtc_dev = dev;
    2f6c:	4b1f      	ldr	r3, [pc, #124]	; (2fec <_calendar_init+0x98>)
    2f6e:	601c      	str	r4, [r3, #0]
	if (hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw)) {
    2f70:	6821      	ldr	r1, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f72:	690a      	ldr	r2, [r1, #16]
    2f74:	f248 0303 	movw	r3, #32771	; 0x8003
    2f78:	421a      	tst	r2, r3
    2f7a:	d1fa      	bne.n	2f72 <_calendar_init+0x1e>

static inline bool hri_rtcmode0_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    2f7c:	880b      	ldrh	r3, [r1, #0]
    2f7e:	f013 0f02 	tst.w	r3, #2
    2f82:	d00f      	beq.n	2fa4 <_calendar_init+0x50>
}

static inline void hri_rtcmode0_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    2f84:	880b      	ldrh	r3, [r1, #0]
    2f86:	b29b      	uxth	r3, r3
    2f88:	f023 0302 	bic.w	r3, r3, #2
    2f8c:	b29b      	uxth	r3, r3
    2f8e:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f90:	690a      	ldr	r2, [r1, #16]
    2f92:	f248 0303 	movw	r3, #32771	; 0x8003
    2f96:	421a      	tst	r2, r3
    2f98:	d1fa      	bne.n	2f90 <_calendar_init+0x3c>
		hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_ENABLE);
    2f9a:	6822      	ldr	r2, [r4, #0]
    2f9c:	6913      	ldr	r3, [r2, #16]
    2f9e:	f013 0f02 	tst.w	r3, #2
    2fa2:	d1fb      	bne.n	2f9c <_calendar_init+0x48>
	hri_rtcmode0_set_CTRLA_SWRST_bit(dev->hw);
    2fa4:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    2fa6:	8813      	ldrh	r3, [r2, #0]
    2fa8:	b29b      	uxth	r3, r3
    2faa:	f043 0301 	orr.w	r3, r3, #1
    2fae:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2fb0:	6913      	ldr	r3, [r2, #16]
    2fb2:	f013 0f01 	tst.w	r3, #1
    2fb6:	d1fb      	bne.n	2fb0 <_calendar_init+0x5c>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    2fb8:	6823      	ldr	r3, [r4, #0]
    2fba:	691a      	ldr	r2, [r3, #16]
    2fbc:	f012 0f01 	tst.w	r2, #1
    2fc0:	d1fb      	bne.n	2fba <_calendar_init+0x66>
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    2fc2:	f44f 4201 	mov.w	r2, #33024	; 0x8100
    2fc6:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2fc8:	6919      	ldr	r1, [r3, #16]
    2fca:	f248 0203 	movw	r2, #32771	; 0x8003
    2fce:	4211      	tst	r1, r2
    2fd0:	d1fa      	bne.n	2fc8 <_calendar_init+0x74>
	    dev->hw,
    2fd2:	6823      	ldr	r3, [r4, #0]
}

static inline void hri_rtc_write_TAMPCTRL_reg(const void *const hw, hri_rtc_tampctrl_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.TAMPCTRL.reg = data;
    2fd4:	2000      	movs	r0, #0
    2fd6:	6618      	str	r0, [r3, #96]	; 0x60
}
    2fd8:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2fda:	2000      	movs	r0, #0
    2fdc:	e7c2      	b.n	2f64 <_calendar_init+0x10>
    2fde:	2000      	movs	r0, #0
    2fe0:	e7c0      	b.n	2f64 <_calendar_init+0x10>
    2fe2:	bf00      	nop
    2fe4:	00007cf4 	.word	0x00007cf4
    2fe8:	000024c1 	.word	0x000024c1
    2fec:	20000634 	.word	0x20000634

00002ff0 <_calendar_enable>:
{
    2ff0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2ff2:	4604      	mov	r4, r0
    2ff4:	b1a8      	cbz	r0, 3022 <_calendar_enable+0x32>
    2ff6:	6803      	ldr	r3, [r0, #0]
    2ff8:	b18b      	cbz	r3, 301e <_calendar_enable+0x2e>
    2ffa:	2001      	movs	r0, #1
    2ffc:	2275      	movs	r2, #117	; 0x75
    2ffe:	490a      	ldr	r1, [pc, #40]	; (3028 <_calendar_enable+0x38>)
    3000:	4b0a      	ldr	r3, [pc, #40]	; (302c <_calendar_enable+0x3c>)
    3002:	4798      	blx	r3
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    3004:	6821      	ldr	r1, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    3006:	880b      	ldrh	r3, [r1, #0]
    3008:	b29b      	uxth	r3, r3
    300a:	f043 0302 	orr.w	r3, r3, #2
    300e:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    3010:	690a      	ldr	r2, [r1, #16]
    3012:	f248 0303 	movw	r3, #32771	; 0x8003
    3016:	421a      	tst	r2, r3
    3018:	d1fa      	bne.n	3010 <_calendar_enable+0x20>
}
    301a:	2000      	movs	r0, #0
    301c:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    301e:	2000      	movs	r0, #0
    3020:	e7ec      	b.n	2ffc <_calendar_enable+0xc>
    3022:	2000      	movs	r0, #0
    3024:	e7ea      	b.n	2ffc <_calendar_enable+0xc>
    3026:	bf00      	nop
    3028:	00007cf4 	.word	0x00007cf4
    302c:	000024c1 	.word	0x000024c1

00003030 <_calendar_set_counter>:
{
    3030:	b538      	push	{r3, r4, r5, lr}
    3032:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    3034:	4604      	mov	r4, r0
    3036:	b180      	cbz	r0, 305a <_calendar_set_counter+0x2a>
    3038:	6803      	ldr	r3, [r0, #0]
    303a:	b163      	cbz	r3, 3056 <_calendar_set_counter+0x26>
    303c:	2001      	movs	r0, #1
    303e:	228d      	movs	r2, #141	; 0x8d
    3040:	4907      	ldr	r1, [pc, #28]	; (3060 <_calendar_set_counter+0x30>)
    3042:	4b08      	ldr	r3, [pc, #32]	; (3064 <_calendar_set_counter+0x34>)
    3044:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_reg(dev->hw, counter);
    3046:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    3048:	6195      	str	r5, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    304a:	6913      	ldr	r3, [r2, #16]
    304c:	f013 0f08 	tst.w	r3, #8
    3050:	d1fb      	bne.n	304a <_calendar_set_counter+0x1a>
}
    3052:	2000      	movs	r0, #0
    3054:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    3056:	2000      	movs	r0, #0
    3058:	e7f1      	b.n	303e <_calendar_set_counter+0xe>
    305a:	2000      	movs	r0, #0
    305c:	e7ef      	b.n	303e <_calendar_set_counter+0xe>
    305e:	bf00      	nop
    3060:	00007cf4 	.word	0x00007cf4
    3064:	000024c1 	.word	0x000024c1

00003068 <_calendar_get_counter>:
{
    3068:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    306a:	4604      	mov	r4, r0
    306c:	b178      	cbz	r0, 308e <_calendar_get_counter+0x26>
    306e:	6803      	ldr	r3, [r0, #0]
    3070:	b15b      	cbz	r3, 308a <_calendar_get_counter+0x22>
    3072:	2001      	movs	r0, #1
    3074:	2299      	movs	r2, #153	; 0x99
    3076:	4907      	ldr	r1, [pc, #28]	; (3094 <_calendar_get_counter+0x2c>)
    3078:	4b07      	ldr	r3, [pc, #28]	; (3098 <_calendar_get_counter+0x30>)
    307a:	4798      	blx	r3
	return hri_rtcmode0_read_COUNT_reg(dev->hw);
    307c:	6822      	ldr	r2, [r4, #0]
    307e:	6913      	ldr	r3, [r2, #16]
    3080:	f013 0f08 	tst.w	r3, #8
    3084:	d1fb      	bne.n	307e <_calendar_get_counter+0x16>
	return ((Rtc *)hw)->MODE0.COUNT.reg;
    3086:	6990      	ldr	r0, [r2, #24]
}
    3088:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    308a:	2000      	movs	r0, #0
    308c:	e7f2      	b.n	3074 <_calendar_get_counter+0xc>
    308e:	2000      	movs	r0, #0
    3090:	e7f0      	b.n	3074 <_calendar_get_counter+0xc>
    3092:	bf00      	nop
    3094:	00007cf4 	.word	0x00007cf4
    3098:	000024c1 	.word	0x000024c1

0000309c <_calendar_set_comp>:
{
    309c:	b538      	push	{r3, r4, r5, lr}
    309e:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    30a0:	4604      	mov	r4, r0
    30a2:	b180      	cbz	r0, 30c6 <_calendar_set_comp+0x2a>
    30a4:	6803      	ldr	r3, [r0, #0]
    30a6:	b163      	cbz	r3, 30c2 <_calendar_set_comp+0x26>
    30a8:	2001      	movs	r0, #1
    30aa:	22a3      	movs	r2, #163	; 0xa3
    30ac:	4907      	ldr	r1, [pc, #28]	; (30cc <_calendar_set_comp+0x30>)
    30ae:	4b08      	ldr	r3, [pc, #32]	; (30d0 <_calendar_set_comp+0x34>)
    30b0:	4798      	blx	r3
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, comp);
    30b2:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    30b4:	6215      	str	r5, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    30b6:	6913      	ldr	r3, [r2, #16]
    30b8:	f013 0f60 	tst.w	r3, #96	; 0x60
    30bc:	d1fb      	bne.n	30b6 <_calendar_set_comp+0x1a>
}
    30be:	2000      	movs	r0, #0
    30c0:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    30c2:	2000      	movs	r0, #0
    30c4:	e7f1      	b.n	30aa <_calendar_set_comp+0xe>
    30c6:	2000      	movs	r0, #0
    30c8:	e7ef      	b.n	30aa <_calendar_set_comp+0xe>
    30ca:	bf00      	nop
    30cc:	00007cf4 	.word	0x00007cf4
    30d0:	000024c1 	.word	0x000024c1

000030d4 <_calendar_register_callback>:
{
    30d4:	b538      	push	{r3, r4, r5, lr}
    30d6:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    30d8:	4604      	mov	r4, r0
    30da:	b1b8      	cbz	r0, 310c <_calendar_register_callback+0x38>
    30dc:	6803      	ldr	r3, [r0, #0]
    30de:	b19b      	cbz	r3, 3108 <_calendar_register_callback+0x34>
    30e0:	2001      	movs	r0, #1
    30e2:	f240 1251 	movw	r2, #337	; 0x151
    30e6:	4911      	ldr	r1, [pc, #68]	; (312c <_calendar_register_callback+0x58>)
    30e8:	4b11      	ldr	r3, [pc, #68]	; (3130 <_calendar_register_callback+0x5c>)
    30ea:	4798      	blx	r3
	if (callback != NULL) {
    30ec:	b185      	cbz	r5, 3110 <_calendar_register_callback+0x3c>
		dev->callback = callback;
    30ee:	6065      	str	r5, [r4, #4]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30f0:	4b10      	ldr	r3, [pc, #64]	; (3134 <_calendar_register_callback+0x60>)
    30f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    30f6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30fa:	601a      	str	r2, [r3, #0]
		hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    30fc:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    30fe:	f44f 7280 	mov.w	r2, #256	; 0x100
    3102:	815a      	strh	r2, [r3, #10]
}
    3104:	2000      	movs	r0, #0
    3106:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    3108:	2000      	movs	r0, #0
    310a:	e7ea      	b.n	30e2 <_calendar_register_callback+0xe>
    310c:	2000      	movs	r0, #0
    310e:	e7e8      	b.n	30e2 <_calendar_register_callback+0xe>
		hri_rtcmode0_clear_INTEN_CMP0_bit(dev->hw);
    3110:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENCLR.reg = RTC_MODE0_INTENSET_CMP0;
    3112:	f44f 7280 	mov.w	r2, #256	; 0x100
    3116:	811a      	strh	r2, [r3, #8]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3118:	f44f 6200 	mov.w	r2, #2048	; 0x800
    311c:	4b05      	ldr	r3, [pc, #20]	; (3134 <_calendar_register_callback+0x60>)
    311e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    3122:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3126:	f3bf 8f6f 	isb	sy
    312a:	e7eb      	b.n	3104 <_calendar_register_callback+0x30>
    312c:	00007cf4 	.word	0x00007cf4
    3130:	000024c1 	.word	0x000024c1
    3134:	e000e100 	.word	0xe000e100

00003138 <_calendar_set_irq>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3138:	f44f 6200 	mov.w	r2, #2048	; 0x800
    313c:	4b01      	ldr	r3, [pc, #4]	; (3144 <_calendar_set_irq+0xc>)
    313e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3142:	4770      	bx	lr
    3144:	e000e100 	.word	0xe000e100

00003148 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    3148:	b508      	push	{r3, lr}
	_rtc_interrupt_handler(_rtc_dev);
    314a:	4b02      	ldr	r3, [pc, #8]	; (3154 <RTC_Handler+0xc>)
    314c:	6818      	ldr	r0, [r3, #0]
    314e:	4b02      	ldr	r3, [pc, #8]	; (3158 <RTC_Handler+0x10>)
    3150:	4798      	blx	r3
    3152:	bd08      	pop	{r3, pc}
    3154:	20000634 	.word	0x20000634
    3158:	00002f1d 	.word	0x00002f1d

0000315c <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    315c:	b470      	push	{r4, r5, r6}
    315e:	b087      	sub	sp, #28
    3160:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    3162:	466c      	mov	r4, sp
    3164:	4d0c      	ldr	r5, [pc, #48]	; (3198 <_sercom_get_hardware_index+0x3c>)
    3166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3168:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    316a:	e895 0003 	ldmia.w	r5, {r0, r1}
    316e:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3172:	2000      	movs	r0, #0
    3174:	2805      	cmp	r0, #5
    3176:	d80a      	bhi.n	318e <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    3178:	ab06      	add	r3, sp, #24
    317a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    317e:	f853 3c18 	ldr.w	r3, [r3, #-24]
    3182:	42b3      	cmp	r3, r6
    3184:	d001      	beq.n	318a <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3186:	3001      	adds	r0, #1
    3188:	e7f4      	b.n	3174 <_sercom_get_hardware_index+0x18>
			return i;
    318a:	b2c0      	uxtb	r0, r0
    318c:	e000      	b.n	3190 <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    318e:	2000      	movs	r0, #0
}
    3190:	b007      	add	sp, #28
    3192:	bc70      	pop	{r4, r5, r6}
    3194:	4770      	bx	lr
    3196:	bf00      	nop
    3198:	00007d0c 	.word	0x00007d0c

0000319c <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    319c:	b510      	push	{r4, lr}
	void *hw = device->hw;
    319e:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    31a0:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    31a2:	f013 0f01 	tst.w	r3, #1
    31a6:	d003      	beq.n	31b0 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    31a8:	7da3      	ldrb	r3, [r4, #22]
    31aa:	f013 0f01 	tst.w	r3, #1
    31ae:	d112      	bne.n	31d6 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    31b0:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    31b2:	f013 0f02 	tst.w	r3, #2
    31b6:	d003      	beq.n	31c0 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    31b8:	7da3      	ldrb	r3, [r4, #22]
    31ba:	f013 0f02 	tst.w	r3, #2
    31be:	d10f      	bne.n	31e0 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    31c0:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    31c2:	f013 0f04 	tst.w	r3, #4
    31c6:	d015      	beq.n	31f4 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    31c8:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    31ca:	f003 0337 	and.w	r3, r3, #55	; 0x37
    31ce:	b163      	cbz	r3, 31ea <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    31d0:	23ff      	movs	r3, #255	; 0xff
    31d2:	8363      	strh	r3, [r4, #26]
    31d4:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    31d6:	2301      	movs	r3, #1
    31d8:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    31da:	6803      	ldr	r3, [r0, #0]
    31dc:	4798      	blx	r3
    31de:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    31e0:	2302      	movs	r3, #2
    31e2:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    31e4:	6883      	ldr	r3, [r0, #8]
    31e6:	4798      	blx	r3
    31e8:	bd10      	pop	{r4, pc}
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    31ea:	6843      	ldr	r3, [r0, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    31ec:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    31ee:	b2c9      	uxtb	r1, r1
    31f0:	4798      	blx	r3
    31f2:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    31f4:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    31f6:	09db      	lsrs	r3, r3, #7
    31f8:	d100      	bne.n	31fc <_sercom_usart_interrupt_handler+0x60>
    31fa:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    31fc:	2380      	movs	r3, #128	; 0x80
    31fe:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    3200:	68c3      	ldr	r3, [r0, #12]
    3202:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    3204:	8b63      	ldrh	r3, [r4, #26]
    3206:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    3208:	8363      	strh	r3, [r4, #26]
    320a:	e7f6      	b.n	31fa <_sercom_usart_interrupt_handler+0x5e>

0000320c <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    320c:	4b06      	ldr	r3, [pc, #24]	; (3228 <_sercom_init_irq_param+0x1c>)
    320e:	4298      	cmp	r0, r3
    3210:	d003      	beq.n	321a <_sercom_init_irq_param+0xe>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM2) {
    3212:	4b06      	ldr	r3, [pc, #24]	; (322c <_sercom_init_irq_param+0x20>)
    3214:	4298      	cmp	r0, r3
    3216:	d003      	beq.n	3220 <_sercom_init_irq_param+0x14>
    3218:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    321a:	4b05      	ldr	r3, [pc, #20]	; (3230 <_sercom_init_irq_param+0x24>)
    321c:	6019      	str	r1, [r3, #0]
    321e:	e7f8      	b.n	3212 <_sercom_init_irq_param+0x6>
		_sercom2_dev = (struct _usart_async_device *)dev;
    3220:	4b03      	ldr	r3, [pc, #12]	; (3230 <_sercom_init_irq_param+0x24>)
    3222:	6059      	str	r1, [r3, #4]
	}
}
    3224:	e7f8      	b.n	3218 <_sercom_init_irq_param+0xc>
    3226:	bf00      	nop
    3228:	40003000 	.word	0x40003000
    322c:	41012000 	.word	0x41012000
    3230:	20000638 	.word	0x20000638

00003234 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    3234:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    3236:	4b04      	ldr	r3, [pc, #16]	; (3248 <_sercom_get_irq_num+0x14>)
    3238:	4798      	blx	r3
    323a:	0080      	lsls	r0, r0, #2
    323c:	b2c0      	uxtb	r0, r0
    323e:	302e      	adds	r0, #46	; 0x2e
}
    3240:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    3244:	bd08      	pop	{r3, pc}
    3246:	bf00      	nop
    3248:	0000315d 	.word	0x0000315d

0000324c <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    324c:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    324e:	f013 0f01 	tst.w	r3, #1
    3252:	d109      	bne.n	3268 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3254:	6803      	ldr	r3, [r0, #0]
    3256:	f043 0302 	orr.w	r3, r3, #2
    325a:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    325c:	69c3      	ldr	r3, [r0, #28]
    325e:	f013 0f03 	tst.w	r3, #3
    3262:	d1fb      	bne.n	325c <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    3264:	2000      	movs	r0, #0
    3266:	4770      	bx	lr
		return ERR_BUSY;
    3268:	f06f 0003 	mvn.w	r0, #3
}
    326c:	4770      	bx	lr
	...

00003270 <_get_sercom_index>:
{
    3270:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    3272:	4b0c      	ldr	r3, [pc, #48]	; (32a4 <_get_sercom_index+0x34>)
    3274:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    3276:	2300      	movs	r3, #0
    3278:	2b01      	cmp	r3, #1
    327a:	d80a      	bhi.n	3292 <_get_sercom_index+0x22>
		if (_usarts[i].number == sercom_offset) {
    327c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    3280:	00d1      	lsls	r1, r2, #3
    3282:	4a09      	ldr	r2, [pc, #36]	; (32a8 <_get_sercom_index+0x38>)
    3284:	440a      	add	r2, r1
    3286:	7e12      	ldrb	r2, [r2, #24]
    3288:	4290      	cmp	r0, r2
    328a:	d009      	beq.n	32a0 <_get_sercom_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    328c:	3301      	adds	r3, #1
    328e:	b2db      	uxtb	r3, r3
    3290:	e7f2      	b.n	3278 <_get_sercom_index+0x8>
	ASSERT(false);
    3292:	f240 226d 	movw	r2, #621	; 0x26d
    3296:	4905      	ldr	r1, [pc, #20]	; (32ac <_get_sercom_index+0x3c>)
    3298:	2000      	movs	r0, #0
    329a:	4b05      	ldr	r3, [pc, #20]	; (32b0 <_get_sercom_index+0x40>)
    329c:	4798      	blx	r3
	return 0;
    329e:	2300      	movs	r3, #0
}
    32a0:	4618      	mov	r0, r3
    32a2:	bd08      	pop	{r3, pc}
    32a4:	0000315d 	.word	0x0000315d
    32a8:	00007d0c 	.word	0x00007d0c
    32ac:	00007d90 	.word	0x00007d90
    32b0:	000024c1 	.word	0x000024c1

000032b4 <_usart_init>:
{
    32b4:	b538      	push	{r3, r4, r5, lr}
    32b6:	4604      	mov	r4, r0
	uint8_t i = _get_sercom_index(hw);
    32b8:	4b3c      	ldr	r3, [pc, #240]	; (33ac <_usart_init+0xf8>)
    32ba:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    32bc:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    32be:	f013 0f01 	tst.w	r3, #1
    32c2:	d122      	bne.n	330a <_usart_init+0x56>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    32c4:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    32c8:	00da      	lsls	r2, r3, #3
    32ca:	4b39      	ldr	r3, [pc, #228]	; (33b0 <_usart_init+0xfc>)
    32cc:	4413      	add	r3, r2
    32ce:	69da      	ldr	r2, [r3, #28]
    32d0:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    32d4:	69e3      	ldr	r3, [r4, #28]
    32d6:	f013 0f03 	tst.w	r3, #3
    32da:	d1fb      	bne.n	32d4 <_usart_init+0x20>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    32dc:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    32de:	f013 0f02 	tst.w	r3, #2
    32e2:	d00b      	beq.n	32fc <_usart_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    32e4:	6823      	ldr	r3, [r4, #0]
    32e6:	f023 0302 	bic.w	r3, r3, #2
    32ea:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    32ec:	69e3      	ldr	r3, [r4, #28]
    32ee:	f013 0f03 	tst.w	r3, #3
    32f2:	d1fb      	bne.n	32ec <_usart_init+0x38>
    32f4:	69e3      	ldr	r3, [r4, #28]
    32f6:	f013 0f02 	tst.w	r3, #2
    32fa:	d1fb      	bne.n	32f4 <_usart_init+0x40>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    32fc:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    3300:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3302:	69e3      	ldr	r3, [r4, #28]
    3304:	f013 0f03 	tst.w	r3, #3
    3308:	d1fb      	bne.n	3302 <_usart_init+0x4e>
    330a:	69e3      	ldr	r3, [r4, #28]
    330c:	f013 0f01 	tst.w	r3, #1
    3310:	d1fb      	bne.n	330a <_usart_init+0x56>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    3312:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3316:	00da      	lsls	r2, r3, #3
    3318:	4b25      	ldr	r3, [pc, #148]	; (33b0 <_usart_init+0xfc>)
    331a:	4413      	add	r3, r2
    331c:	69db      	ldr	r3, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    331e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3320:	69e3      	ldr	r3, [r4, #28]
    3322:	f013 0f03 	tst.w	r3, #3
    3326:	d1fb      	bne.n	3320 <_usart_init+0x6c>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    3328:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    332c:	00da      	lsls	r2, r3, #3
    332e:	4b20      	ldr	r3, [pc, #128]	; (33b0 <_usart_init+0xfc>)
    3330:	4413      	add	r3, r2
    3332:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    3334:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3336:	69e3      	ldr	r3, [r4, #28]
    3338:	f013 0f1f 	tst.w	r3, #31
    333c:	d1fb      	bne.n	3336 <_usart_init+0x82>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    333e:	0042      	lsls	r2, r0, #1
    3340:	4402      	add	r2, r0
    3342:	00d1      	lsls	r1, r2, #3
    3344:	4b1a      	ldr	r3, [pc, #104]	; (33b0 <_usart_init+0xfc>)
    3346:	440b      	add	r3, r1
    3348:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLC.reg = data;
    334a:	60a2      	str	r2, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    334c:	69db      	ldr	r3, [r3, #28]
    334e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3352:	d10a      	bne.n	336a <_usart_init+0xb6>
    3354:	f413 4fc0 	tst.w	r3, #24576	; 0x6000
    3358:	d107      	bne.n	336a <_usart_init+0xb6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    335a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    335e:	00da      	lsls	r2, r3, #3
    3360:	4b13      	ldr	r3, [pc, #76]	; (33b0 <_usart_init+0xfc>)
    3362:	4413      	add	r3, r2
    3364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    3366:	81a3      	strh	r3, [r4, #12]
    3368:	e00f      	b.n	338a <_usart_init+0xd6>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    336a:	0042      	lsls	r2, r0, #1
    336c:	4402      	add	r2, r0
    336e:	00d1      	lsls	r1, r2, #3
    3370:	4b0f      	ldr	r3, [pc, #60]	; (33b0 <_usart_init+0xfc>)
    3372:	440b      	add	r3, r1
    3374:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    3376:	89a2      	ldrh	r2, [r4, #12]
    3378:	f361 020c 	bfi	r2, r1, #0, #13
    337c:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    337e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    3382:	89a3      	ldrh	r3, [r4, #12]
    3384:	f362 334f 	bfi	r3, r2, #13, #3
    3388:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    338a:	4a09      	ldr	r2, [pc, #36]	; (33b0 <_usart_init+0xfc>)
    338c:	0043      	lsls	r3, r0, #1
    338e:	181d      	adds	r5, r3, r0
    3390:	00e9      	lsls	r1, r5, #3
    3392:	460d      	mov	r5, r1
    3394:	4411      	add	r1, r2
    3396:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
	((Sercom *)hw)->USART.RXPL.reg = data;
    339a:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    339c:	442a      	add	r2, r5
    339e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    33a2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    33a6:	2000      	movs	r0, #0
    33a8:	bd38      	pop	{r3, r4, r5, pc}
    33aa:	bf00      	nop
    33ac:	00003271 	.word	0x00003271
    33b0:	00007d0c 	.word	0x00007d0c

000033b4 <_get_i2cm_index>:
{
    33b4:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    33b6:	4b0d      	ldr	r3, [pc, #52]	; (33ec <_get_i2cm_index+0x38>)
    33b8:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    33ba:	2300      	movs	r3, #0
    33bc:	b143      	cbz	r3, 33d0 <_get_i2cm_index+0x1c>
	ASSERT(false);
    33be:	f44f 7275 	mov.w	r2, #980	; 0x3d4
    33c2:	490b      	ldr	r1, [pc, #44]	; (33f0 <_get_i2cm_index+0x3c>)
    33c4:	2000      	movs	r0, #0
    33c6:	4b0b      	ldr	r3, [pc, #44]	; (33f4 <_get_i2cm_index+0x40>)
    33c8:	4798      	blx	r3
	return -1;
    33ca:	f04f 30ff 	mov.w	r0, #4294967295
}
    33ce:	bd08      	pop	{r3, pc}
		if (_i2cms[i].number == sercom_offset) {
    33d0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    33d4:	00d1      	lsls	r1, r2, #3
    33d6:	4a08      	ldr	r2, [pc, #32]	; (33f8 <_get_i2cm_index+0x44>)
    33d8:	440a      	add	r2, r1
    33da:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    33de:	4290      	cmp	r0, r2
    33e0:	d002      	beq.n	33e8 <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    33e2:	3301      	adds	r3, #1
    33e4:	b2db      	uxtb	r3, r3
    33e6:	e7e9      	b.n	33bc <_get_i2cm_index+0x8>
			return i;
    33e8:	b258      	sxtb	r0, r3
    33ea:	bd08      	pop	{r3, pc}
    33ec:	0000315d 	.word	0x0000315d
    33f0:	00007d90 	.word	0x00007d90
    33f4:	000024c1 	.word	0x000024c1
    33f8:	00007d0c 	.word	0x00007d0c

000033fc <_i2c_m_sync_init_impl>:
{
    33fc:	b538      	push	{r3, r4, r5, lr}
    33fe:	4605      	mov	r5, r0
    3400:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    3402:	4608      	mov	r0, r1
    3404:	4b33      	ldr	r3, [pc, #204]	; (34d4 <_i2c_m_sync_init_impl+0xd8>)
    3406:	4798      	blx	r3
    3408:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    340a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    340c:	f013 0f01 	tst.w	r3, #1
    3410:	d122      	bne.n	3458 <_i2c_m_sync_init_impl+0x5c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    3412:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3416:	00da      	lsls	r2, r3, #3
    3418:	4b2f      	ldr	r3, [pc, #188]	; (34d8 <_i2c_m_sync_init_impl+0xdc>)
    341a:	4413      	add	r3, r2
    341c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    341e:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3422:	69e3      	ldr	r3, [r4, #28]
    3424:	f013 0f03 	tst.w	r3, #3
    3428:	d1fb      	bne.n	3422 <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    342a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    342c:	f013 0f02 	tst.w	r3, #2
    3430:	d00b      	beq.n	344a <_i2c_m_sync_init_impl+0x4e>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    3432:	6823      	ldr	r3, [r4, #0]
    3434:	f023 0302 	bic.w	r3, r3, #2
    3438:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    343a:	69e3      	ldr	r3, [r4, #28]
    343c:	f013 0f03 	tst.w	r3, #3
    3440:	d1fb      	bne.n	343a <_i2c_m_sync_init_impl+0x3e>
    3442:	69e3      	ldr	r3, [r4, #28]
    3444:	f013 0f02 	tst.w	r3, #2
    3448:	d1fb      	bne.n	3442 <_i2c_m_sync_init_impl+0x46>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    344a:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    344e:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3450:	69e3      	ldr	r3, [r4, #28]
    3452:	f013 0f03 	tst.w	r3, #3
    3456:	d1fb      	bne.n	3450 <_i2c_m_sync_init_impl+0x54>
    3458:	69e3      	ldr	r3, [r4, #28]
    345a:	f013 0f01 	tst.w	r3, #1
    345e:	d1fb      	bne.n	3458 <_i2c_m_sync_init_impl+0x5c>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    3460:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3464:	00da      	lsls	r2, r3, #3
    3466:	4b1c      	ldr	r3, [pc, #112]	; (34d8 <_i2c_m_sync_init_impl+0xdc>)
    3468:	4413      	add	r3, r2
    346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    346c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    346e:	69e3      	ldr	r3, [r4, #28]
    3470:	f013 0f03 	tst.w	r3, #3
    3474:	d1fb      	bne.n	346e <_i2c_m_sync_init_impl+0x72>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    3476:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    347a:	00da      	lsls	r2, r3, #3
    347c:	4b16      	ldr	r3, [pc, #88]	; (34d8 <_i2c_m_sync_init_impl+0xdc>)
    347e:	4413      	add	r3, r2
    3480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    3482:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3484:	69e3      	ldr	r3, [r4, #28]
    3486:	f013 0f04 	tst.w	r3, #4
    348a:	d1fb      	bne.n	3484 <_i2c_m_sync_init_impl+0x88>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    348c:	0042      	lsls	r2, r0, #1
    348e:	4402      	add	r2, r0
    3490:	00d1      	lsls	r1, r2, #3
    3492:	4b11      	ldr	r3, [pc, #68]	; (34d8 <_i2c_m_sync_init_impl+0xdc>)
    3494:	440b      	add	r3, r1
    3496:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    3498:	60e2      	str	r2, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    349a:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    349e:	f003 0303 	and.w	r3, r3, #3
    34a2:	81ab      	strh	r3, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    34a4:	2b01      	cmp	r3, #1
    34a6:	bf94      	ite	ls
    34a8:	2300      	movls	r3, #0
    34aa:	2301      	movhi	r3, #1
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    34ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    34ae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    34b2:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    34b6:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34b8:	69e3      	ldr	r3, [r4, #28]
    34ba:	f013 0f04 	tst.w	r3, #4
    34be:	d1fb      	bne.n	34b8 <_i2c_m_sync_init_impl+0xbc>
	service->trise = _i2cms[i].trise;
    34c0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    34c4:	00c2      	lsls	r2, r0, #3
    34c6:	4b04      	ldr	r3, [pc, #16]	; (34d8 <_i2c_m_sync_init_impl+0xdc>)
    34c8:	4413      	add	r3, r2
    34ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
    34ce:	81eb      	strh	r3, [r5, #14]
}
    34d0:	2000      	movs	r0, #0
    34d2:	bd38      	pop	{r3, r4, r5, pc}
    34d4:	000033b5 	.word	0x000033b5
    34d8:	00007d0c 	.word	0x00007d0c

000034dc <_sercom_i2c_sync_send_address>:
{
    34dc:	b570      	push	{r4, r5, r6, lr}
    34de:	4605      	mov	r5, r0
	void *             hw    = i2c_dev->hw;
    34e0:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    34e2:	6826      	ldr	r6, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    34e4:	f3c6 66c0 	ubfx	r6, r6, #27, #1
	ASSERT(i2c_dev);
    34e8:	f240 52d3 	movw	r2, #1491	; 0x5d3
    34ec:	4999      	ldr	r1, [pc, #612]	; (3754 <_sercom_i2c_sync_send_address+0x278>)
    34ee:	3000      	adds	r0, #0
    34f0:	bf18      	it	ne
    34f2:	2001      	movne	r0, #1
    34f4:	4b98      	ldr	r3, [pc, #608]	; (3758 <_sercom_i2c_sync_send_address+0x27c>)
    34f6:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    34f8:	686b      	ldr	r3, [r5, #4]
    34fa:	2b01      	cmp	r3, #1
    34fc:	d057      	beq.n	35ae <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    34fe:	6863      	ldr	r3, [r4, #4]
    3500:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    3504:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3506:	69e3      	ldr	r3, [r4, #28]
    3508:	f013 0f04 	tst.w	r3, #4
    350c:	d1fb      	bne.n	3506 <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    350e:	882b      	ldrh	r3, [r5, #0]
    3510:	f413 6f80 	tst.w	r3, #1024	; 0x400
    3514:	d056      	beq.n	35c4 <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    3516:	886a      	ldrh	r2, [r5, #2]
    3518:	f012 0f01 	tst.w	r2, #1
    351c:	d004      	beq.n	3528 <_sercom_i2c_sync_send_address+0x4c>
			msg->flags |= I2C_M_TEN;
    351e:	886a      	ldrh	r2, [r5, #2]
    3520:	b292      	uxth	r2, r2
    3522:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    3526:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    3528:	f240 72fe 	movw	r2, #2046	; 0x7fe
    352c:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    3530:	69e3      	ldr	r3, [r4, #28]
    3532:	f013 0f04 	tst.w	r3, #4
    3536:	d1fb      	bne.n	3530 <_sercom_i2c_sync_send_address+0x54>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3538:	6a63      	ldr	r3, [r4, #36]	; 0x24
    353a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    353e:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    3540:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3544:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3546:	69e3      	ldr	r3, [r4, #28]
    3548:	f013 0f04 	tst.w	r3, #4
    354c:	d1fb      	bne.n	3546 <_sercom_i2c_sync_send_address+0x6a>
	void *   hw      = i2c_dev->hw;
    354e:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    3550:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    3554:	7e33      	ldrb	r3, [r6, #24]
    3556:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    3558:	4618      	mov	r0, r3
		if (timeout-- == 0) {
    355a:	1e51      	subs	r1, r2, #1
    355c:	b11a      	cbz	r2, 3566 <_sercom_i2c_sync_send_address+0x8a>
    355e:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3560:	f013 0f03 	tst.w	r3, #3
    3564:	d0f6      	beq.n	3554 <_sercom_i2c_sync_send_address+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    3566:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3568:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    356c:	69e3      	ldr	r3, [r4, #28]
    356e:	f013 0f04 	tst.w	r3, #4
    3572:	d1fb      	bne.n	356c <_sercom_i2c_sync_send_address+0x90>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    3574:	8b63      	ldrh	r3, [r4, #26]
    3576:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3578:	f010 0f01 	tst.w	r0, #1
    357c:	f000 809c 	beq.w	36b8 <_sercom_i2c_sync_send_address+0x1dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3580:	f013 0f02 	tst.w	r3, #2
    3584:	d032      	beq.n	35ec <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3586:	2201      	movs	r2, #1
    3588:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    358a:	886a      	ldrh	r2, [r5, #2]
    358c:	b292      	uxth	r2, r2
    358e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3592:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3594:	886a      	ldrh	r2, [r5, #2]
    3596:	b292      	uxth	r2, r2
    3598:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    359c:	b292      	uxth	r2, r2
    359e:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    35a0:	f013 0f01 	tst.w	r3, #1
    35a4:	f000 80d1 	beq.w	374a <_sercom_i2c_sync_send_address+0x26e>
				return I2C_ERR_BUS;
    35a8:	f06f 0004 	mvn.w	r0, #4
    35ac:	bd70      	pop	{r4, r5, r6, pc}
	if (msg->len == 1 && sclsm) {
    35ae:	2e00      	cmp	r6, #0
    35b0:	d0a5      	beq.n	34fe <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    35b2:	6863      	ldr	r3, [r4, #4]
    35b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    35b8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35ba:	69e3      	ldr	r3, [r4, #28]
    35bc:	f013 0f04 	tst.w	r3, #4
    35c0:	d1fb      	bne.n	35ba <_sercom_i2c_sync_send_address+0xde>
    35c2:	e7a4      	b.n	350e <_sercom_i2c_sync_send_address+0x32>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    35c4:	005b      	lsls	r3, r3, #1
    35c6:	b2db      	uxtb	r3, r3
    35c8:	886a      	ldrh	r2, [r5, #2]
    35ca:	f002 0201 	and.w	r2, r2, #1
    35ce:	431a      	orrs	r2, r3
    35d0:	69e3      	ldr	r3, [r4, #28]
    35d2:	f013 0f04 	tst.w	r3, #4
    35d6:	d1fb      	bne.n	35d0 <_sercom_i2c_sync_send_address+0xf4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    35d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    35da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    35de:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    35e0:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35e2:	69e3      	ldr	r3, [r4, #28]
    35e4:	f013 0f04 	tst.w	r3, #4
    35e8:	d1fb      	bne.n	35e2 <_sercom_i2c_sync_send_address+0x106>
    35ea:	e7b0      	b.n	354e <_sercom_i2c_sync_send_address+0x72>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    35ec:	f013 0f04 	tst.w	r3, #4
    35f0:	d11f      	bne.n	3632 <_sercom_i2c_sync_send_address+0x156>
			if (msg->flags & I2C_M_TEN) {
    35f2:	886b      	ldrh	r3, [r5, #2]
    35f4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    35f8:	d039      	beq.n	366e <_sercom_i2c_sync_send_address+0x192>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    35fa:	882b      	ldrh	r3, [r5, #0]
    35fc:	121b      	asrs	r3, r3, #8
    35fe:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    3600:	f003 0206 	and.w	r2, r3, #6
    3604:	69e3      	ldr	r3, [r4, #28]
    3606:	f013 0f04 	tst.w	r3, #4
    360a:	d1fb      	bne.n	3604 <_sercom_i2c_sync_send_address+0x128>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    360c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    360e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3612:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    3614:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3618:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    361a:	69e3      	ldr	r3, [r4, #28]
    361c:	f013 0f04 	tst.w	r3, #4
    3620:	d1fb      	bne.n	361a <_sercom_i2c_sync_send_address+0x13e>
				msg->flags &= ~I2C_M_TEN;
    3622:	886b      	ldrh	r3, [r5, #2]
    3624:	b29b      	uxth	r3, r3
    3626:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    362a:	b29b      	uxth	r3, r3
    362c:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    362e:	2000      	movs	r0, #0
    3630:	bd70      	pop	{r4, r5, r6, pc}
				if (msg->len > 0) {
    3632:	686b      	ldr	r3, [r5, #4]
    3634:	2b00      	cmp	r3, #0
    3636:	dd04      	ble.n	3642 <_sercom_i2c_sync_send_address+0x166>
					msg->flags |= I2C_M_FAIL;
    3638:	886b      	ldrh	r3, [r5, #2]
    363a:	b29b      	uxth	r3, r3
    363c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3640:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    3642:	886b      	ldrh	r3, [r5, #2]
    3644:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3648:	d108      	bne.n	365c <_sercom_i2c_sync_send_address+0x180>
				msg->flags &= ~I2C_M_BUSY;
    364a:	886b      	ldrh	r3, [r5, #2]
    364c:	b29b      	uxth	r3, r3
    364e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3652:	b29b      	uxth	r3, r3
    3654:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    3656:	f06f 0001 	mvn.w	r0, #1
    365a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    365c:	6863      	ldr	r3, [r4, #4]
    365e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3662:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3664:	69e3      	ldr	r3, [r4, #28]
    3666:	f013 0f04 	tst.w	r3, #4
    366a:	d1fb      	bne.n	3664 <_sercom_i2c_sync_send_address+0x188>
    366c:	e7ed      	b.n	364a <_sercom_i2c_sync_send_address+0x16e>
			if (msg->len == 0) {
    366e:	6868      	ldr	r0, [r5, #4]
    3670:	b998      	cbnz	r0, 369a <_sercom_i2c_sync_send_address+0x1be>
				if (msg->flags & I2C_M_STOP) {
    3672:	886b      	ldrh	r3, [r5, #2]
    3674:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3678:	d106      	bne.n	3688 <_sercom_i2c_sync_send_address+0x1ac>
				msg->flags &= ~I2C_M_BUSY;
    367a:	886b      	ldrh	r3, [r5, #2]
    367c:	b29b      	uxth	r3, r3
    367e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3682:	b29b      	uxth	r3, r3
    3684:	806b      	strh	r3, [r5, #2]
    3686:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3688:	6863      	ldr	r3, [r4, #4]
    368a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    368e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3690:	69e3      	ldr	r3, [r4, #28]
    3692:	f013 0f04 	tst.w	r3, #4
    3696:	d1fb      	bne.n	3690 <_sercom_i2c_sync_send_address+0x1b4>
    3698:	e7ef      	b.n	367a <_sercom_i2c_sync_send_address+0x19e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    369a:	68ab      	ldr	r3, [r5, #8]
    369c:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    369e:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    36a0:	69e3      	ldr	r3, [r4, #28]
    36a2:	f013 0f04 	tst.w	r3, #4
    36a6:	d1fb      	bne.n	36a0 <_sercom_i2c_sync_send_address+0x1c4>
				msg->buffer++;
    36a8:	68ab      	ldr	r3, [r5, #8]
    36aa:	3301      	adds	r3, #1
    36ac:	60ab      	str	r3, [r5, #8]
				msg->len--;
    36ae:	686b      	ldr	r3, [r5, #4]
    36b0:	3b01      	subs	r3, #1
    36b2:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    36b4:	2000      	movs	r0, #0
    36b6:	bd70      	pop	{r4, r5, r6, pc}
	} else if (flags & SB_FLAG) {
    36b8:	f010 0f02 	tst.w	r0, #2
    36bc:	d048      	beq.n	3750 <_sercom_i2c_sync_send_address+0x274>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    36be:	6869      	ldr	r1, [r5, #4]
    36c0:	2900      	cmp	r1, #0
    36c2:	d03d      	beq.n	3740 <_sercom_i2c_sync_send_address+0x264>
    36c4:	f013 0f04 	tst.w	r3, #4
    36c8:	d13a      	bne.n	3740 <_sercom_i2c_sync_send_address+0x264>
			msg->len--;
    36ca:	3901      	subs	r1, #1
    36cc:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    36ce:	b901      	cbnz	r1, 36d2 <_sercom_i2c_sync_send_address+0x1f6>
    36d0:	b1e2      	cbz	r2, 370c <_sercom_i2c_sync_send_address+0x230>
    36d2:	2901      	cmp	r1, #1
    36d4:	d018      	beq.n	3708 <_sercom_i2c_sync_send_address+0x22c>
			if (msg->len == 0) {
    36d6:	686b      	ldr	r3, [r5, #4]
    36d8:	b94b      	cbnz	r3, 36ee <_sercom_i2c_sync_send_address+0x212>
				if (msg->flags & I2C_M_STOP) {
    36da:	886b      	ldrh	r3, [r5, #2]
    36dc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    36e0:	d11d      	bne.n	371e <_sercom_i2c_sync_send_address+0x242>
				msg->flags &= ~I2C_M_BUSY;
    36e2:	886b      	ldrh	r3, [r5, #2]
    36e4:	b29b      	uxth	r3, r3
    36e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    36ea:	b29b      	uxth	r3, r3
    36ec:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    36ee:	68aa      	ldr	r2, [r5, #8]
    36f0:	1c53      	adds	r3, r2, #1
    36f2:	60ab      	str	r3, [r5, #8]
    36f4:	69e3      	ldr	r3, [r4, #28]
    36f6:	f013 0f04 	tst.w	r3, #4
    36fa:	d1fb      	bne.n	36f4 <_sercom_i2c_sync_send_address+0x218>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    36fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    36fe:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3700:	2302      	movs	r3, #2
    3702:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    3704:	2000      	movs	r0, #0
    3706:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3708:	2a00      	cmp	r2, #0
    370a:	d0e4      	beq.n	36d6 <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    370c:	6863      	ldr	r3, [r4, #4]
    370e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3712:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3714:	69e3      	ldr	r3, [r4, #28]
    3716:	f013 0f04 	tst.w	r3, #4
    371a:	d1fb      	bne.n	3714 <_sercom_i2c_sync_send_address+0x238>
    371c:	e7db      	b.n	36d6 <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    371e:	6863      	ldr	r3, [r4, #4]
    3720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3724:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3726:	69e3      	ldr	r3, [r4, #28]
    3728:	f013 0f04 	tst.w	r3, #4
    372c:	d1fb      	bne.n	3726 <_sercom_i2c_sync_send_address+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    372e:	6863      	ldr	r3, [r4, #4]
    3730:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3734:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3736:	69e3      	ldr	r3, [r4, #28]
    3738:	f013 0f04 	tst.w	r3, #4
    373c:	d1fb      	bne.n	3736 <_sercom_i2c_sync_send_address+0x25a>
    373e:	e7d0      	b.n	36e2 <_sercom_i2c_sync_send_address+0x206>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3740:	2302      	movs	r3, #2
    3742:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3744:	f06f 0001 	mvn.w	r0, #1
    3748:	bd70      	pop	{r4, r5, r6, pc}
			return I2C_ERR_BAD_ADDRESS;
    374a:	f06f 0003 	mvn.w	r0, #3
    374e:	bd70      	pop	{r4, r5, r6, pc}
	return I2C_OK;
    3750:	2000      	movs	r0, #0
}
    3752:	bd70      	pop	{r4, r5, r6, pc}
    3754:	00007d90 	.word	0x00007d90
    3758:	000024c1 	.word	0x000024c1

0000375c <_usart_async_init>:
{
    375c:	b570      	push	{r4, r5, r6, lr}
    375e:	460c      	mov	r4, r1
	ASSERT(device);
    3760:	4606      	mov	r6, r0
    3762:	22cd      	movs	r2, #205	; 0xcd
    3764:	4918      	ldr	r1, [pc, #96]	; (37c8 <_usart_async_init+0x6c>)
    3766:	3000      	adds	r0, #0
    3768:	bf18      	it	ne
    376a:	2001      	movne	r0, #1
    376c:	4b17      	ldr	r3, [pc, #92]	; (37cc <_usart_async_init+0x70>)
    376e:	4798      	blx	r3
	init_status = _usart_init(hw);
    3770:	4620      	mov	r0, r4
    3772:	4b17      	ldr	r3, [pc, #92]	; (37d0 <_usart_async_init+0x74>)
    3774:	4798      	blx	r3
	if (init_status) {
    3776:	4605      	mov	r5, r0
    3778:	b108      	cbz	r0, 377e <_usart_async_init+0x22>
}
    377a:	4628      	mov	r0, r5
    377c:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    377e:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    3780:	4631      	mov	r1, r6
    3782:	4620      	mov	r0, r4
    3784:	4b13      	ldr	r3, [pc, #76]	; (37d4 <_usart_async_init+0x78>)
    3786:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    3788:	4620      	mov	r0, r4
    378a:	4b13      	ldr	r3, [pc, #76]	; (37d8 <_usart_async_init+0x7c>)
    378c:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    378e:	2400      	movs	r4, #0
    3790:	e016      	b.n	37c0 <_usart_async_init+0x64>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3792:	0941      	lsrs	r1, r0, #5
    3794:	f000 021f 	and.w	r2, r0, #31
    3798:	2301      	movs	r3, #1
    379a:	4093      	lsls	r3, r2
    379c:	4a0f      	ldr	r2, [pc, #60]	; (37dc <_usart_async_init+0x80>)
    379e:	f101 0620 	add.w	r6, r1, #32
    37a2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    37a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    37aa:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37ae:	f101 0660 	add.w	r6, r1, #96	; 0x60
    37b2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		irq++;
    37ba:	3001      	adds	r0, #1
    37bc:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    37be:	3401      	adds	r4, #1
    37c0:	2c03      	cmp	r4, #3
    37c2:	d9e6      	bls.n	3792 <_usart_async_init+0x36>
    37c4:	e7d9      	b.n	377a <_usart_async_init+0x1e>
    37c6:	bf00      	nop
    37c8:	00007d90 	.word	0x00007d90
    37cc:	000024c1 	.word	0x000024c1
    37d0:	000032b5 	.word	0x000032b5
    37d4:	0000320d 	.word	0x0000320d
    37d8:	00003235 	.word	0x00003235
    37dc:	e000e100 	.word	0xe000e100

000037e0 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    37e0:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    37e2:	6813      	ldr	r3, [r2, #0]
    37e4:	f043 0302 	orr.w	r3, r3, #2
    37e8:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    37ea:	69d3      	ldr	r3, [r2, #28]
    37ec:	f013 0f03 	tst.w	r3, #3
    37f0:	d1fb      	bne.n	37ea <_usart_async_enable+0xa>
}
    37f2:	4770      	bx	lr

000037f4 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    37f4:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    37f6:	6299      	str	r1, [r3, #40]	; 0x28
    37f8:	4770      	bx	lr

000037fa <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    37fa:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    37fc:	2201      	movs	r2, #1
    37fe:	759a      	strb	r2, [r3, #22]
    3800:	4770      	bx	lr

00003802 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    3802:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    3804:	2202      	movs	r2, #2
    3806:	759a      	strb	r2, [r3, #22]
    3808:	4770      	bx	lr
	...

0000380c <_usart_async_set_irq_state>:
{
    380c:	b570      	push	{r4, r5, r6, lr}
    380e:	460c      	mov	r4, r1
    3810:	4615      	mov	r5, r2
	ASSERT(device);
    3812:	4606      	mov	r6, r0
    3814:	f240 222d 	movw	r2, #557	; 0x22d
    3818:	4916      	ldr	r1, [pc, #88]	; (3874 <_usart_async_set_irq_state+0x68>)
    381a:	3000      	adds	r0, #0
    381c:	bf18      	it	ne
    381e:	2001      	movne	r0, #1
    3820:	4b15      	ldr	r3, [pc, #84]	; (3878 <_usart_async_set_irq_state+0x6c>)
    3822:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    3824:	b134      	cbz	r4, 3834 <_usart_async_set_irq_state+0x28>
    3826:	2c02      	cmp	r4, #2
    3828:	d004      	beq.n	3834 <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_RX_DONE == type) {
    382a:	2c01      	cmp	r4, #1
    382c:	d011      	beq.n	3852 <_usart_async_set_irq_state+0x46>
	} else if (USART_ASYNC_ERROR == type) {
    382e:	2c03      	cmp	r4, #3
    3830:	d017      	beq.n	3862 <_usart_async_set_irq_state+0x56>
    3832:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    3834:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3836:	b935      	cbnz	r5, 3846 <_usart_async_set_irq_state+0x3a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    3838:	2201      	movs	r2, #1
    383a:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    383c:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    383e:	b92d      	cbnz	r5, 384c <_usart_async_set_irq_state+0x40>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    3840:	2202      	movs	r2, #2
    3842:	751a      	strb	r2, [r3, #20]
    3844:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    3846:	2201      	movs	r2, #1
    3848:	759a      	strb	r2, [r3, #22]
    384a:	e7f7      	b.n	383c <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    384c:	2202      	movs	r2, #2
    384e:	759a      	strb	r2, [r3, #22]
    3850:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    3852:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3854:	b915      	cbnz	r5, 385c <_usart_async_set_irq_state+0x50>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    3856:	2204      	movs	r2, #4
    3858:	751a      	strb	r2, [r3, #20]
    385a:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    385c:	2204      	movs	r2, #4
    385e:	759a      	strb	r2, [r3, #22]
    3860:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    3862:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3864:	b115      	cbz	r5, 386c <_usart_async_set_irq_state+0x60>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    3866:	2280      	movs	r2, #128	; 0x80
    3868:	759a      	strb	r2, [r3, #22]
}
    386a:	e7e2      	b.n	3832 <_usart_async_set_irq_state+0x26>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    386c:	2280      	movs	r2, #128	; 0x80
    386e:	751a      	strb	r2, [r3, #20]
    3870:	bd70      	pop	{r4, r5, r6, pc}
    3872:	bf00      	nop
    3874:	00007d90 	.word	0x00007d90
    3878:	000024c1 	.word	0x000024c1

0000387c <_i2c_m_sync_init>:
{
    387c:	b538      	push	{r3, r4, r5, lr}
    387e:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    3880:	4604      	mov	r4, r0
    3882:	f240 5246 	movw	r2, #1350	; 0x546
    3886:	4906      	ldr	r1, [pc, #24]	; (38a0 <_i2c_m_sync_init+0x24>)
    3888:	3000      	adds	r0, #0
    388a:	bf18      	it	ne
    388c:	2001      	movne	r0, #1
    388e:	4b05      	ldr	r3, [pc, #20]	; (38a4 <_i2c_m_sync_init+0x28>)
    3890:	4798      	blx	r3
	i2c_dev->hw = hw;
    3892:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    3894:	4629      	mov	r1, r5
    3896:	4620      	mov	r0, r4
    3898:	4b03      	ldr	r3, [pc, #12]	; (38a8 <_i2c_m_sync_init+0x2c>)
    389a:	4798      	blx	r3
}
    389c:	bd38      	pop	{r3, r4, r5, pc}
    389e:	bf00      	nop
    38a0:	00007d90 	.word	0x00007d90
    38a4:	000024c1 	.word	0x000024c1
    38a8:	000033fd 	.word	0x000033fd

000038ac <_i2c_m_sync_enable>:
{
    38ac:	b570      	push	{r4, r5, r6, lr}
	ASSERT(i2c_dev);
    38ae:	4e1b      	ldr	r6, [pc, #108]	; (391c <_i2c_m_sync_enable+0x70>)
    38b0:	4604      	mov	r4, r0
    38b2:	f240 5263 	movw	r2, #1379	; 0x563
    38b6:	4631      	mov	r1, r6
    38b8:	3000      	adds	r0, #0
    38ba:	bf18      	it	ne
    38bc:	2001      	movne	r0, #1
    38be:	4d18      	ldr	r5, [pc, #96]	; (3920 <_i2c_m_sync_enable+0x74>)
    38c0:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    38c2:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    38c4:	f240 6233 	movw	r2, #1587	; 0x633
    38c8:	4631      	mov	r1, r6
    38ca:	1c20      	adds	r0, r4, #0
    38cc:	bf18      	it	ne
    38ce:	2001      	movne	r0, #1
    38d0:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    38d2:	6823      	ldr	r3, [r4, #0]
    38d4:	f043 0302 	orr.w	r3, r3, #2
    38d8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    38da:	69e3      	ldr	r3, [r4, #28]
    38dc:	f013 0f03 	tst.w	r3, #3
    38e0:	d1fb      	bne.n	38da <_i2c_m_sync_enable+0x2e>
    38e2:	2104      	movs	r1, #4
    38e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    38e8:	69e3      	ldr	r3, [r4, #28]
    38ea:	f013 0f04 	tst.w	r3, #4
    38ee:	d1fb      	bne.n	38e8 <_i2c_m_sync_enable+0x3c>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    38f0:	8b63      	ldrh	r3, [r4, #26]
    38f2:	f3c3 1301 	ubfx	r3, r3, #4, #2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    38f6:	2b01      	cmp	r3, #1
    38f8:	d00b      	beq.n	3912 <_i2c_m_sync_enable+0x66>
		timeout--;
    38fa:	3a01      	subs	r2, #1
		if (timeout <= 0) {
    38fc:	2a00      	cmp	r2, #0
    38fe:	dcf3      	bgt.n	38e8 <_i2c_m_sync_enable+0x3c>
			if (--timeout_attempt)
    3900:	3901      	subs	r1, #1
    3902:	d008      	beq.n	3916 <_i2c_m_sync_enable+0x6a>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    3904:	2310      	movs	r3, #16
    3906:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3908:	69e3      	ldr	r3, [r4, #28]
    390a:	f013 0f04 	tst.w	r3, #4
    390e:	d1fb      	bne.n	3908 <_i2c_m_sync_enable+0x5c>
    3910:	e7e8      	b.n	38e4 <_i2c_m_sync_enable+0x38>
	return ERR_NONE;
    3912:	2000      	movs	r0, #0
    3914:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    3916:	f06f 0005 	mvn.w	r0, #5
}
    391a:	bd70      	pop	{r4, r5, r6, pc}
    391c:	00007d90 	.word	0x00007d90
    3920:	000024c1 	.word	0x000024c1

00003924 <_i2c_m_sync_transfer>:
{
    3924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3928:	4605      	mov	r5, r0
    392a:	460e      	mov	r6, r1
	void *   hw = i2c_dev->hw;
    392c:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    392e:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 3bd0 <_i2c_m_sync_transfer+0x2ac>
    3932:	f240 52fe 	movw	r2, #1534	; 0x5fe
    3936:	4641      	mov	r1, r8
    3938:	3000      	adds	r0, #0
    393a:	bf18      	it	ne
    393c:	2001      	movne	r0, #1
    393e:	4fa2      	ldr	r7, [pc, #648]	; (3bc8 <_i2c_m_sync_transfer+0x2a4>)
    3940:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    3942:	6928      	ldr	r0, [r5, #16]
    3944:	f240 52ff 	movw	r2, #1535	; 0x5ff
    3948:	4641      	mov	r1, r8
    394a:	3000      	adds	r0, #0
    394c:	bf18      	it	ne
    394e:	2001      	movne	r0, #1
    3950:	47b8      	blx	r7
	ASSERT(msg);
    3952:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    3956:	4641      	mov	r1, r8
    3958:	1c30      	adds	r0, r6, #0
    395a:	bf18      	it	ne
    395c:	2001      	movne	r0, #1
    395e:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    3960:	886b      	ldrh	r3, [r5, #2]
    3962:	f413 7f80 	tst.w	r3, #256	; 0x100
    3966:	f040 812a 	bne.w	3bbe <_i2c_m_sync_transfer+0x29a>
	msg->flags |= I2C_M_BUSY;
    396a:	8873      	ldrh	r3, [r6, #2]
    396c:	b29b      	uxth	r3, r3
    396e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3972:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    3974:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    3978:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    397c:	6863      	ldr	r3, [r4, #4]
    397e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3982:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3984:	69e3      	ldr	r3, [r4, #28]
    3986:	f013 0f04 	tst.w	r3, #4
    398a:	d1fb      	bne.n	3984 <_i2c_m_sync_transfer+0x60>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    398c:	4628      	mov	r0, r5
    398e:	4b8f      	ldr	r3, [pc, #572]	; (3bcc <_i2c_m_sync_transfer+0x2a8>)
    3990:	4798      	blx	r3
	if (ret) {
    3992:	4603      	mov	r3, r0
    3994:	2800      	cmp	r0, #0
    3996:	f000 80b0 	beq.w	3afa <_i2c_m_sync_transfer+0x1d6>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    399a:	886a      	ldrh	r2, [r5, #2]
    399c:	b292      	uxth	r2, r2
    399e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    39a2:	b292      	uxth	r2, r2
    39a4:	806a      	strh	r2, [r5, #2]
		return ret;
    39a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return I2C_ERR_BUS;
    39aa:	f06f 0004 	mvn.w	r0, #4
    39ae:	e0b7      	b.n	3b20 <_i2c_m_sync_transfer+0x1fc>
			if (msg->flags & I2C_M_STOP) {
    39b0:	8873      	ldrh	r3, [r6, #2]
    39b2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    39b6:	d107      	bne.n	39c8 <_i2c_m_sync_transfer+0xa4>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    39b8:	886b      	ldrh	r3, [r5, #2]
    39ba:	b29b      	uxth	r3, r3
    39bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    39c0:	b29b      	uxth	r3, r3
    39c2:	806b      	strh	r3, [r5, #2]
			return ret;
    39c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    39c8:	6863      	ldr	r3, [r4, #4]
    39ca:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    39ce:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    39d0:	69e3      	ldr	r3, [r4, #28]
    39d2:	f013 0f04 	tst.w	r3, #4
    39d6:	d1fb      	bne.n	39d0 <_i2c_m_sync_transfer+0xac>
    39d8:	e7ee      	b.n	39b8 <_i2c_m_sync_transfer+0x94>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    39da:	f013 0f04 	tst.w	r3, #4
    39de:	d11f      	bne.n	3a20 <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    39e0:	886b      	ldrh	r3, [r5, #2]
    39e2:	f413 6f80 	tst.w	r3, #1024	; 0x400
    39e6:	d039      	beq.n	3a5c <_i2c_m_sync_transfer+0x138>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    39e8:	882b      	ldrh	r3, [r5, #0]
    39ea:	121b      	asrs	r3, r3, #8
    39ec:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    39ee:	f003 0206 	and.w	r2, r3, #6
    39f2:	69e3      	ldr	r3, [r4, #28]
    39f4:	f013 0f04 	tst.w	r3, #4
    39f8:	d1fb      	bne.n	39f2 <_i2c_m_sync_transfer+0xce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    39fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
    39fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3a00:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    3a02:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3a06:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a08:	69e3      	ldr	r3, [r4, #28]
    3a0a:	f013 0f04 	tst.w	r3, #4
    3a0e:	d1fb      	bne.n	3a08 <_i2c_m_sync_transfer+0xe4>
				msg->flags &= ~I2C_M_TEN;
    3a10:	886b      	ldrh	r3, [r5, #2]
    3a12:	b29b      	uxth	r3, r3
    3a14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3a18:	b29b      	uxth	r3, r3
    3a1a:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    3a1c:	2000      	movs	r0, #0
    3a1e:	e06b      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
				if (msg->len > 0) {
    3a20:	686b      	ldr	r3, [r5, #4]
    3a22:	2b00      	cmp	r3, #0
    3a24:	dd04      	ble.n	3a30 <_i2c_m_sync_transfer+0x10c>
					msg->flags |= I2C_M_FAIL;
    3a26:	886b      	ldrh	r3, [r5, #2]
    3a28:	b29b      	uxth	r3, r3
    3a2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3a2e:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    3a30:	886b      	ldrh	r3, [r5, #2]
    3a32:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3a36:	d108      	bne.n	3a4a <_i2c_m_sync_transfer+0x126>
				msg->flags &= ~I2C_M_BUSY;
    3a38:	886b      	ldrh	r3, [r5, #2]
    3a3a:	b29b      	uxth	r3, r3
    3a3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a40:	b29b      	uxth	r3, r3
    3a42:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    3a44:	f06f 0001 	mvn.w	r0, #1
    3a48:	e056      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3a4a:	6863      	ldr	r3, [r4, #4]
    3a4c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3a50:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a52:	69e3      	ldr	r3, [r4, #28]
    3a54:	f013 0f04 	tst.w	r3, #4
    3a58:	d1fb      	bne.n	3a52 <_i2c_m_sync_transfer+0x12e>
    3a5a:	e7ed      	b.n	3a38 <_i2c_m_sync_transfer+0x114>
			if (msg->len == 0) {
    3a5c:	6868      	ldr	r0, [r5, #4]
    3a5e:	b998      	cbnz	r0, 3a88 <_i2c_m_sync_transfer+0x164>
				if (msg->flags & I2C_M_STOP) {
    3a60:	886b      	ldrh	r3, [r5, #2]
    3a62:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3a66:	d106      	bne.n	3a76 <_i2c_m_sync_transfer+0x152>
				msg->flags &= ~I2C_M_BUSY;
    3a68:	886b      	ldrh	r3, [r5, #2]
    3a6a:	b29b      	uxth	r3, r3
    3a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a70:	b29b      	uxth	r3, r3
    3a72:	806b      	strh	r3, [r5, #2]
    3a74:	e040      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3a76:	6863      	ldr	r3, [r4, #4]
    3a78:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3a7c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a7e:	69e3      	ldr	r3, [r4, #28]
    3a80:	f013 0f04 	tst.w	r3, #4
    3a84:	d1fb      	bne.n	3a7e <_i2c_m_sync_transfer+0x15a>
    3a86:	e7ef      	b.n	3a68 <_i2c_m_sync_transfer+0x144>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    3a88:	68ab      	ldr	r3, [r5, #8]
    3a8a:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3a8c:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a8e:	69e3      	ldr	r3, [r4, #28]
    3a90:	f013 0f04 	tst.w	r3, #4
    3a94:	d1fb      	bne.n	3a8e <_i2c_m_sync_transfer+0x16a>
				msg->buffer++;
    3a96:	68ab      	ldr	r3, [r5, #8]
    3a98:	3301      	adds	r3, #1
    3a9a:	60ab      	str	r3, [r5, #8]
				msg->len--;
    3a9c:	686b      	ldr	r3, [r5, #4]
    3a9e:	3b01      	subs	r3, #1
    3aa0:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    3aa2:	2000      	movs	r0, #0
    3aa4:	e028      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
	} else if (flags & SB_FLAG) {
    3aa6:	f017 0f02 	tst.w	r7, #2
    3aaa:	f000 8083 	beq.w	3bb4 <_i2c_m_sync_transfer+0x290>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    3aae:	6869      	ldr	r1, [r5, #4]
    3ab0:	2900      	cmp	r1, #0
    3ab2:	d077      	beq.n	3ba4 <_i2c_m_sync_transfer+0x280>
    3ab4:	f013 0f04 	tst.w	r3, #4
    3ab8:	d174      	bne.n	3ba4 <_i2c_m_sync_transfer+0x280>
			msg->len--;
    3aba:	3901      	subs	r1, #1
    3abc:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3abe:	b909      	cbnz	r1, 3ac4 <_i2c_m_sync_transfer+0x1a0>
    3ac0:	2a00      	cmp	r2, #0
    3ac2:	d055      	beq.n	3b70 <_i2c_m_sync_transfer+0x24c>
    3ac4:	2901      	cmp	r1, #1
    3ac6:	d051      	beq.n	3b6c <_i2c_m_sync_transfer+0x248>
			if (msg->len == 0) {
    3ac8:	686b      	ldr	r3, [r5, #4]
    3aca:	b94b      	cbnz	r3, 3ae0 <_i2c_m_sync_transfer+0x1bc>
				if (msg->flags & I2C_M_STOP) {
    3acc:	886b      	ldrh	r3, [r5, #2]
    3ace:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3ad2:	d156      	bne.n	3b82 <_i2c_m_sync_transfer+0x25e>
				msg->flags &= ~I2C_M_BUSY;
    3ad4:	886b      	ldrh	r3, [r5, #2]
    3ad6:	b29b      	uxth	r3, r3
    3ad8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3adc:	b29b      	uxth	r3, r3
    3ade:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    3ae0:	68aa      	ldr	r2, [r5, #8]
    3ae2:	1c53      	adds	r3, r2, #1
    3ae4:	60ab      	str	r3, [r5, #8]
    3ae6:	69e3      	ldr	r3, [r4, #28]
    3ae8:	f013 0f04 	tst.w	r3, #4
    3aec:	d1fb      	bne.n	3ae6 <_i2c_m_sync_transfer+0x1c2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    3aee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3af0:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3af2:	2302      	movs	r3, #2
    3af4:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    3af6:	2000      	movs	r0, #0
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    3af8:	4603      	mov	r3, r0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    3afa:	886a      	ldrh	r2, [r5, #2]
    3afc:	f412 7f80 	tst.w	r2, #256	; 0x100
    3b00:	d05a      	beq.n	3bb8 <_i2c_m_sync_transfer+0x294>
	void *   hw      = i2c_dev->hw;
    3b02:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    3b04:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    3b08:	7e03      	ldrb	r3, [r0, #24]
    3b0a:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    3b0c:	461f      	mov	r7, r3
		if (timeout-- == 0) {
    3b0e:	1e51      	subs	r1, r2, #1
    3b10:	2a00      	cmp	r2, #0
    3b12:	f43f af4a 	beq.w	39aa <_i2c_m_sync_transfer+0x86>
    3b16:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3b18:	f013 0f03 	tst.w	r3, #3
    3b1c:	d0f4      	beq.n	3b08 <_i2c_m_sync_transfer+0x1e4>
	return I2C_OK;
    3b1e:	2000      	movs	r0, #0
		if (ret) {
    3b20:	2800      	cmp	r0, #0
    3b22:	f47f af45 	bne.w	39b0 <_i2c_m_sync_transfer+0x8c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    3b26:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3b28:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3b2c:	69e3      	ldr	r3, [r4, #28]
    3b2e:	f013 0f04 	tst.w	r3, #4
    3b32:	d1fb      	bne.n	3b2c <_i2c_m_sync_transfer+0x208>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    3b34:	8b63      	ldrh	r3, [r4, #26]
    3b36:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3b38:	f017 0f01 	tst.w	r7, #1
    3b3c:	d0b3      	beq.n	3aa6 <_i2c_m_sync_transfer+0x182>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3b3e:	f013 0f02 	tst.w	r3, #2
    3b42:	f43f af4a 	beq.w	39da <_i2c_m_sync_transfer+0xb6>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3b46:	2201      	movs	r2, #1
    3b48:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    3b4a:	886a      	ldrh	r2, [r5, #2]
    3b4c:	b292      	uxth	r2, r2
    3b4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3b52:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3b54:	886a      	ldrh	r2, [r5, #2]
    3b56:	b292      	uxth	r2, r2
    3b58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3b5c:	b292      	uxth	r2, r2
    3b5e:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3b60:	f013 0f01 	tst.w	r3, #1
    3b64:	d023      	beq.n	3bae <_i2c_m_sync_transfer+0x28a>
				return I2C_ERR_BUS;
    3b66:	f06f 0004 	mvn.w	r0, #4
    3b6a:	e7c5      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3b6c:	2a00      	cmp	r2, #0
    3b6e:	d0ab      	beq.n	3ac8 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3b70:	6863      	ldr	r3, [r4, #4]
    3b72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3b76:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3b78:	69e3      	ldr	r3, [r4, #28]
    3b7a:	f013 0f04 	tst.w	r3, #4
    3b7e:	d1fb      	bne.n	3b78 <_i2c_m_sync_transfer+0x254>
    3b80:	e7a2      	b.n	3ac8 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    3b82:	6863      	ldr	r3, [r4, #4]
    3b84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3b88:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3b8a:	69e3      	ldr	r3, [r4, #28]
    3b8c:	f013 0f04 	tst.w	r3, #4
    3b90:	d1fb      	bne.n	3b8a <_i2c_m_sync_transfer+0x266>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3b92:	6863      	ldr	r3, [r4, #4]
    3b94:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3b98:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3b9a:	69e3      	ldr	r3, [r4, #28]
    3b9c:	f013 0f04 	tst.w	r3, #4
    3ba0:	d1fb      	bne.n	3b9a <_i2c_m_sync_transfer+0x276>
    3ba2:	e797      	b.n	3ad4 <_i2c_m_sync_transfer+0x1b0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3ba4:	2302      	movs	r3, #2
    3ba6:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3ba8:	f06f 0001 	mvn.w	r0, #1
    3bac:	e7a4      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    3bae:	f06f 0003 	mvn.w	r0, #3
    3bb2:	e7a1      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
	return I2C_OK;
    3bb4:	2000      	movs	r0, #0
    3bb6:	e79f      	b.n	3af8 <_i2c_m_sync_transfer+0x1d4>
	return ret;
    3bb8:	4618      	mov	r0, r3
    3bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return I2C_ERR_BUSY;
    3bbe:	f06f 0005 	mvn.w	r0, #5
}
    3bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3bc6:	bf00      	nop
    3bc8:	000024c1 	.word	0x000024c1
    3bcc:	000034dd 	.word	0x000034dd
    3bd0:	00007d90 	.word	0x00007d90

00003bd4 <SERCOM0_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_0_Handler(void)
{
    3bd4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3bd6:	4b02      	ldr	r3, [pc, #8]	; (3be0 <SERCOM0_0_Handler+0xc>)
    3bd8:	6818      	ldr	r0, [r3, #0]
    3bda:	4b02      	ldr	r3, [pc, #8]	; (3be4 <SERCOM0_0_Handler+0x10>)
    3bdc:	4798      	blx	r3
    3bde:	bd08      	pop	{r3, pc}
    3be0:	20000638 	.word	0x20000638
    3be4:	0000319d 	.word	0x0000319d

00003be8 <SERCOM0_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_1_Handler(void)
{
    3be8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3bea:	4b02      	ldr	r3, [pc, #8]	; (3bf4 <SERCOM0_1_Handler+0xc>)
    3bec:	6818      	ldr	r0, [r3, #0]
    3bee:	4b02      	ldr	r3, [pc, #8]	; (3bf8 <SERCOM0_1_Handler+0x10>)
    3bf0:	4798      	blx	r3
    3bf2:	bd08      	pop	{r3, pc}
    3bf4:	20000638 	.word	0x20000638
    3bf8:	0000319d 	.word	0x0000319d

00003bfc <SERCOM0_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_2_Handler(void)
{
    3bfc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3bfe:	4b02      	ldr	r3, [pc, #8]	; (3c08 <SERCOM0_2_Handler+0xc>)
    3c00:	6818      	ldr	r0, [r3, #0]
    3c02:	4b02      	ldr	r3, [pc, #8]	; (3c0c <SERCOM0_2_Handler+0x10>)
    3c04:	4798      	blx	r3
    3c06:	bd08      	pop	{r3, pc}
    3c08:	20000638 	.word	0x20000638
    3c0c:	0000319d 	.word	0x0000319d

00003c10 <SERCOM0_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_3_Handler(void)
{
    3c10:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3c12:	4b02      	ldr	r3, [pc, #8]	; (3c1c <SERCOM0_3_Handler+0xc>)
    3c14:	6818      	ldr	r0, [r3, #0]
    3c16:	4b02      	ldr	r3, [pc, #8]	; (3c20 <SERCOM0_3_Handler+0x10>)
    3c18:	4798      	blx	r3
    3c1a:	bd08      	pop	{r3, pc}
    3c1c:	20000638 	.word	0x20000638
    3c20:	0000319d 	.word	0x0000319d

00003c24 <SERCOM2_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_0_Handler(void)
{
    3c24:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c26:	4b02      	ldr	r3, [pc, #8]	; (3c30 <SERCOM2_0_Handler+0xc>)
    3c28:	6858      	ldr	r0, [r3, #4]
    3c2a:	4b02      	ldr	r3, [pc, #8]	; (3c34 <SERCOM2_0_Handler+0x10>)
    3c2c:	4798      	blx	r3
    3c2e:	bd08      	pop	{r3, pc}
    3c30:	20000638 	.word	0x20000638
    3c34:	0000319d 	.word	0x0000319d

00003c38 <SERCOM2_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_1_Handler(void)
{
    3c38:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c3a:	4b02      	ldr	r3, [pc, #8]	; (3c44 <SERCOM2_1_Handler+0xc>)
    3c3c:	6858      	ldr	r0, [r3, #4]
    3c3e:	4b02      	ldr	r3, [pc, #8]	; (3c48 <SERCOM2_1_Handler+0x10>)
    3c40:	4798      	blx	r3
    3c42:	bd08      	pop	{r3, pc}
    3c44:	20000638 	.word	0x20000638
    3c48:	0000319d 	.word	0x0000319d

00003c4c <SERCOM2_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_2_Handler(void)
{
    3c4c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c4e:	4b02      	ldr	r3, [pc, #8]	; (3c58 <SERCOM2_2_Handler+0xc>)
    3c50:	6858      	ldr	r0, [r3, #4]
    3c52:	4b02      	ldr	r3, [pc, #8]	; (3c5c <SERCOM2_2_Handler+0x10>)
    3c54:	4798      	blx	r3
    3c56:	bd08      	pop	{r3, pc}
    3c58:	20000638 	.word	0x20000638
    3c5c:	0000319d 	.word	0x0000319d

00003c60 <SERCOM2_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_3_Handler(void)
{
    3c60:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c62:	4b02      	ldr	r3, [pc, #8]	; (3c6c <SERCOM2_3_Handler+0xc>)
    3c64:	6858      	ldr	r0, [r3, #4]
    3c66:	4b02      	ldr	r3, [pc, #8]	; (3c70 <SERCOM2_3_Handler+0x10>)
    3c68:	4798      	blx	r3
    3c6a:	bd08      	pop	{r3, pc}
    3c6c:	20000638 	.word	0x20000638
    3c70:	0000319d 	.word	0x0000319d

00003c74 <_spi_m_sync_init>:
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    3c74:	b570      	push	{r4, r5, r6, lr}
    3c76:	4606      	mov	r6, r0
    3c78:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    3c7a:	4608      	mov	r0, r1
    3c7c:	4b58      	ldr	r3, [pc, #352]	; (3de0 <_spi_m_sync_init+0x16c>)
    3c7e:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3c80:	2300      	movs	r3, #0
    3c82:	2b00      	cmp	r3, #0
    3c84:	d068      	beq.n	3d58 <_spi_m_sync_init+0xe4>
	return NULL;
    3c86:	2500      	movs	r5, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    3c88:	2e00      	cmp	r6, #0
    3c8a:	d071      	beq.n	3d70 <_spi_m_sync_init+0xfc>
    3c8c:	2c00      	cmp	r4, #0
    3c8e:	d06d      	beq.n	3d6c <_spi_m_sync_init+0xf8>
    3c90:	2001      	movs	r0, #1
    3c92:	f640 12a7 	movw	r2, #2471	; 0x9a7
    3c96:	4953      	ldr	r1, [pc, #332]	; (3de4 <_spi_m_sync_init+0x170>)
    3c98:	4b53      	ldr	r3, [pc, #332]	; (3de8 <_spi_m_sync_init+0x174>)
    3c9a:	4798      	blx	r3

	if (regs == NULL) {
    3c9c:	2d00      	cmp	r5, #0
    3c9e:	f000 809c 	beq.w	3dda <_spi_m_sync_init+0x166>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3ca2:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3ca4:	f013 0f01 	tst.w	r3, #1
    3ca8:	d11d      	bne.n	3ce6 <_spi_m_sync_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    3caa:	682b      	ldr	r3, [r5, #0]
    3cac:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3cb0:	69e3      	ldr	r3, [r4, #28]
    3cb2:	f013 0f03 	tst.w	r3, #3
    3cb6:	d1fb      	bne.n	3cb0 <_spi_m_sync_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3cb8:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    3cba:	f013 0f02 	tst.w	r3, #2
    3cbe:	d00b      	beq.n	3cd8 <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3cc0:	6823      	ldr	r3, [r4, #0]
    3cc2:	f023 0302 	bic.w	r3, r3, #2
    3cc6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3cc8:	69e3      	ldr	r3, [r4, #28]
    3cca:	f013 0f03 	tst.w	r3, #3
    3cce:	d1fb      	bne.n	3cc8 <_spi_m_sync_init+0x54>
    3cd0:	69e3      	ldr	r3, [r4, #28]
    3cd2:	f013 0f02 	tst.w	r3, #2
    3cd6:	d1fb      	bne.n	3cd0 <_spi_m_sync_init+0x5c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    3cd8:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3cdc:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3cde:	69e3      	ldr	r3, [r4, #28]
    3ce0:	f013 0f03 	tst.w	r3, #3
    3ce4:	d1fb      	bne.n	3cde <_spi_m_sync_init+0x6a>
    3ce6:	69e3      	ldr	r3, [r4, #28]
    3ce8:	f013 0f01 	tst.w	r3, #1
    3cec:	d1fb      	bne.n	3ce6 <_spi_m_sync_init+0x72>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    3cee:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    3cf0:	682b      	ldr	r3, [r5, #0]
    3cf2:	f003 031c 	and.w	r3, r3, #28
    3cf6:	2b08      	cmp	r3, #8
    3cf8:	d03c      	beq.n	3d74 <_spi_m_sync_init+0x100>
	ASSERT(hw && regs);
    3cfa:	2c00      	cmp	r4, #0
    3cfc:	d069      	beq.n	3dd2 <_spi_m_sync_init+0x15e>
    3cfe:	2d00      	cmp	r5, #0
    3d00:	d065      	beq.n	3dce <_spi_m_sync_init+0x15a>
    3d02:	2001      	movs	r0, #1
    3d04:	f640 1237 	movw	r2, #2359	; 0x937
    3d08:	4936      	ldr	r1, [pc, #216]	; (3de4 <_spi_m_sync_init+0x170>)
    3d0a:	4b37      	ldr	r3, [pc, #220]	; (3de8 <_spi_m_sync_init+0x174>)
    3d0c:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3d0e:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3d10:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3d14:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3d18:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d1a:	69e3      	ldr	r3, [r4, #28]
    3d1c:	f013 0f03 	tst.w	r3, #3
    3d20:	d1fb      	bne.n	3d1a <_spi_m_sync_init+0xa6>
	    (regs->ctrlb
    3d22:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    3d24:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    3d28:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    3d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3d30:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d32:	69e3      	ldr	r3, [r4, #28]
    3d34:	f013 0f17 	tst.w	r3, #23
    3d38:	d1fb      	bne.n	3d32 <_spi_m_sync_init+0xbe>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    3d3a:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    3d3c:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3d3e:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3d40:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3d44:	686b      	ldr	r3, [r5, #4]
    3d46:	f013 0f07 	tst.w	r3, #7
    3d4a:	d144      	bne.n	3dd6 <_spi_m_sync_init+0x162>
    3d4c:	2301      	movs	r3, #1
    3d4e:	7133      	strb	r3, [r6, #4]

	dev->dummy_byte = regs->dummy_byte;
    3d50:	89eb      	ldrh	r3, [r5, #14]
    3d52:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    3d54:	2000      	movs	r0, #0
    3d56:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    3d58:	2804      	cmp	r0, #4
    3d5a:	d002      	beq.n	3d62 <_spi_m_sync_init+0xee>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3d5c:	3301      	adds	r3, #1
    3d5e:	b2db      	uxtb	r3, r3
    3d60:	e78f      	b.n	3c82 <_spi_m_sync_init+0xe>
			return &sercomspi_regs[i];
    3d62:	eb03 1503 	add.w	r5, r3, r3, lsl #4
    3d66:	4b21      	ldr	r3, [pc, #132]	; (3dec <_spi_m_sync_init+0x178>)
    3d68:	441d      	add	r5, r3
    3d6a:	e78d      	b.n	3c88 <_spi_m_sync_init+0x14>
	ASSERT(dev && hw);
    3d6c:	2000      	movs	r0, #0
    3d6e:	e790      	b.n	3c92 <_spi_m_sync_init+0x1e>
    3d70:	2000      	movs	r0, #0
    3d72:	e78e      	b.n	3c92 <_spi_m_sync_init+0x1e>
	ASSERT(hw && regs);
    3d74:	b34c      	cbz	r4, 3dca <_spi_m_sync_init+0x156>
    3d76:	b335      	cbz	r5, 3dc6 <_spi_m_sync_init+0x152>
    3d78:	2001      	movs	r0, #1
    3d7a:	f640 124b 	movw	r2, #2379	; 0x94b
    3d7e:	4919      	ldr	r1, [pc, #100]	; (3de4 <_spi_m_sync_init+0x170>)
    3d80:	4b19      	ldr	r3, [pc, #100]	; (3de8 <_spi_m_sync_init+0x174>)
    3d82:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3d84:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3d86:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3d8a:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3d8e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d90:	69e3      	ldr	r3, [r4, #28]
    3d92:	f013 0f03 	tst.w	r3, #3
    3d96:	d1fb      	bne.n	3d90 <_spi_m_sync_init+0x11c>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    3d98:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    3d9a:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    3d9e:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    3da2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    3da6:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3daa:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3dac:	69e3      	ldr	r3, [r4, #28]
    3dae:	f013 0f17 	tst.w	r3, #23
    3db2:	d1fb      	bne.n	3dac <_spi_m_sync_init+0x138>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    3db4:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    3db6:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3db8:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3dba:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3dbe:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    3dc0:	2b00      	cmp	r3, #0
    3dc2:	d1fc      	bne.n	3dbe <_spi_m_sync_init+0x14a>
    3dc4:	e7be      	b.n	3d44 <_spi_m_sync_init+0xd0>
	ASSERT(hw && regs);
    3dc6:	2000      	movs	r0, #0
    3dc8:	e7d7      	b.n	3d7a <_spi_m_sync_init+0x106>
    3dca:	2000      	movs	r0, #0
    3dcc:	e7d5      	b.n	3d7a <_spi_m_sync_init+0x106>
	ASSERT(hw && regs);
    3dce:	2000      	movs	r0, #0
    3dd0:	e798      	b.n	3d04 <_spi_m_sync_init+0x90>
    3dd2:	2000      	movs	r0, #0
    3dd4:	e796      	b.n	3d04 <_spi_m_sync_init+0x90>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3dd6:	2302      	movs	r3, #2
    3dd8:	e7b9      	b.n	3d4e <_spi_m_sync_init+0xda>
		return ERR_INVALID_ARG;
    3dda:	f06f 000c 	mvn.w	r0, #12
}
    3dde:	bd70      	pop	{r4, r5, r6, pc}
    3de0:	0000315d 	.word	0x0000315d
    3de4:	00007d90 	.word	0x00007d90
    3de8:	000024c1 	.word	0x000024c1
    3dec:	00007d7c 	.word	0x00007d7c

00003df0 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    3df0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    3df2:	4604      	mov	r4, r0
    3df4:	b168      	cbz	r0, 3e12 <_spi_m_sync_enable+0x22>
    3df6:	6803      	ldr	r3, [r0, #0]
    3df8:	b14b      	cbz	r3, 3e0e <_spi_m_sync_enable+0x1e>
    3dfa:	2001      	movs	r0, #1
    3dfc:	f640 2206 	movw	r2, #2566	; 0xa06
    3e00:	4905      	ldr	r1, [pc, #20]	; (3e18 <_spi_m_sync_enable+0x28>)
    3e02:	4b06      	ldr	r3, [pc, #24]	; (3e1c <_spi_m_sync_enable+0x2c>)
    3e04:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    3e06:	6820      	ldr	r0, [r4, #0]
    3e08:	4b05      	ldr	r3, [pc, #20]	; (3e20 <_spi_m_sync_enable+0x30>)
    3e0a:	4798      	blx	r3
}
    3e0c:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    3e0e:	2000      	movs	r0, #0
    3e10:	e7f4      	b.n	3dfc <_spi_m_sync_enable+0xc>
    3e12:	2000      	movs	r0, #0
    3e14:	e7f2      	b.n	3dfc <_spi_m_sync_enable+0xc>
    3e16:	bf00      	nop
    3e18:	00007d90 	.word	0x00007d90
    3e1c:	000024c1 	.word	0x000024c1
    3e20:	0000324d 	.word	0x0000324d

00003e24 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    3e24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e26:	b087      	sub	sp, #28
    3e28:	4607      	mov	r7, r0
    3e2a:	460d      	mov	r5, r1
	void *                 hw   = dev->prvt;
    3e2c:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    3e2e:	680b      	ldr	r3, [r1, #0]
    3e30:	9301      	str	r3, [sp, #4]
    3e32:	684b      	ldr	r3, [r1, #4]
    3e34:	9302      	str	r3, [sp, #8]
    3e36:	2300      	movs	r3, #0
    3e38:	9303      	str	r3, [sp, #12]
    3e3a:	9304      	str	r3, [sp, #16]
    3e3c:	7906      	ldrb	r6, [r0, #4]

	ASSERT(dev && hw);
    3e3e:	b1b8      	cbz	r0, 3e70 <_spi_m_sync_trans+0x4c>
    3e40:	b1a4      	cbz	r4, 3e6c <_spi_m_sync_trans+0x48>
    3e42:	2001      	movs	r0, #1
    3e44:	f640 320b 	movw	r2, #2827	; 0xb0b
    3e48:	4934      	ldr	r1, [pc, #208]	; (3f1c <_spi_m_sync_trans+0xf8>)
    3e4a:	4b35      	ldr	r3, [pc, #212]	; (3f20 <_spi_m_sync_trans+0xfc>)
    3e4c:	4798      	blx	r3
    3e4e:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    3e50:	f013 0f07 	tst.w	r3, #7
    3e54:	d15f      	bne.n	3f16 <_spi_m_sync_trans+0xf2>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3e56:	69e3      	ldr	r3, [r4, #28]
    3e58:	f013 0f03 	tst.w	r3, #3
    3e5c:	d1fb      	bne.n	3e56 <_spi_m_sync_trans+0x32>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3e5e:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    3e60:	f013 0f02 	tst.w	r3, #2
    3e64:	d11e      	bne.n	3ea4 <_spi_m_sync_trans+0x80>
		return ERR_NOT_INITIALIZED;
    3e66:	f06f 0013 	mvn.w	r0, #19
    3e6a:	e052      	b.n	3f12 <_spi_m_sync_trans+0xee>
	ASSERT(dev && hw);
    3e6c:	4618      	mov	r0, r3
    3e6e:	e7e9      	b.n	3e44 <_spi_m_sync_trans+0x20>
    3e70:	2000      	movs	r0, #0
    3e72:	e7e7      	b.n	3e44 <_spi_m_sync_trans+0x20>
		return false;
    3e74:	2200      	movs	r2, #0
    3e76:	e02b      	b.n	3ed0 <_spi_m_sync_trans+0xac>
			data |= (*ctrl->txbuf) << 8;
    3e78:	f891 e001 	ldrb.w	lr, [r1, #1]
    3e7c:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
			ctrl->txbuf++;
    3e80:	3102      	adds	r1, #2
    3e82:	9101      	str	r1, [sp, #4]
	ctrl->txcnt++;
    3e84:	3201      	adds	r2, #1
    3e86:	9203      	str	r2, [sp, #12]
	((Sercom *)hw)->SPI.DATA.reg = data;
    3e88:	62a0      	str	r0, [r4, #40]	; 0x28
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    3e8a:	f013 0f80 	tst.w	r3, #128	; 0x80
    3e8e:	d132      	bne.n	3ef6 <_spi_m_sync_trans+0xd2>
	return ERR_NONE;
    3e90:	2000      	movs	r0, #0
			}
		}

		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
    3e92:	2800      	cmp	r0, #0
    3e94:	db37      	blt.n	3f06 <_spi_m_sync_trans+0xe2>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    3e96:	9803      	ldr	r0, [sp, #12]
    3e98:	68ab      	ldr	r3, [r5, #8]
    3e9a:	4298      	cmp	r0, r3
    3e9c:	d302      	bcc.n	3ea4 <_spi_m_sync_trans+0x80>
    3e9e:	9a04      	ldr	r2, [sp, #16]
    3ea0:	4293      	cmp	r3, r2
    3ea2:	d930      	bls.n	3f06 <_spi_m_sync_trans+0xe2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    3ea4:	7e23      	ldrb	r3, [r4, #24]
    3ea6:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    3ea8:	f013 0f04 	tst.w	r3, #4
    3eac:	d0e2      	beq.n	3e74 <_spi_m_sync_trans+0x50>
	return ((Sercom *)hw)->SPI.DATA.reg;
    3eae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    3eb0:	9a02      	ldr	r2, [sp, #8]
    3eb2:	b14a      	cbz	r2, 3ec8 <_spi_m_sync_trans+0xa4>
		*ctrl->rxbuf++ = (uint8_t)data;
    3eb4:	1c50      	adds	r0, r2, #1
    3eb6:	9002      	str	r0, [sp, #8]
    3eb8:	7011      	strb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
    3eba:	2e01      	cmp	r6, #1
    3ebc:	d904      	bls.n	3ec8 <_spi_m_sync_trans+0xa4>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    3ebe:	1c90      	adds	r0, r2, #2
    3ec0:	9002      	str	r0, [sp, #8]
    3ec2:	f3c1 2107 	ubfx	r1, r1, #8, #8
    3ec6:	7051      	strb	r1, [r2, #1]
	ctrl->rxcnt++;
    3ec8:	9a04      	ldr	r2, [sp, #16]
    3eca:	3201      	adds	r2, #1
    3ecc:	9204      	str	r2, [sp, #16]
	return true;
    3ece:	2201      	movs	r2, #1
		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    3ed0:	2a00      	cmp	r2, #0
    3ed2:	d1da      	bne.n	3e8a <_spi_m_sync_trans+0x66>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    3ed4:	9a03      	ldr	r2, [sp, #12]
    3ed6:	9904      	ldr	r1, [sp, #16]
    3ed8:	4291      	cmp	r1, r2
    3eda:	d3d6      	bcc.n	3e8a <_spi_m_sync_trans+0x66>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    3edc:	88f8      	ldrh	r0, [r7, #6]
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    3ede:	f013 0f01 	tst.w	r3, #1
    3ee2:	d0d2      	beq.n	3e8a <_spi_m_sync_trans+0x66>
	if (ctrl->txbuf) {
    3ee4:	9901      	ldr	r1, [sp, #4]
    3ee6:	2900      	cmp	r1, #0
    3ee8:	d0cc      	beq.n	3e84 <_spi_m_sync_trans+0x60>
		data = *ctrl->txbuf++;
    3eea:	1c48      	adds	r0, r1, #1
    3eec:	9001      	str	r0, [sp, #4]
    3eee:	7808      	ldrb	r0, [r1, #0]
		if (ctrl->char_size > 1) {
    3ef0:	2e01      	cmp	r6, #1
    3ef2:	d8c1      	bhi.n	3e78 <_spi_m_sync_trans+0x54>
    3ef4:	e7c6      	b.n	3e84 <_spi_m_sync_trans+0x60>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    3ef6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3efa:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3efc:	2380      	movs	r3, #128	; 0x80
    3efe:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    3f00:	f06f 0012 	mvn.w	r0, #18
    3f04:	e7c5      	b.n	3e92 <_spi_m_sync_trans+0x6e>
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    3f06:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    3f08:	f013 0f03 	tst.w	r3, #3
    3f0c:	d0fb      	beq.n	3f06 <_spi_m_sync_trans+0xe2>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3f0e:	2303      	movs	r3, #3
    3f10:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    3f12:	b007      	add	sp, #28
    3f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    3f16:	f06f 0003 	mvn.w	r0, #3
    3f1a:	e7fa      	b.n	3f12 <_spi_m_sync_trans+0xee>
    3f1c:	00007d90 	.word	0x00007d90
    3f20:	000024c1 	.word	0x000024c1

00003f24 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    3f24:	4b03      	ldr	r3, [pc, #12]	; (3f34 <_system_time_init+0x10>)
    3f26:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3f2a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    3f2c:	2205      	movs	r2, #5
    3f2e:	601a      	str	r2, [r3, #0]
    3f30:	4770      	bx	lr
    3f32:	bf00      	nop
    3f34:	e000e010 	.word	0xe000e010

00003f38 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    3f38:	b508      	push	{r3, lr}
	_system_time_init(hw);
    3f3a:	4b01      	ldr	r3, [pc, #4]	; (3f40 <_delay_init+0x8>)
    3f3c:	4798      	blx	r3
    3f3e:	bd08      	pop	{r3, pc}
    3f40:	00003f25 	.word	0x00003f25

00003f44 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    3f44:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    3f46:	e00d      	b.n	3f64 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
    3f48:	4b0d      	ldr	r3, [pc, #52]	; (3f80 <_delay_cycles+0x3c>)
    3f4a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
    3f4e:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3f50:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3f52:	4b0b      	ldr	r3, [pc, #44]	; (3f80 <_delay_cycles+0x3c>)
    3f54:	681b      	ldr	r3, [r3, #0]
    3f56:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3f5a:	d0fa      	beq.n	3f52 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
    3f5c:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    3f60:	3101      	adds	r1, #1
	while (n--) {
    3f62:	4610      	mov	r0, r2
    3f64:	1e43      	subs	r3, r0, #1
    3f66:	b2da      	uxtb	r2, r3
    3f68:	2800      	cmp	r0, #0
    3f6a:	d1ed      	bne.n	3f48 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    3f6c:	4b04      	ldr	r3, [pc, #16]	; (3f80 <_delay_cycles+0x3c>)
    3f6e:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3f70:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3f72:	4b03      	ldr	r3, [pc, #12]	; (3f80 <_delay_cycles+0x3c>)
    3f74:	681b      	ldr	r3, [r3, #0]
    3f76:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3f7a:	d0fa      	beq.n	3f72 <_delay_cycles+0x2e>
		;
}
    3f7c:	4770      	bx	lr
    3f7e:	bf00      	nop
    3f80:	e000e010 	.word	0xe000e010

00003f84 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3f84:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3f86:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3f88:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3f8a:	f012 0f01 	tst.w	r2, #1
    3f8e:	d100      	bne.n	3f92 <tc_interrupt_handler+0xe>
    3f90:	bd08      	pop	{r3, pc}
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    3f92:	2201      	movs	r2, #1
    3f94:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    3f96:	6803      	ldr	r3, [r0, #0]
    3f98:	4798      	blx	r3
	}
}
    3f9a:	e7f9      	b.n	3f90 <tc_interrupt_handler+0xc>

00003f9c <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    3f9c:	4b03      	ldr	r3, [pc, #12]	; (3fac <_tc_init_irq_param+0x10>)
    3f9e:	4298      	cmp	r0, r3
    3fa0:	d000      	beq.n	3fa4 <_tc_init_irq_param+0x8>
    3fa2:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
    3fa4:	4b02      	ldr	r3, [pc, #8]	; (3fb0 <_tc_init_irq_param+0x14>)
    3fa6:	6019      	str	r1, [r3, #0]
	}
}
    3fa8:	e7fb      	b.n	3fa2 <_tc_init_irq_param+0x6>
    3faa:	bf00      	nop
    3fac:	40003800 	.word	0x40003800
    3fb0:	20000640 	.word	0x20000640

00003fb4 <get_tc_index>:
{
    3fb4:	b570      	push	{r4, r5, r6, lr}
    3fb6:	b086      	sub	sp, #24
    3fb8:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3fba:	466c      	mov	r4, sp
    3fbc:	4d17      	ldr	r5, [pc, #92]	; (401c <get_tc_index+0x68>)
    3fbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3fc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3fc2:	e895 0003 	ldmia.w	r5, {r0, r1}
    3fc6:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3fca:	2300      	movs	r3, #0
    3fcc:	2b05      	cmp	r3, #5
    3fce:	d80a      	bhi.n	3fe6 <get_tc_index+0x32>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    3fd0:	aa06      	add	r2, sp, #24
    3fd2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    3fd6:	f852 2c18 	ldr.w	r2, [r2, #-24]
    3fda:	42b2      	cmp	r2, r6
    3fdc:	d001      	beq.n	3fe2 <get_tc_index+0x2e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3fde:	3301      	adds	r3, #1
    3fe0:	e7f4      	b.n	3fcc <get_tc_index+0x18>
			return i;
    3fe2:	b2db      	uxtb	r3, r3
    3fe4:	e000      	b.n	3fe8 <get_tc_index+0x34>
		}
	}
	return 0;
    3fe6:	2300      	movs	r3, #0
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3fe8:	2200      	movs	r2, #0
    3fea:	b14a      	cbz	r2, 4000 <get_tc_index+0x4c>
	ASSERT(false);
    3fec:	f44f 729e 	mov.w	r2, #316	; 0x13c
    3ff0:	490b      	ldr	r1, [pc, #44]	; (4020 <get_tc_index+0x6c>)
    3ff2:	2000      	movs	r0, #0
    3ff4:	4b0b      	ldr	r3, [pc, #44]	; (4024 <get_tc_index+0x70>)
    3ff6:	4798      	blx	r3
	return -1;
    3ff8:	f04f 30ff 	mov.w	r0, #4294967295
}
    3ffc:	b006      	add	sp, #24
    3ffe:	bd70      	pop	{r4, r5, r6, pc}
		if (_tcs[i].number == index) {
    4000:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    4004:	0088      	lsls	r0, r1, #2
    4006:	4905      	ldr	r1, [pc, #20]	; (401c <get_tc_index+0x68>)
    4008:	4401      	add	r1, r0
    400a:	7e09      	ldrb	r1, [r1, #24]
    400c:	4299      	cmp	r1, r3
    400e:	d002      	beq.n	4016 <get_tc_index+0x62>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    4010:	3201      	adds	r2, #1
    4012:	b2d2      	uxtb	r2, r2
    4014:	e7e9      	b.n	3fea <get_tc_index+0x36>
			return i;
    4016:	b250      	sxtb	r0, r2
    4018:	e7f0      	b.n	3ffc <get_tc_index+0x48>
    401a:	bf00      	nop
    401c:	00007dac 	.word	0x00007dac
    4020:	00007dd8 	.word	0x00007dd8
    4024:	000024c1 	.word	0x000024c1

00004028 <_timer_init>:
{
    4028:	b570      	push	{r4, r5, r6, lr}
    402a:	4606      	mov	r6, r0
    402c:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    402e:	4608      	mov	r0, r1
    4030:	4b66      	ldr	r3, [pc, #408]	; (41cc <_timer_init+0x1a4>)
    4032:	4798      	blx	r3
    4034:	4605      	mov	r5, r0
	device->hw = hw;
    4036:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    4038:	228d      	movs	r2, #141	; 0x8d
    403a:	4965      	ldr	r1, [pc, #404]	; (41d0 <_timer_init+0x1a8>)
    403c:	2001      	movs	r0, #1
    403e:	4b65      	ldr	r3, [pc, #404]	; (41d4 <_timer_init+0x1ac>)
    4040:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    4042:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    4044:	f013 0f01 	tst.w	r3, #1
    4048:	d119      	bne.n	407e <_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    404a:	6923      	ldr	r3, [r4, #16]
    404c:	f013 0f03 	tst.w	r3, #3
    4050:	d1fb      	bne.n	404a <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    4052:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    4054:	f013 0f02 	tst.w	r3, #2
    4058:	d00b      	beq.n	4072 <_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    405a:	6823      	ldr	r3, [r4, #0]
    405c:	f023 0302 	bic.w	r3, r3, #2
    4060:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4062:	6923      	ldr	r3, [r4, #16]
    4064:	f013 0f03 	tst.w	r3, #3
    4068:	d1fb      	bne.n	4062 <_timer_init+0x3a>
    406a:	6923      	ldr	r3, [r4, #16]
    406c:	f013 0f02 	tst.w	r3, #2
    4070:	d1fb      	bne.n	406a <_timer_init+0x42>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    4072:	2301      	movs	r3, #1
    4074:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4076:	6923      	ldr	r3, [r4, #16]
    4078:	f013 0f03 	tst.w	r3, #3
    407c:	d1fb      	bne.n	4076 <_timer_init+0x4e>
    407e:	6923      	ldr	r3, [r4, #16]
    4080:	f013 0f01 	tst.w	r3, #1
    4084:	d1fb      	bne.n	407e <_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    4086:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    408a:	009a      	lsls	r2, r3, #2
    408c:	4b52      	ldr	r3, [pc, #328]	; (41d8 <_timer_init+0x1b0>)
    408e:	4413      	add	r3, r2
    4090:	69db      	ldr	r3, [r3, #28]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    4092:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4094:	6923      	ldr	r3, [r4, #16]
    4096:	f013 0f03 	tst.w	r3, #3
    409a:	d1fb      	bne.n	4094 <_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    409c:	00aa      	lsls	r2, r5, #2
    409e:	442a      	add	r2, r5
    40a0:	0091      	lsls	r1, r2, #2
    40a2:	4b4d      	ldr	r3, [pc, #308]	; (41d8 <_timer_init+0x1b0>)
    40a4:	440b      	add	r3, r1
    40a6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    40aa:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    40ac:	8c1a      	ldrh	r2, [r3, #32]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    40ae:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    40b0:	2201      	movs	r2, #1
    40b2:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    40b4:	69db      	ldr	r3, [r3, #28]
    40b6:	f003 030c 	and.w	r3, r3, #12
    40ba:	2b08      	cmp	r3, #8
    40bc:	d056      	beq.n	416c <_timer_init+0x144>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    40be:	2b00      	cmp	r3, #0
    40c0:	d163      	bne.n	418a <_timer_init+0x162>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    40c2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    40c6:	009a      	lsls	r2, r3, #2
    40c8:	4b43      	ldr	r3, [pc, #268]	; (41d8 <_timer_init+0x1b0>)
    40ca:	4413      	add	r3, r2
    40cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    40ce:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40d0:	6923      	ldr	r3, [r4, #16]
    40d2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    40d6:	d1fb      	bne.n	40d0 <_timer_init+0xa8>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    40d8:	2300      	movs	r3, #0
    40da:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40dc:	6923      	ldr	r3, [r4, #16]
    40de:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    40e2:	d1fb      	bne.n	40dc <_timer_init+0xb4>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    40e4:	2301      	movs	r3, #1
    40e6:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    40e8:	4631      	mov	r1, r6
    40ea:	4620      	mov	r0, r4
    40ec:	4b3b      	ldr	r3, [pc, #236]	; (41dc <_timer_init+0x1b4>)
    40ee:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    40f0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    40f4:	009a      	lsls	r2, r3, #2
    40f6:	4b38      	ldr	r3, [pc, #224]	; (41d8 <_timer_init+0x1b0>)
    40f8:	4413      	add	r3, r2
    40fa:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    40fe:	2b00      	cmp	r3, #0
    4100:	db0d      	blt.n	411e <_timer_init+0xf6>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4102:	095a      	lsrs	r2, r3, #5
    4104:	f003 031f 	and.w	r3, r3, #31
    4108:	2101      	movs	r1, #1
    410a:	fa01 f303 	lsl.w	r3, r1, r3
    410e:	3220      	adds	r2, #32
    4110:	4933      	ldr	r1, [pc, #204]	; (41e0 <_timer_init+0x1b8>)
    4112:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    4116:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    411a:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    411e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4122:	009a      	lsls	r2, r3, #2
    4124:	4b2c      	ldr	r3, [pc, #176]	; (41d8 <_timer_init+0x1b0>)
    4126:	4413      	add	r3, r2
    4128:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    412c:	2b00      	cmp	r3, #0
    412e:	db09      	blt.n	4144 <_timer_init+0x11c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4130:	095a      	lsrs	r2, r3, #5
    4132:	f003 031f 	and.w	r3, r3, #31
    4136:	2101      	movs	r1, #1
    4138:	fa01 f303 	lsl.w	r3, r1, r3
    413c:	3260      	adds	r2, #96	; 0x60
    413e:	4928      	ldr	r1, [pc, #160]	; (41e0 <_timer_init+0x1b8>)
    4140:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    4144:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4148:	00aa      	lsls	r2, r5, #2
    414a:	4b23      	ldr	r3, [pc, #140]	; (41d8 <_timer_init+0x1b0>)
    414c:	4413      	add	r3, r2
    414e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    4152:	2b00      	cmp	r3, #0
    4154:	db08      	blt.n	4168 <_timer_init+0x140>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4156:	0959      	lsrs	r1, r3, #5
    4158:	f003 031f 	and.w	r3, r3, #31
    415c:	2201      	movs	r2, #1
    415e:	fa02 f303 	lsl.w	r3, r2, r3
    4162:	4a1f      	ldr	r2, [pc, #124]	; (41e0 <_timer_init+0x1b8>)
    4164:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    4168:	2000      	movs	r0, #0
    416a:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    416c:	4b1a      	ldr	r3, [pc, #104]	; (41d8 <_timer_init+0x1b0>)
    416e:	440b      	add	r3, r1
    4170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    4172:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4174:	6923      	ldr	r3, [r4, #16]
    4176:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    417a:	d1fb      	bne.n	4174 <_timer_init+0x14c>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    417c:	2300      	movs	r3, #0
    417e:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4180:	6923      	ldr	r3, [r4, #16]
    4182:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4186:	d1fb      	bne.n	4180 <_timer_init+0x158>
    4188:	e7ac      	b.n	40e4 <_timer_init+0xbc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    418a:	2b04      	cmp	r3, #4
    418c:	d1aa      	bne.n	40e4 <_timer_init+0xbc>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    418e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4192:	009a      	lsls	r2, r3, #2
    4194:	4b10      	ldr	r3, [pc, #64]	; (41d8 <_timer_init+0x1b0>)
    4196:	4413      	add	r3, r2
    4198:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    419c:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    419e:	6923      	ldr	r3, [r4, #16]
    41a0:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    41a4:	d1fb      	bne.n	419e <_timer_init+0x176>
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    41a6:	2300      	movs	r3, #0
    41a8:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    41aa:	6923      	ldr	r3, [r4, #16]
    41ac:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    41b0:	d1fb      	bne.n	41aa <_timer_init+0x182>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    41b2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    41b6:	009a      	lsls	r2, r3, #2
    41b8:	4b07      	ldr	r3, [pc, #28]	; (41d8 <_timer_init+0x1b0>)
    41ba:	4413      	add	r3, r2
    41bc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
	((Tc *)hw)->COUNT8.PER.reg = data;
    41c0:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    41c2:	6923      	ldr	r3, [r4, #16]
    41c4:	f013 0f20 	tst.w	r3, #32
    41c8:	d1fb      	bne.n	41c2 <_timer_init+0x19a>
    41ca:	e78b      	b.n	40e4 <_timer_init+0xbc>
    41cc:	00003fb5 	.word	0x00003fb5
    41d0:	00007dd8 	.word	0x00007dd8
    41d4:	000024c1 	.word	0x000024c1
    41d8:	00007dac 	.word	0x00007dac
    41dc:	00003f9d 	.word	0x00003f9d
    41e0:	e000e100 	.word	0xe000e100

000041e4 <_tc_get_timer>:
}
    41e4:	2000      	movs	r0, #0
    41e6:	4770      	bx	lr

000041e8 <TC0_Handler>:
{
    41e8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    41ea:	4b02      	ldr	r3, [pc, #8]	; (41f4 <TC0_Handler+0xc>)
    41ec:	6818      	ldr	r0, [r3, #0]
    41ee:	4b02      	ldr	r3, [pc, #8]	; (41f8 <TC0_Handler+0x10>)
    41f0:	4798      	blx	r3
    41f2:	bd08      	pop	{r3, pc}
    41f4:	20000640 	.word	0x20000640
    41f8:	00003f85 	.word	0x00003f85

000041fc <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    41fc:	2000      	movs	r0, #0
    41fe:	4770      	bx	lr

00004200 <_usb_load_calib>:
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS 42
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *    hw = USB;
	uint32_t pad_transn
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    4200:	4b14      	ldr	r3, [pc, #80]	; (4254 <_usb_load_calib+0x54>)
    4202:	681a      	ldr	r2, [r3, #0]
	      & ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp
    4204:	f3c2 1344 	ubfx	r3, r2, #5, #5
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSP_POS / 32)) >> (NVM_USB_PAD_TRANSP_POS % 32))
	      & ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    4208:	f3c2 2182 	ubfx	r1, r2, #10, #3
	                    & ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);
	if (pad_transn == 0 || pad_transn == 0x1F) {
    420c:	f012 021f 	ands.w	r2, r2, #31
    4210:	d003      	beq.n	421a <_usb_load_calib+0x1a>
    4212:	2a1f      	cmp	r2, #31
    4214:	d102      	bne.n	421c <_usb_load_calib+0x1c>
		pad_transn = 9;
    4216:	2209      	movs	r2, #9
    4218:	e000      	b.n	421c <_usb_load_calib+0x1c>
    421a:	2209      	movs	r2, #9
	}
	if (pad_transp == 0 || pad_transp == 0x1F) {
    421c:	b11b      	cbz	r3, 4226 <_usb_load_calib+0x26>
    421e:	2b1f      	cmp	r3, #31
    4220:	d102      	bne.n	4228 <_usb_load_calib+0x28>
		pad_transp = 25;
    4222:	2319      	movs	r3, #25
    4224:	e000      	b.n	4228 <_usb_load_calib+0x28>
    4226:	2319      	movs	r3, #25
	}
	if (pad_trim == 0 || pad_trim == 0x7) {
    4228:	b119      	cbz	r1, 4232 <_usb_load_calib+0x32>
    422a:	2907      	cmp	r1, #7
    422c:	d102      	bne.n	4234 <_usb_load_calib+0x34>
		pad_trim = 6;
    422e:	2106      	movs	r1, #6
    4230:	e000      	b.n	4234 <_usb_load_calib+0x34>
    4232:	2106      	movs	r1, #6
	}

	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    4234:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    4238:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    423c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4240:	8513      	strh	r3, [r2, #40]	; 0x28

	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    4242:	78d3      	ldrb	r3, [r2, #3]
    4244:	f043 0303 	orr.w	r3, r3, #3
    4248:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    424a:	78d3      	ldrb	r3, [r2, #3]
    424c:	f043 030c 	orr.w	r3, r3, #12
    4250:	70d3      	strb	r3, [r2, #3]
    4252:	4770      	bx	lr
    4254:	00800084 	.word	0x00800084

00004258 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    4258:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    425a:	7c83      	ldrb	r3, [r0, #18]
    425c:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4260:	7cc2      	ldrb	r2, [r0, #19]
    4262:	f002 0107 	and.w	r1, r2, #7

	if (!is_ctrl) {
    4266:	2901      	cmp	r1, #1
    4268:	d00c      	beq.n	4284 <_usb_d_dev_handle_setup+0x2c>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    426a:	f103 0208 	add.w	r2, r3, #8
    426e:	0152      	lsls	r2, r2, #5
    4270:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4274:	2110      	movs	r1, #16
    4276:	71d1      	strb	r1, [r2, #7]
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    4278:	015b      	lsls	r3, r3, #5
    427a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    427e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    4282:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    4284:	f012 0f40 	tst.w	r2, #64	; 0x40
    4288:	d00c      	beq.n	42a4 <_usb_d_dev_handle_setup+0x4c>
		ept->flags.bits.is_busy = 0;
    428a:	7cc2      	ldrb	r2, [r0, #19]
    428c:	f36f 1286 	bfc	r2, #6, #1
    4290:	74c2      	strb	r2, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4292:	f103 0208 	add.w	r2, r3, #8
    4296:	0152      	lsls	r2, r2, #5
    4298:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    429c:	2180      	movs	r1, #128	; 0x80
    429e:	7111      	strb	r1, [r2, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    42a0:	2140      	movs	r1, #64	; 0x40
    42a2:	7151      	strb	r1, [r2, #5]

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    42a4:	7cc2      	ldrb	r2, [r0, #19]
    42a6:	f36f 02c3 	bfc	r2, #3, #1
    42aa:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    42ac:	4909      	ldr	r1, [pc, #36]	; (42d4 <_usb_d_dev_handle_setup+0x7c>)
    42ae:	015a      	lsls	r2, r3, #5
    42b0:	188c      	adds	r4, r1, r2
    42b2:	2500      	movs	r5, #0
    42b4:	72a5      	strb	r5, [r4, #10]
    42b6:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    42b8:	3308      	adds	r3, #8
    42ba:	015b      	lsls	r3, r3, #5
    42bc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    42c0:	246f      	movs	r4, #111	; 0x6f
    42c2:	71dc      	strb	r4, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    42c4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    42c8:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    42cc:	6e8b      	ldr	r3, [r1, #104]	; 0x68
    42ce:	7c80      	ldrb	r0, [r0, #18]
    42d0:	4798      	blx	r3
    42d2:	bd38      	pop	{r3, r4, r5, pc}
    42d4:	20000644 	.word	0x20000644

000042d8 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    42d8:	b508      	push	{r3, lr}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    42da:	7c83      	ldrb	r3, [r0, #18]
    42dc:	f003 030f 	and.w	r3, r3, #15
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    42e0:	2220      	movs	r2, #32
    42e2:	fa02 f101 	lsl.w	r1, r2, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    42e6:	b2c9      	uxtb	r1, r1
    42e8:	015b      	lsls	r3, r3, #5
    42ea:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    42ee:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    42f2:	4b03      	ldr	r3, [pc, #12]	; (4300 <_usb_d_dev_handle_stall+0x28>)
    42f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    42f6:	6882      	ldr	r2, [r0, #8]
    42f8:	2101      	movs	r1, #1
    42fa:	7c80      	ldrb	r0, [r0, #18]
    42fc:	4798      	blx	r3
    42fe:	bd08      	pop	{r3, pc}
    4300:	20000644 	.word	0x20000644

00004304 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    4304:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    4306:	7c84      	ldrb	r4, [r0, #18]
    4308:	2cff      	cmp	r4, #255	; 0xff
    430a:	d003      	beq.n	4314 <_usb_d_dev_trans_done+0x10>
    430c:	7cc3      	ldrb	r3, [r0, #19]
    430e:	f013 0f40 	tst.w	r3, #64	; 0x40
    4312:	d100      	bne.n	4316 <_usb_d_dev_trans_done+0x12>
    4314:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    4316:	7cc2      	ldrb	r2, [r0, #19]
    4318:	f36f 1286 	bfc	r2, #6, #1
    431c:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    431e:	4a03      	ldr	r2, [pc, #12]	; (432c <_usb_d_dev_trans_done+0x28>)
    4320:	6f15      	ldr	r5, [r2, #112]	; 0x70
    4322:	6882      	ldr	r2, [r0, #8]
    4324:	4620      	mov	r0, r4
    4326:	47a8      	blx	r5
    4328:	e7f4      	b.n	4314 <_usb_d_dev_trans_done+0x10>
    432a:	bf00      	nop
    432c:	20000644 	.word	0x20000644

00004330 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    4330:	b530      	push	{r4, r5, lr}
    4332:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4334:	7c84      	ldrb	r4, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    4336:	4d19      	ldr	r5, [pc, #100]	; (439c <_usb_d_dev_trans_stop+0x6c>)
    4338:	882d      	ldrh	r5, [r5, #0]
    433a:	f8ad 5004 	strh.w	r5, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    433e:	2cff      	cmp	r4, #255	; 0xff
    4340:	d022      	beq.n	4388 <_usb_d_dev_trans_stop+0x58>
    4342:	f004 030f 	and.w	r3, r4, #15
    4346:	7cc4      	ldrb	r4, [r0, #19]
    4348:	f014 0f40 	tst.w	r4, #64	; 0x40
    434c:	d01c      	beq.n	4388 <_usb_d_dev_trans_stop+0x58>
		return;
	}
	/* Stop transfer */
	if (dir) {
    434e:	b1e9      	cbz	r1, 438c <_usb_d_dev_trans_stop+0x5c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4350:	f103 0408 	add.w	r4, r3, #8
    4354:	0164      	lsls	r4, r4, #5
    4356:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    435a:	2580      	movs	r5, #128	; 0x80
    435c:	7125      	strb	r5, [r4, #4]
    435e:	460c      	mov	r4, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    4360:	a902      	add	r1, sp, #8
    4362:	440c      	add	r4, r1
    4364:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4368:	f103 0508 	add.w	r5, r3, #8
    436c:	016d      	lsls	r5, r5, #5
    436e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    4372:	71e9      	strb	r1, [r5, #7]
	_usbd_ep_int_dis(epn, intflags[dir]);
    4374:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4378:	015b      	lsls	r3, r3, #5
    437a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    437e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usb_d_dev_trans_done(ept, code);
    4382:	4611      	mov	r1, r2
    4384:	4b06      	ldr	r3, [pc, #24]	; (43a0 <_usb_d_dev_trans_stop+0x70>)
    4386:	4798      	blx	r3
}
    4388:	b003      	add	sp, #12
    438a:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    438c:	f103 0408 	add.w	r4, r3, #8
    4390:	0164      	lsls	r4, r4, #5
    4392:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4396:	2540      	movs	r5, #64	; 0x40
    4398:	7165      	strb	r5, [r4, #5]
    439a:	e7e0      	b.n	435e <_usb_d_dev_trans_stop+0x2e>
    439c:	00007dec 	.word	0x00007dec
    43a0:	00004305 	.word	0x00004305

000043a4 <_usb_d_dev_handle_trfail>:
{
    43a4:	b570      	push	{r4, r5, r6, lr}
    43a6:	b082      	sub	sp, #8
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    43a8:	7c83      	ldrb	r3, [r0, #18]
    43aa:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    43ae:	4a40      	ldr	r2, [pc, #256]	; (44b0 <_usb_d_dev_handle_trfail+0x10c>)
    43b0:	8892      	ldrh	r2, [r2, #4]
    43b2:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    43b6:	4a3f      	ldr	r2, [pc, #252]	; (44b4 <_usb_d_dev_handle_trfail+0x110>)
    43b8:	eb02 1243 	add.w	r2, r2, r3, lsl #5
	uint8_t            eptype
    43bc:	460c      	mov	r4, r1
    43be:	b3a9      	cbz	r1, 442c <_usb_d_dev_handle_trfail+0x88>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    43c0:	f103 0108 	add.w	r1, r3, #8
    43c4:	0149      	lsls	r1, r1, #5
    43c6:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    43ca:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    43cc:	f3c5 1502 	ubfx	r5, r5, #4, #3
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    43d0:	7cc1      	ldrb	r1, [r0, #19]
    43d2:	f001 0607 	and.w	r6, r1, #7
	st.reg = bank[bank_n].STATUS_BK.reg;
    43d6:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    43da:	7a91      	ldrb	r1, [r2, #10]
    43dc:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    43de:	2d02      	cmp	r5, #2
    43e0:	d02d      	beq.n	443e <_usb_d_dev_handle_trfail+0x9a>
	} else if (st.bit.ERRORFLOW) {
    43e2:	f011 0f02 	tst.w	r1, #2
    43e6:	d049      	beq.n	447c <_usb_d_dev_handle_trfail+0xd8>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    43e8:	7a91      	ldrb	r1, [r2, #10]
    43ea:	f36f 0141 	bfc	r1, #1, #1
    43ee:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    43f0:	aa02      	add	r2, sp, #8
    43f2:	1911      	adds	r1, r2, r4
    43f4:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    43f8:	f103 0208 	add.w	r2, r3, #8
    43fc:	0152      	lsls	r2, r2, #5
    43fe:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4402:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4404:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4408:	015b      	lsls	r3, r3, #5
    440a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    440e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    4412:	2e01      	cmp	r6, #1
    4414:	d14a      	bne.n	44ac <_usb_d_dev_handle_trfail+0x108>
    4416:	7cc3      	ldrb	r3, [r0, #19]
    4418:	f013 0f40 	tst.w	r3, #64	; 0x40
    441c:	d046      	beq.n	44ac <_usb_d_dev_handle_trfail+0x108>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    441e:	09d9      	lsrs	r1, r3, #7
    4420:	428c      	cmp	r4, r1
    4422:	d043      	beq.n	44ac <_usb_d_dev_handle_trfail+0x108>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    4424:	2200      	movs	r2, #0
    4426:	4b24      	ldr	r3, [pc, #144]	; (44b8 <_usb_d_dev_handle_trfail+0x114>)
    4428:	4798      	blx	r3
    442a:	e03f      	b.n	44ac <_usb_d_dev_handle_trfail+0x108>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    442c:	f103 0108 	add.w	r1, r3, #8
    4430:	0149      	lsls	r1, r1, #5
    4432:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    4436:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    4438:	f005 0507 	and.w	r5, r5, #7
    443c:	e7c8      	b.n	43d0 <_usb_d_dev_handle_trfail+0x2c>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    443e:	f011 0f01 	tst.w	r1, #1
    4442:	d0ce      	beq.n	43e2 <_usb_d_dev_handle_trfail+0x3e>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    4444:	7a91      	ldrb	r1, [r2, #10]
    4446:	f36f 0100 	bfc	r1, #0, #1
    444a:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    444c:	aa02      	add	r2, sp, #8
    444e:	1911      	adds	r1, r2, r4
    4450:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4454:	f103 0208 	add.w	r2, r3, #8
    4458:	0152      	lsls	r2, r2, #5
    445a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    445e:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4460:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4464:	015b      	lsls	r3, r3, #5
    4466:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    446a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    446e:	2204      	movs	r2, #4
    4470:	1c21      	adds	r1, r4, #0
    4472:	bf18      	it	ne
    4474:	2101      	movne	r1, #1
    4476:	4b10      	ldr	r3, [pc, #64]	; (44b8 <_usb_d_dev_handle_trfail+0x114>)
    4478:	4798      	blx	r3
    447a:	e017      	b.n	44ac <_usb_d_dev_handle_trfail+0x108>
	bank->STATUS_BK.reg     = 0;
    447c:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    4480:	4a0c      	ldr	r2, [pc, #48]	; (44b4 <_usb_d_dev_handle_trfail+0x110>)
    4482:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    4486:	2100      	movs	r1, #0
    4488:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    448a:	aa02      	add	r2, sp, #8
    448c:	4414      	add	r4, r2
    448e:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4492:	f103 0208 	add.w	r2, r3, #8
    4496:	0152      	lsls	r2, r2, #5
    4498:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    449c:	71d1      	strb	r1, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    449e:	f814 2c04 	ldrb.w	r2, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    44a2:	015b      	lsls	r3, r3, #5
    44a4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    44a8:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
}
    44ac:	b002      	add	sp, #8
    44ae:	bd70      	pop	{r4, r5, r6, pc}
    44b0:	00007dec 	.word	0x00007dec
    44b4:	20000644 	.word	0x20000644
    44b8:	00004331 	.word	0x00004331

000044bc <_usb_d_dev_reset_epts>:
{
    44bc:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < USB_D_N_EP; i++) {
    44be:	2400      	movs	r4, #0
    44c0:	e019      	b.n	44f6 <_usb_d_dev_reset_epts+0x3a>
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    44c2:	4e11      	ldr	r6, [pc, #68]	; (4508 <_usb_d_dev_reset_epts+0x4c>)
    44c4:	f106 0060 	add.w	r0, r6, #96	; 0x60
    44c8:	00a5      	lsls	r5, r4, #2
    44ca:	192a      	adds	r2, r5, r4
    44cc:	0093      	lsls	r3, r2, #2
    44ce:	3310      	adds	r3, #16
    44d0:	4418      	add	r0, r3
    44d2:	2103      	movs	r1, #3
    44d4:	3004      	adds	r0, #4
    44d6:	4b0d      	ldr	r3, [pc, #52]	; (450c <_usb_d_dev_reset_epts+0x50>)
    44d8:	4798      	blx	r3
		dev_inst.ep[i].ep       = 0xFF;
    44da:	192a      	adds	r2, r5, r4
    44dc:	0093      	lsls	r3, r2, #2
    44de:	4433      	add	r3, r6
    44e0:	22ff      	movs	r2, #255	; 0xff
    44e2:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		dev_inst.ep[i].flags.u8 = 0;
    44e6:	4425      	add	r5, r4
    44e8:	00ab      	lsls	r3, r5, #2
    44ea:	441e      	add	r6, r3
    44ec:	2300      	movs	r3, #0
    44ee:	f886 3087 	strb.w	r3, [r6, #135]	; 0x87
	for (i = 0; i < USB_D_N_EP; i++) {
    44f2:	3401      	adds	r4, #1
    44f4:	b2e4      	uxtb	r4, r4
    44f6:	2c08      	cmp	r4, #8
    44f8:	d9e3      	bls.n	44c2 <_usb_d_dev_reset_epts+0x6>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    44fa:	2260      	movs	r2, #96	; 0x60
    44fc:	2100      	movs	r1, #0
    44fe:	4802      	ldr	r0, [pc, #8]	; (4508 <_usb_d_dev_reset_epts+0x4c>)
    4500:	4b03      	ldr	r3, [pc, #12]	; (4510 <_usb_d_dev_reset_epts+0x54>)
    4502:	4798      	blx	r3
    4504:	bd70      	pop	{r4, r5, r6, pc}
    4506:	bf00      	nop
    4508:	20000644 	.word	0x20000644
    450c:	00004305 	.word	0x00004305
    4510:	00007087 	.word	0x00007087

00004514 <_usb_d_dev_in_next>:
{
    4514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4518:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    451a:	7c84      	ldrb	r4, [r0, #18]
    451c:	f004 040f 	and.w	r4, r4, #15
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    4520:	4b52      	ldr	r3, [pc, #328]	; (466c <_usb_d_dev_in_next+0x158>)
    4522:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    4526:	460e      	mov	r6, r1
    4528:	2900      	cmp	r1, #0
    452a:	d04f      	beq.n	45cc <_usb_d_dev_in_next+0xb8>
    452c:	6958      	ldr	r0, [r3, #20]
    452e:	f3c0 000d 	ubfx	r0, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    4532:	8a2b      	ldrh	r3, [r5, #16]
    4534:	f240 32ff 	movw	r2, #1023	; 0x3ff
    4538:	4293      	cmp	r3, r2
    453a:	d049      	beq.n	45d0 <_usb_d_dev_in_next+0xbc>
    453c:	3b01      	subs	r3, #1
    453e:	b21b      	sxth	r3, r3
    4540:	4003      	ands	r3, r0
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    4542:	7cef      	ldrb	r7, [r5, #19]
    4544:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    4548:	b136      	cbz	r6, 4558 <_usb_d_dev_in_next+0x44>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    454a:	f104 0208 	add.w	r2, r4, #8
    454e:	0152      	lsls	r2, r2, #5
    4550:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4554:	2102      	movs	r1, #2
    4556:	71d1      	strb	r1, [r2, #7]
	ept->trans_count += trans_count;
    4558:	68a9      	ldr	r1, [r5, #8]
    455a:	4401      	add	r1, r0
    455c:	60a9      	str	r1, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    455e:	686a      	ldr	r2, [r5, #4]
    4560:	4291      	cmp	r1, r2
    4562:	d245      	bcs.n	45f0 <_usb_d_dev_in_next+0xdc>
		trans_next = ept->trans_size - ept->trans_count;
    4564:	b292      	uxth	r2, r2
    4566:	b28b      	uxth	r3, r1
    4568:	1ad2      	subs	r2, r2, r3
    456a:	b292      	uxth	r2, r2
		if (ept->flags.bits.use_cache) {
    456c:	7ceb      	ldrb	r3, [r5, #19]
    456e:	f013 0f20 	tst.w	r3, #32
    4572:	d02f      	beq.n	45d4 <_usb_d_dev_in_next+0xc0>
			if (trans_next > ept->size) {
    4574:	f8b5 8010 	ldrh.w	r8, [r5, #16]
    4578:	4542      	cmp	r2, r8
    457a:	d800      	bhi.n	457e <_usb_d_dev_in_next+0x6a>
		trans_next = ept->trans_size - ept->trans_count;
    457c:	4690      	mov	r8, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    457e:	682b      	ldr	r3, [r5, #0]
    4580:	4642      	mov	r2, r8
    4582:	4419      	add	r1, r3
    4584:	68e8      	ldr	r0, [r5, #12]
    4586:	4b3a      	ldr	r3, [pc, #232]	; (4670 <_usb_d_dev_in_next+0x15c>)
    4588:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    458a:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    458c:	4b37      	ldr	r3, [pc, #220]	; (466c <_usb_d_dev_in_next+0x158>)
    458e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4592:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    4594:	4b35      	ldr	r3, [pc, #212]	; (466c <_usb_d_dev_in_next+0x158>)
    4596:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    459a:	695a      	ldr	r2, [r3, #20]
    459c:	f368 020d 	bfi	r2, r8, #0, #14
    45a0:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    45a2:	695a      	ldr	r2, [r3, #20]
    45a4:	f36f 329b 	bfc	r2, #14, #14
    45a8:	615a      	str	r2, [r3, #20]
	if (!isr) {
    45aa:	b93e      	cbnz	r6, 45bc <_usb_d_dev_in_next+0xa8>
		if (is_ctrl) {
    45ac:	2f01      	cmp	r7, #1
    45ae:	d05b      	beq.n	4668 <_usb_d_dev_in_next+0x154>
			inten = USB_D_BANK1_INT_FLAGS;
    45b0:	224a      	movs	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    45b2:	0163      	lsls	r3, r4, #5
    45b4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    45b8:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    45bc:	3408      	adds	r4, #8
    45be:	0164      	lsls	r4, r4, #5
    45c0:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    45c4:	2380      	movs	r3, #128	; 0x80
    45c6:	7163      	strb	r3, [r4, #5]
    45c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    45cc:	2000      	movs	r0, #0
    45ce:	e7b0      	b.n	4532 <_usb_d_dev_in_next+0x1e>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    45d0:	b21b      	sxth	r3, r3
    45d2:	e7b5      	b.n	4540 <_usb_d_dev_in_next+0x2c>
			if (trans_next > USB_D_DEV_TRANS_MAX) {
    45d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    45d8:	d807      	bhi.n	45ea <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    45da:	4690      	mov	r8, r2
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    45dc:	682b      	ldr	r3, [r5, #0]
    45de:	4419      	add	r1, r3
	bank->ADDR.reg          = addr;
    45e0:	4b22      	ldr	r3, [pc, #136]	; (466c <_usb_d_dev_in_next+0x158>)
    45e2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    45e6:	6119      	str	r1, [r3, #16]
    45e8:	e7d4      	b.n	4594 <_usb_d_dev_in_next+0x80>
				trans_next = USB_D_DEV_TRANS_MAX;
    45ea:	f44f 5800 	mov.w	r8, #8192	; 0x2000
    45ee:	e7f5      	b.n	45dc <_usb_d_dev_in_next+0xc8>
	} else if (ept->flags.bits.need_zlp) {
    45f0:	7cea      	ldrb	r2, [r5, #19]
    45f2:	f012 0f10 	tst.w	r2, #16
    45f6:	d00f      	beq.n	4618 <_usb_d_dev_in_next+0x104>
		ept->flags.bits.need_zlp = 0;
    45f8:	7ceb      	ldrb	r3, [r5, #19]
    45fa:	f36f 1304 	bfc	r3, #4, #1
    45fe:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    4600:	4b1a      	ldr	r3, [pc, #104]	; (466c <_usb_d_dev_in_next+0x158>)
    4602:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4606:	695a      	ldr	r2, [r3, #20]
    4608:	f36f 020d 	bfc	r2, #0, #14
    460c:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    460e:	695a      	ldr	r2, [r3, #20]
    4610:	f36f 329b 	bfc	r2, #14, #14
    4614:	615a      	str	r2, [r3, #20]
    4616:	e7c8      	b.n	45aa <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    4618:	2f01      	cmp	r7, #1
    461a:	d00e      	beq.n	463a <_usb_d_dev_in_next+0x126>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    461c:	0164      	lsls	r4, r4, #5
    461e:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4622:	224a      	movs	r2, #74	; 0x4a
    4624:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    4628:	8a2a      	ldrh	r2, [r5, #16]
    462a:	4293      	cmp	r3, r2
    462c:	d00c      	beq.n	4648 <_usb_d_dev_in_next+0x134>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    462e:	2100      	movs	r1, #0
    4630:	4628      	mov	r0, r5
    4632:	4b10      	ldr	r3, [pc, #64]	; (4674 <_usb_d_dev_in_next+0x160>)
    4634:	4798      	blx	r3
	return;
    4636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    463a:	0164      	lsls	r4, r4, #5
    463c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4640:	224b      	movs	r2, #75	; 0x4b
    4642:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
    4646:	e7ef      	b.n	4628 <_usb_d_dev_in_next+0x114>
		ept->flags.bits.is_busy = 0;
    4648:	7ceb      	ldrb	r3, [r5, #19]
    464a:	f36f 1386 	bfc	r3, #6, #1
    464e:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    4650:	4b06      	ldr	r3, [pc, #24]	; (466c <_usb_d_dev_in_next+0x158>)
    4652:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    4654:	68a9      	ldr	r1, [r5, #8]
    4656:	7ca8      	ldrb	r0, [r5, #18]
    4658:	4798      	blx	r3
    465a:	2800      	cmp	r0, #0
    465c:	d1b4      	bne.n	45c8 <_usb_d_dev_in_next+0xb4>
		ept->flags.bits.is_busy = 1;
    465e:	7ceb      	ldrb	r3, [r5, #19]
    4660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4664:	74eb      	strb	r3, [r5, #19]
    4666:	e7e2      	b.n	462e <_usb_d_dev_in_next+0x11a>
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
    4668:	224e      	movs	r2, #78	; 0x4e
    466a:	e7a2      	b.n	45b2 <_usb_d_dev_in_next+0x9e>
    466c:	20000644 	.word	0x20000644
    4670:	00007071 	.word	0x00007071
    4674:	00004305 	.word	0x00004305

00004678 <_usb_d_dev_out_next>:
{
    4678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    467c:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    467e:	7c85      	ldrb	r5, [r0, #18]
    4680:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    4684:	460f      	mov	r7, r1
    4686:	2900      	cmp	r1, #0
    4688:	d050      	beq.n	472c <_usb_d_dev_out_next+0xb4>
    468a:	4b68      	ldr	r3, [pc, #416]	; (482c <_usb_d_dev_out_next+0x1b4>)
    468c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4690:	685b      	ldr	r3, [r3, #4]
    4692:	f3c3 3a8d 	ubfx	sl, r3, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    4696:	2f00      	cmp	r7, #0
    4698:	d04b      	beq.n	4732 <_usb_d_dev_out_next+0xba>
    469a:	4b64      	ldr	r3, [pc, #400]	; (482c <_usb_d_dev_out_next+0x1b4>)
    469c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    46a0:	685b      	ldr	r3, [r3, #4]
    46a2:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    46a6:	8a26      	ldrh	r6, [r4, #16]
    46a8:	f240 33ff 	movw	r3, #1023	; 0x3ff
    46ac:	429e      	cmp	r6, r3
    46ae:	d001      	beq.n	46b4 <_usb_d_dev_out_next+0x3c>
    46b0:	3e01      	subs	r6, #1
    46b2:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    46b4:	ea09 0b06 	and.w	fp, r9, r6
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    46b8:	f894 8013 	ldrb.w	r8, [r4, #19]
    46bc:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    46c0:	b137      	cbz	r7, 46d0 <_usb_d_dev_out_next+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    46c2:	f105 0308 	add.w	r3, r5, #8
    46c6:	015b      	lsls	r3, r3, #5
    46c8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    46cc:	2201      	movs	r2, #1
    46ce:	71da      	strb	r2, [r3, #7]
	if (ept->flags.bits.use_cache && ept->trans_size) {
    46d0:	7ce3      	ldrb	r3, [r4, #19]
    46d2:	f013 0f20 	tst.w	r3, #32
    46d6:	d00e      	beq.n	46f6 <_usb_d_dev_out_next+0x7e>
    46d8:	6862      	ldr	r2, [r4, #4]
    46da:	b162      	cbz	r2, 46f6 <_usb_d_dev_out_next+0x7e>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    46dc:	b292      	uxth	r2, r2
    46de:	68a0      	ldr	r0, [r4, #8]
    46e0:	b283      	uxth	r3, r0
    46e2:	1ad2      	subs	r2, r2, r3
    46e4:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    46e6:	6823      	ldr	r3, [r4, #0]
    46e8:	4418      	add	r0, r3
    46ea:	68e1      	ldr	r1, [r4, #12]
    46ec:	4593      	cmp	fp, r2
    46ee:	d200      	bcs.n	46f2 <_usb_d_dev_out_next+0x7a>
    46f0:	465a      	mov	r2, fp
    46f2:	4b4f      	ldr	r3, [pc, #316]	; (4830 <_usb_d_dev_out_next+0x1b8>)
    46f4:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    46f6:	6863      	ldr	r3, [r4, #4]
    46f8:	b9f3      	cbnz	r3, 4738 <_usb_d_dev_out_next+0xc0>
    46fa:	7ce2      	ldrb	r2, [r4, #19]
    46fc:	f012 0f10 	tst.w	r2, #16
    4700:	d01a      	beq.n	4738 <_usb_d_dev_out_next+0xc0>
		ept->flags.bits.need_zlp  = 0;
    4702:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    4704:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    4708:	f043 0320 	orr.w	r3, r3, #32
    470c:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    470e:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    4710:	4946      	ldr	r1, [pc, #280]	; (482c <_usb_d_dev_out_next+0x1b4>)
    4712:	016a      	lsls	r2, r5, #5
    4714:	188b      	adds	r3, r1, r2
    4716:	5088      	str	r0, [r1, r2]
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    4718:	8a21      	ldrh	r1, [r4, #16]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    471a:	685a      	ldr	r2, [r3, #4]
    471c:	f361 329b 	bfi	r2, r1, #14, #14
    4720:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4722:	685a      	ldr	r2, [r3, #4]
    4724:	f36f 020d 	bfc	r2, #0, #14
    4728:	605a      	str	r2, [r3, #4]
    472a:	e044      	b.n	47b6 <_usb_d_dev_out_next+0x13e>
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    472c:	f04f 0a00 	mov.w	sl, #0
    4730:	e7b1      	b.n	4696 <_usb_d_dev_out_next+0x1e>
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    4732:	f04f 0900 	mov.w	r9, #0
    4736:	e7b6      	b.n	46a6 <_usb_d_dev_out_next+0x2e>
	} else if (isr && last_pkt < ept->size) {
    4738:	b1ef      	cbz	r7, 4776 <_usb_d_dev_out_next+0xfe>
    473a:	8a22      	ldrh	r2, [r4, #16]
    473c:	4593      	cmp	fp, r2
    473e:	d21a      	bcs.n	4776 <_usb_d_dev_out_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    4740:	7ce3      	ldrb	r3, [r4, #19]
    4742:	f36f 1304 	bfc	r3, #4, #1
    4746:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    4748:	68a3      	ldr	r3, [r4, #8]
    474a:	444b      	add	r3, r9
    474c:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    474e:	f1b8 0f01 	cmp.w	r8, #1
    4752:	d05d      	beq.n	4810 <_usb_d_dev_out_next+0x198>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4754:	016b      	lsls	r3, r5, #5
    4756:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    475a:	2225      	movs	r2, #37	; 0x25
    475c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    4760:	b91d      	cbnz	r5, 476a <_usb_d_dev_out_next+0xf2>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4762:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    4764:	016d      	lsls	r5, r5, #5
    4766:	4b31      	ldr	r3, [pc, #196]	; (482c <_usb_d_dev_out_next+0x1b4>)
    4768:	515a      	str	r2, [r3, r5]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    476a:	2100      	movs	r1, #0
    476c:	4620      	mov	r0, r4
    476e:	4b31      	ldr	r3, [pc, #196]	; (4834 <_usb_d_dev_out_next+0x1bc>)
    4770:	4798      	blx	r3
	return;
    4772:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ept->trans_count += trans_size;
    4776:	68a2      	ldr	r2, [r4, #8]
    4778:	4452      	add	r2, sl
    477a:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    477c:	4293      	cmp	r3, r2
    477e:	d9e6      	bls.n	474e <_usb_d_dev_out_next+0xd6>
			trans_next = ept->trans_size - ept->trans_count;
    4780:	b29b      	uxth	r3, r3
    4782:	b291      	uxth	r1, r2
    4784:	1a5b      	subs	r3, r3, r1
    4786:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    4788:	7ce1      	ldrb	r1, [r4, #19]
    478a:	f011 0f20 	tst.w	r1, #32
    478e:	d024      	beq.n	47da <_usb_d_dev_out_next+0x162>
				if (trans_next > ept->size) {
    4790:	8a26      	ldrh	r6, [r4, #16]
    4792:	42b3      	cmp	r3, r6
    4794:	d800      	bhi.n	4798 <_usb_d_dev_out_next+0x120>
			trans_next = ept->trans_size - ept->trans_count;
    4796:	461e      	mov	r6, r3
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4798:	68e1      	ldr	r1, [r4, #12]
	bank->ADDR.reg          = addr;
    479a:	016b      	lsls	r3, r5, #5
    479c:	4a23      	ldr	r2, [pc, #140]	; (482c <_usb_d_dev_out_next+0x1b4>)
    479e:	50d1      	str	r1, [r2, r3]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    47a0:	4b22      	ldr	r3, [pc, #136]	; (482c <_usb_d_dev_out_next+0x1b4>)
    47a2:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    47a6:	685a      	ldr	r2, [r3, #4]
    47a8:	f366 329b 	bfi	r2, r6, #14, #14
    47ac:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    47ae:	685a      	ldr	r2, [r3, #4]
    47b0:	f36f 020d 	bfc	r2, #0, #14
    47b4:	605a      	str	r2, [r3, #4]
	if (!isr) {
    47b6:	b947      	cbnz	r7, 47ca <_usb_d_dev_out_next+0x152>
		if (is_ctrl) {
    47b8:	f1b8 0f01 	cmp.w	r8, #1
    47bc:	d02f      	beq.n	481e <_usb_d_dev_out_next+0x1a6>
			inten = USB_D_BANK0_INT_FLAGS;
    47be:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    47c0:	016b      	lsls	r3, r5, #5
    47c2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    47c6:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    47ca:	3508      	adds	r5, #8
    47cc:	016d      	lsls	r5, r5, #5
    47ce:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    47d2:	2340      	movs	r3, #64	; 0x40
    47d4:	712b      	strb	r3, [r5, #4]
    47d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    47da:	8a21      	ldrh	r1, [r4, #16]
    47dc:	428b      	cmp	r3, r1
    47de:	d90a      	bls.n	47f6 <_usb_d_dev_out_next+0x17e>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    47e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    47e4:	d80f      	bhi.n	4806 <_usb_d_dev_out_next+0x18e>
    47e6:	ea23 0606 	bic.w	r6, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    47ea:	6823      	ldr	r3, [r4, #0]
    47ec:	441a      	add	r2, r3
	bank->ADDR.reg          = addr;
    47ee:	016b      	lsls	r3, r5, #5
    47f0:	490e      	ldr	r1, [pc, #56]	; (482c <_usb_d_dev_out_next+0x1b4>)
    47f2:	50ca      	str	r2, [r1, r3]
    47f4:	e7d4      	b.n	47a0 <_usb_d_dev_out_next+0x128>
				} else if (trans_next < ept->size) {
    47f6:	428b      	cmp	r3, r1
    47f8:	d208      	bcs.n	480c <_usb_d_dev_out_next+0x194>
					ept->flags.bits.use_cache = 1;
    47fa:	7ce1      	ldrb	r1, [r4, #19]
    47fc:	f041 0120 	orr.w	r1, r1, #32
    4800:	74e1      	strb	r1, [r4, #19]
			trans_next = ept->trans_size - ept->trans_count;
    4802:	461e      	mov	r6, r3
    4804:	e7f1      	b.n	47ea <_usb_d_dev_out_next+0x172>
						trans_next = USB_D_DEV_TRANS_MAX;
    4806:	f44f 5600 	mov.w	r6, #8192	; 0x2000
    480a:	e7ee      	b.n	47ea <_usb_d_dev_out_next+0x172>
			trans_next = ept->trans_size - ept->trans_count;
    480c:	461e      	mov	r6, r3
    480e:	e7ec      	b.n	47ea <_usb_d_dev_out_next+0x172>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4810:	016b      	lsls	r3, r5, #5
    4812:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4816:	222d      	movs	r2, #45	; 0x2d
    4818:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    481c:	e7a0      	b.n	4760 <_usb_d_dev_out_next+0xe8>
	bank->STATUS_BK.reg     = 0;
    481e:	4b03      	ldr	r3, [pc, #12]	; (482c <_usb_d_dev_out_next+0x1b4>)
    4820:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4824:	2200      	movs	r2, #0
    4826:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    4828:	222d      	movs	r2, #45	; 0x2d
    482a:	e7c9      	b.n	47c0 <_usb_d_dev_out_next+0x148>
    482c:	20000644 	.word	0x20000644
    4830:	00007071 	.word	0x00007071
    4834:	00004305 	.word	0x00004305

00004838 <_usb_d_dev_handler>:
{
    4838:	b570      	push	{r4, r5, r6, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    483a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    483e:	8c1d      	ldrh	r5, [r3, #32]
    4840:	b2ad      	uxth	r5, r5
	if (0 == epint) {
    4842:	b10d      	cbz	r5, 4848 <_usb_d_dev_handler+0x10>
	bool     rc    = true;
    4844:	2400      	movs	r4, #0
    4846:	e0da      	b.n	49fe <_usb_d_dev_handler+0x1c6>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    4848:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    484a:	8b1b      	ldrh	r3, [r3, #24]
    484c:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    484e:	400b      	ands	r3, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    4850:	f013 0f04 	tst.w	r3, #4
    4854:	d110      	bne.n	4878 <_usb_d_dev_handler+0x40>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    4856:	f413 7f00 	tst.w	r3, #512	; 0x200
    485a:	d118      	bne.n	488e <_usb_d_dev_handler+0x56>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    485c:	f013 0f80 	tst.w	r3, #128	; 0x80
    4860:	d13c      	bne.n	48dc <_usb_d_dev_handler+0xa4>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    4862:	f013 0f70 	tst.w	r3, #112	; 0x70
    4866:	d144      	bne.n	48f2 <_usb_d_dev_handler+0xba>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    4868:	f013 0f08 	tst.w	r3, #8
    486c:	d163      	bne.n	4936 <_usb_d_dev_handler+0xfe>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    486e:	f013 0f01 	tst.w	r3, #1
    4872:	d175      	bne.n	4960 <_usb_d_dev_handler+0x128>
		rc = false;
    4874:	2300      	movs	r3, #0
    4876:	e007      	b.n	4888 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4878:	2204      	movs	r2, #4
    487a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    487e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    4880:	4b87      	ldr	r3, [pc, #540]	; (4aa0 <_usb_d_dev_handler+0x268>)
    4882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    4884:	4798      	blx	r3
		return true;
    4886:	2301      	movs	r3, #1
		if (_usb_d_dev_handle_nep()) {
    4888:	2b00      	cmp	r3, #0
    488a:	d0db      	beq.n	4844 <_usb_d_dev_handler+0xc>
    488c:	bd70      	pop	{r4, r5, r6, pc}
    488e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4892:	f240 2201 	movw	r2, #513	; 0x201
    4896:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4898:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    489a:	2270      	movs	r2, #112	; 0x70
    489c:	831a      	strh	r2, [r3, #24]
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    489e:	2300      	movs	r3, #0
    48a0:	2b01      	cmp	r3, #1
    48a2:	d814      	bhi.n	48ce <_usb_d_dev_handler+0x96>
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    48a4:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    48a6:	4a7e      	ldr	r2, [pc, #504]	; (4aa0 <_usb_d_dev_handler+0x268>)
    48a8:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    48ac:	8912      	ldrh	r2, [r2, #8]
    48ae:	f002 020f 	and.w	r2, r2, #15
    48b2:	2a03      	cmp	r2, #3
    48b4:	d002      	beq.n	48bc <_usb_d_dev_handler+0x84>
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    48b6:	3301      	adds	r3, #1
    48b8:	b2db      	uxtb	r3, r3
    48ba:	e7f1      	b.n	48a0 <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    48bc:	4b78      	ldr	r3, [pc, #480]	; (4aa0 <_usb_d_dev_handler+0x268>)
    48be:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    48c2:	8919      	ldrh	r1, [r3, #8]
    48c4:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    48c8:	2200      	movs	r2, #0
    48ca:	811a      	strh	r2, [r3, #8]
    48cc:	e000      	b.n	48d0 <_usb_d_dev_handler+0x98>
	uint32_t lpm_variable = 0;
    48ce:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    48d0:	4b73      	ldr	r3, [pc, #460]	; (4aa0 <_usb_d_dev_handler+0x268>)
    48d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    48d4:	2003      	movs	r0, #3
    48d6:	4798      	blx	r3
	bool     rc    = true;
    48d8:	2301      	movs	r3, #1
    48da:	e7d5      	b.n	4888 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    48dc:	2280      	movs	r2, #128	; 0x80
    48de:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    48e2:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    48e4:	4b6e      	ldr	r3, [pc, #440]	; (4aa0 <_usb_d_dev_handler+0x268>)
    48e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    48e8:	2100      	movs	r1, #0
    48ea:	2005      	movs	r0, #5
    48ec:	4798      	blx	r3
	bool     rc    = true;
    48ee:	2301      	movs	r3, #1
    48f0:	e7ca      	b.n	4888 <_usb_d_dev_handler+0x50>
    48f2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    48f6:	2270      	movs	r2, #112	; 0x70
    48f8:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    48fa:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    48fc:	f240 2201 	movw	r2, #513	; 0x201
    4900:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    4902:	4b68      	ldr	r3, [pc, #416]	; (4aa4 <_usb_d_dev_handler+0x26c>)
    4904:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    4908:	f013 0f01 	tst.w	r3, #1
    490c:	d00d      	beq.n	492a <_usb_d_dev_handler+0xf2>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    490e:	4b65      	ldr	r3, [pc, #404]	; (4aa4 <_usb_d_dev_handler+0x26c>)
    4910:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    4912:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    4916:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    491a:	d1f8      	bne.n	490e <_usb_d_dev_handler+0xd6>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    491c:	4b60      	ldr	r3, [pc, #384]	; (4aa0 <_usb_d_dev_handler+0x268>)
    491e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4920:	2100      	movs	r1, #0
    4922:	2002      	movs	r0, #2
    4924:	4798      	blx	r3
	bool     rc    = true;
    4926:	2301      	movs	r3, #1
    4928:	e7ae      	b.n	4888 <_usb_d_dev_handler+0x50>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    492a:	4b5e      	ldr	r3, [pc, #376]	; (4aa4 <_usb_d_dev_handler+0x26c>)
    492c:	691b      	ldr	r3, [r3, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    492e:	f413 7f80 	tst.w	r3, #256	; 0x100
    4932:	d0fa      	beq.n	492a <_usb_d_dev_handler+0xf2>
    4934:	e7f2      	b.n	491c <_usb_d_dev_handler+0xe4>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4936:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    493a:	2400      	movs	r4, #0
    493c:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4940:	2208      	movs	r2, #8
    4942:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4944:	2270      	movs	r2, #112	; 0x70
    4946:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4948:	f240 2201 	movw	r2, #513	; 0x201
    494c:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    494e:	4b56      	ldr	r3, [pc, #344]	; (4aa8 <_usb_d_dev_handler+0x270>)
    4950:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    4952:	4b53      	ldr	r3, [pc, #332]	; (4aa0 <_usb_d_dev_handler+0x268>)
    4954:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4956:	4621      	mov	r1, r4
    4958:	2001      	movs	r0, #1
    495a:	4798      	blx	r3
	bool     rc    = true;
    495c:	2301      	movs	r3, #1
    495e:	e793      	b.n	4888 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4960:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4964:	f240 2201 	movw	r2, #513	; 0x201
    4968:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    496a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    496c:	2270      	movs	r2, #112	; 0x70
    496e:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    4970:	4b4b      	ldr	r3, [pc, #300]	; (4aa0 <_usb_d_dev_handler+0x268>)
    4972:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4974:	2100      	movs	r1, #0
    4976:	2004      	movs	r0, #4
    4978:	4798      	blx	r3
	bool     rc    = true;
    497a:	2301      	movs	r3, #1
    497c:	e784      	b.n	4888 <_usb_d_dev_handler+0x50>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    497e:	f013 0f10 	tst.w	r3, #16
    4982:	d109      	bne.n	4998 <_usb_d_dev_handler+0x160>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    4984:	f013 0f40 	tst.w	r3, #64	; 0x40
    4988:	d109      	bne.n	499e <_usb_d_dev_handler+0x166>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    498a:	f013 0f20 	tst.w	r3, #32
    498e:	d034      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    4990:	2100      	movs	r1, #0
    4992:	4b46      	ldr	r3, [pc, #280]	; (4aac <_usb_d_dev_handler+0x274>)
    4994:	4798      	blx	r3
    4996:	e030      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_setup(ept);
    4998:	4b45      	ldr	r3, [pc, #276]	; (4ab0 <_usb_d_dev_handler+0x278>)
    499a:	4798      	blx	r3
    499c:	e02d      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    499e:	2101      	movs	r1, #1
    49a0:	4b42      	ldr	r3, [pc, #264]	; (4aac <_usb_d_dev_handler+0x274>)
    49a2:	4798      	blx	r3
    49a4:	e029      	b.n	49fa <_usb_d_dev_handler+0x1c2>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    49a6:	f013 0f40 	tst.w	r3, #64	; 0x40
    49aa:	d113      	bne.n	49d4 <_usb_d_dev_handler+0x19c>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    49ac:	f013 0f08 	tst.w	r3, #8
    49b0:	d114      	bne.n	49dc <_usb_d_dev_handler+0x1a4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    49b2:	f013 0f02 	tst.w	r3, #2
    49b6:	d115      	bne.n	49e4 <_usb_d_dev_handler+0x1ac>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    49b8:	7cc2      	ldrb	r2, [r0, #19]
    49ba:	f002 0207 	and.w	r2, r2, #7
    49be:	2a01      	cmp	r2, #1
    49c0:	d11b      	bne.n	49fa <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    49c2:	f013 0f04 	tst.w	r3, #4
    49c6:	d111      	bne.n	49ec <_usb_d_dev_handler+0x1b4>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    49c8:	f013 0f10 	tst.w	r3, #16
    49cc:	d015      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    49ce:	4b38      	ldr	r3, [pc, #224]	; (4ab0 <_usb_d_dev_handler+0x278>)
    49d0:	4798      	blx	r3
    49d2:	e012      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    49d4:	2101      	movs	r1, #1
    49d6:	4b35      	ldr	r3, [pc, #212]	; (4aac <_usb_d_dev_handler+0x274>)
    49d8:	4798      	blx	r3
    49da:	e00e      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 1);
    49dc:	2101      	movs	r1, #1
    49de:	4b35      	ldr	r3, [pc, #212]	; (4ab4 <_usb_d_dev_handler+0x27c>)
    49e0:	4798      	blx	r3
    49e2:	e00a      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_in_next(ept, true);
    49e4:	2101      	movs	r1, #1
    49e6:	4b34      	ldr	r3, [pc, #208]	; (4ab8 <_usb_d_dev_handler+0x280>)
    49e8:	4798      	blx	r3
    49ea:	e006      	b.n	49fa <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 0);
    49ec:	2100      	movs	r1, #0
    49ee:	4b31      	ldr	r3, [pc, #196]	; (4ab4 <_usb_d_dev_handler+0x27c>)
    49f0:	4798      	blx	r3
    49f2:	e002      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    49f4:	2100      	movs	r1, #0
    49f6:	4b2d      	ldr	r3, [pc, #180]	; (4aac <_usb_d_dev_handler+0x274>)
    49f8:	4798      	blx	r3
	for (i = 0; i < USB_D_N_EP; i++) {
    49fa:	3401      	adds	r4, #1
    49fc:	b2e4      	uxtb	r4, r4
    49fe:	2c08      	cmp	r4, #8
    4a00:	f63f af44 	bhi.w	488c <_usb_d_dev_handler+0x54>
		struct _usb_d_dev_ep *ept = &dev_inst.ep[i];
    4a04:	4a26      	ldr	r2, [pc, #152]	; (4aa0 <_usb_d_dev_handler+0x268>)
    4a06:	f102 0060 	add.w	r0, r2, #96	; 0x60
    4a0a:	00a3      	lsls	r3, r4, #2
    4a0c:	191e      	adds	r6, r3, r4
    4a0e:	00b1      	lsls	r1, r6, #2
    4a10:	460e      	mov	r6, r1
    4a12:	3110      	adds	r1, #16
    4a14:	4401      	add	r1, r0
    4a16:	1d08      	adds	r0, r1, #4
		if (ept->ep == 0xFF) {
    4a18:	4432      	add	r2, r6
    4a1a:	f892 3086 	ldrb.w	r3, [r2, #134]	; 0x86
    4a1e:	2bff      	cmp	r3, #255	; 0xff
    4a20:	d0eb      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4a22:	7c83      	ldrb	r3, [r0, #18]
    4a24:	f003 030f 	and.w	r3, r3, #15
	if (!(epint & (1u << epn))) {
    4a28:	2201      	movs	r2, #1
    4a2a:	409a      	lsls	r2, r3
    4a2c:	4215      	tst	r5, r2
    4a2e:	d0e4      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    4a30:	f103 0208 	add.w	r2, r3, #8
    4a34:	0152      	lsls	r2, r2, #5
    4a36:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4a3a:	79d2      	ldrb	r2, [r2, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    4a3c:	015b      	lsls	r3, r3, #5
    4a3e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4a42:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    4a46:	4013      	ands	r3, r2
    4a48:	d0d7      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    4a4a:	7cc2      	ldrb	r2, [r0, #19]
    4a4c:	f002 0147 	and.w	r1, r2, #71	; 0x47
    4a50:	2901      	cmp	r1, #1
    4a52:	d094      	beq.n	497e <_usb_d_dev_handler+0x146>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    4a54:	f012 0f80 	tst.w	r2, #128	; 0x80
    4a58:	d1a5      	bne.n	49a6 <_usb_d_dev_handler+0x16e>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    4a5a:	f013 0f20 	tst.w	r3, #32
    4a5e:	d1c9      	bne.n	49f4 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4a60:	f013 0f04 	tst.w	r3, #4
    4a64:	d110      	bne.n	4a88 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    4a66:	f013 0f01 	tst.w	r3, #1
    4a6a:	d111      	bne.n	4a90 <_usb_d_dev_handler+0x258>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4a6c:	7cc2      	ldrb	r2, [r0, #19]
    4a6e:	f002 0207 	and.w	r2, r2, #7
    4a72:	2a01      	cmp	r2, #1
    4a74:	d1c1      	bne.n	49fa <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4a76:	f013 0f08 	tst.w	r3, #8
    4a7a:	d10d      	bne.n	4a98 <_usb_d_dev_handler+0x260>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4a7c:	f013 0f10 	tst.w	r3, #16
    4a80:	d0bb      	beq.n	49fa <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    4a82:	4b0b      	ldr	r3, [pc, #44]	; (4ab0 <_usb_d_dev_handler+0x278>)
    4a84:	4798      	blx	r3
    4a86:	e7b8      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 0);
    4a88:	2100      	movs	r1, #0
    4a8a:	4b0a      	ldr	r3, [pc, #40]	; (4ab4 <_usb_d_dev_handler+0x27c>)
    4a8c:	4798      	blx	r3
    4a8e:	e7b4      	b.n	49fa <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_out_next(ept, true);
    4a90:	2101      	movs	r1, #1
    4a92:	4b0a      	ldr	r3, [pc, #40]	; (4abc <_usb_d_dev_handler+0x284>)
    4a94:	4798      	blx	r3
    4a96:	e7b0      	b.n	49fa <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 1);
    4a98:	2101      	movs	r1, #1
    4a9a:	4b06      	ldr	r3, [pc, #24]	; (4ab4 <_usb_d_dev_handler+0x27c>)
    4a9c:	4798      	blx	r3
    4a9e:	e7ac      	b.n	49fa <_usb_d_dev_handler+0x1c2>
    4aa0:	20000644 	.word	0x20000644
    4aa4:	40001000 	.word	0x40001000
    4aa8:	000044bd 	.word	0x000044bd
    4aac:	000042d9 	.word	0x000042d9
    4ab0:	00004259 	.word	0x00004259
    4ab4:	000043a5 	.word	0x000043a5
    4ab8:	00004515 	.word	0x00004515
    4abc:	00004679 	.word	0x00004679

00004ac0 <_usb_d_dev_init>:
{
    4ac0:	b500      	push	{lr}
    4ac2:	b083      	sub	sp, #12
	const uint8_t spdconf[4] = {
    4ac4:	2300      	movs	r3, #0
    4ac6:	f88d 3005 	strb.w	r3, [sp, #5]
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    4aca:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ace:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    4ad0:	f013 0f01 	tst.w	r3, #1
    4ad4:	d127      	bne.n	4b26 <_usb_d_dev_init+0x66>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4ad6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ada:	789b      	ldrb	r3, [r3, #2]
    4adc:	f013 0f03 	tst.w	r3, #3
    4ae0:	d1f9      	bne.n	4ad6 <_usb_d_dev_init+0x16>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    4ae2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ae6:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    4ae8:	f013 0f02 	tst.w	r3, #2
    4aec:	d011      	beq.n	4b12 <_usb_d_dev_init+0x52>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    4aee:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4af2:	7813      	ldrb	r3, [r2, #0]
    4af4:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4af8:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4afa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4afe:	789b      	ldrb	r3, [r3, #2]
    4b00:	f013 0f03 	tst.w	r3, #3
    4b04:	d1f9      	bne.n	4afa <_usb_d_dev_init+0x3a>
    4b06:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b0a:	789b      	ldrb	r3, [r3, #2]
    4b0c:	f013 0f02 	tst.w	r3, #2
    4b10:	d1f9      	bne.n	4b06 <_usb_d_dev_init+0x46>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4b12:	2201      	movs	r2, #1
    4b14:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b18:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b1a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b1e:	789b      	ldrb	r3, [r3, #2]
    4b20:	f013 0f03 	tst.w	r3, #3
    4b24:	d1f9      	bne.n	4b1a <_usb_d_dev_init+0x5a>
    4b26:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b2a:	789b      	ldrb	r3, [r3, #2]
    4b2c:	f013 0f01 	tst.w	r3, #1
    4b30:	d1f9      	bne.n	4b26 <_usb_d_dev_init+0x66>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    4b32:	4b11      	ldr	r3, [pc, #68]	; (4b78 <_usb_d_dev_init+0xb8>)
    4b34:	4a11      	ldr	r2, [pc, #68]	; (4b7c <_usb_d_dev_init+0xbc>)
    4b36:	661a      	str	r2, [r3, #96]	; 0x60
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    4b38:	665a      	str	r2, [r3, #100]	; 0x64
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    4b3a:	669a      	str	r2, [r3, #104]	; 0x68
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    4b3c:	66da      	str	r2, [r3, #108]	; 0x6c
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    4b3e:	671a      	str	r2, [r3, #112]	; 0x70
	_usb_d_dev_reset_epts();
    4b40:	4b0f      	ldr	r3, [pc, #60]	; (4b80 <_usb_d_dev_init+0xc0>)
    4b42:	4798      	blx	r3
	_usb_load_calib();
    4b44:	4b0f      	ldr	r3, [pc, #60]	; (4b84 <_usb_d_dev_init+0xc4>)
    4b46:	4798      	blx	r3
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4b48:	2204      	movs	r2, #4
    4b4a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b4e:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b50:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b54:	789b      	ldrb	r3, [r3, #2]
    4b56:	f013 0f03 	tst.w	r3, #3
    4b5a:	d1f9      	bne.n	4b50 <_usb_d_dev_init+0x90>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    4b5c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4b60:	4b05      	ldr	r3, [pc, #20]	; (4b78 <_usb_d_dev_init+0xb8>)
    4b62:	6253      	str	r3, [r2, #36]	; 0x24
	hri_usbdevice_write_CTRLB_reg(hw, spdconf[speed] | USB_DEVICE_CTRLB_DETACH);
    4b64:	f89d 3005 	ldrb.w	r3, [sp, #5]
    4b68:	f043 0301 	orr.w	r3, r3, #1
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    4b6c:	8113      	strh	r3, [r2, #8]
}
    4b6e:	2000      	movs	r0, #0
    4b70:	b003      	add	sp, #12
    4b72:	f85d fb04 	ldr.w	pc, [sp], #4
    4b76:	bf00      	nop
    4b78:	20000644 	.word	0x20000644
    4b7c:	000041fd 	.word	0x000041fd
    4b80:	000044bd 	.word	0x000044bd
    4b84:	00004201 	.word	0x00004201

00004b88 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    4b88:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b8c:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    4b8e:	f013 0f03 	tst.w	r3, #3
    4b92:	d12b      	bne.n	4bec <_usb_d_dev_enable+0x64>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b94:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b98:	789b      	ldrb	r3, [r3, #2]
    4b9a:	f013 0f03 	tst.w	r3, #3
    4b9e:	d1f9      	bne.n	4b94 <_usb_d_dev_enable+0xc>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    4ba0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4ba4:	781b      	ldrb	r3, [r3, #0]
    4ba6:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    4ba8:	f013 0f02 	tst.w	r3, #2
    4bac:	d10a      	bne.n	4bc4 <_usb_d_dev_enable+0x3c>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    4bae:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4bb2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4bb6:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4bb8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4bbc:	789b      	ldrb	r3, [r3, #2]
    4bbe:	f013 0f03 	tst.w	r3, #3
    4bc2:	d1f9      	bne.n	4bb8 <_usb_d_dev_enable+0x30>
    4bc4:	4b0b      	ldr	r3, [pc, #44]	; (4bf4 <_usb_d_dev_enable+0x6c>)
    4bc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4bca:	609a      	str	r2, [r3, #8]
    4bcc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4bd0:	609a      	str	r2, [r3, #8]
    4bd2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4bd6:	609a      	str	r2, [r3, #8]
    4bd8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4bdc:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4bde:	f240 228d 	movw	r2, #653	; 0x28d
    4be2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4be6:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    4be8:	2000      	movs	r0, #0
    4bea:	4770      	bx	lr
		return -USB_ERR_DENIED;
    4bec:	f06f 0010 	mvn.w	r0, #16
}
    4bf0:	4770      	bx	lr
    4bf2:	bf00      	nop
    4bf4:	e000e100 	.word	0xe000e100

00004bf8 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    4bf8:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4bfc:	8913      	ldrh	r3, [r2, #8]
    4bfe:	b29b      	uxth	r3, r3
    4c00:	f023 0301 	bic.w	r3, r3, #1
    4c04:	b29b      	uxth	r3, r3
    4c06:	8113      	strh	r3, [r2, #8]
    4c08:	4770      	bx	lr

00004c0a <_usb_d_dev_detach>:
	((Usb *)hw)->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    4c0a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4c0e:	8913      	ldrh	r3, [r2, #8]
    4c10:	b29b      	uxth	r3, r3
    4c12:	f043 0301 	orr.w	r3, r3, #1
    4c16:	8113      	strh	r3, [r2, #8]
    4c18:	4770      	bx	lr

00004c1a <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    4c1a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    4c1e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4c22:	7298      	strb	r0, [r3, #10]
    4c24:	4770      	bx	lr
	...

00004c28 <_usb_d_dev_ep_init>:
{
    4c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2a:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4c2c:	f010 040f 	ands.w	r4, r0, #15
    4c30:	d005      	beq.n	4c3e <_usb_d_dev_ep_init+0x16>
    4c32:	2f00      	cmp	r7, #0
    4c34:	db01      	blt.n	4c3a <_usb_d_dev_ep_init+0x12>
    4c36:	4625      	mov	r5, r4
    4c38:	e002      	b.n	4c40 <_usb_d_dev_ep_init+0x18>
    4c3a:	1ca5      	adds	r5, r4, #2
    4c3c:	e000      	b.n	4c40 <_usb_d_dev_ep_init+0x18>
    4c3e:	4625      	mov	r5, r4
	return &dev_inst.ep[ep_index];
    4c40:	462e      	mov	r6, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    4c42:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    4c46:	4623      	mov	r3, r4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4c48:	2c02      	cmp	r4, #2
    4c4a:	d86a      	bhi.n	4d22 <_usb_d_dev_ep_init+0xfa>
	if (ept->ep != 0xFF) {
    4c4c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4c50:	ea4f 0e85 	mov.w	lr, r5, lsl #2
    4c54:	4d3a      	ldr	r5, [pc, #232]	; (4d40 <_usb_d_dev_ep_init+0x118>)
    4c56:	4475      	add	r5, lr
    4c58:	f895 5086 	ldrb.w	r5, [r5, #134]	; 0x86
    4c5c:	2dff      	cmp	r5, #255	; 0xff
    4c5e:	d163      	bne.n	4d28 <_usb_d_dev_ep_init+0x100>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    4c60:	b9a9      	cbnz	r1, 4c8e <_usb_d_dev_ep_init+0x66>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4c62:	b11c      	cbz	r4, 4c6c <_usb_d_dev_ep_init+0x44>
    4c64:	2f00      	cmp	r7, #0
    4c66:	db01      	blt.n	4c6c <_usb_d_dev_ep_init+0x44>
    4c68:	3402      	adds	r4, #2
    4c6a:	b2e4      	uxtb	r4, r4
		if (ept_in->ep != 0xFF) {
    4c6c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    4c70:	00a5      	lsls	r5, r4, #2
    4c72:	4c33      	ldr	r4, [pc, #204]	; (4d40 <_usb_d_dev_ep_init+0x118>)
    4c74:	442c      	add	r4, r5
    4c76:	f894 4086 	ldrb.w	r4, [r4, #134]	; 0x86
    4c7a:	2cff      	cmp	r4, #255	; 0xff
    4c7c:	d157      	bne.n	4d2e <_usb_d_dev_ep_init+0x106>
		if (pcfg->cache == NULL) {
    4c7e:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4c82:	00a5      	lsls	r5, r4, #2
    4c84:	4c2f      	ldr	r4, [pc, #188]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4c86:	442c      	add	r4, r5
    4c88:	68a4      	ldr	r4, [r4, #8]
    4c8a:	2c00      	cmp	r4, #0
    4c8c:	d052      	beq.n	4d34 <_usb_d_dev_ep_init+0x10c>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4c8e:	2f00      	cmp	r7, #0
    4c90:	db2e      	blt.n	4cf0 <_usb_d_dev_ep_init+0xc8>
    4c92:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4c96:	00a5      	lsls	r5, r4, #2
    4c98:	4c2a      	ldr	r4, [pc, #168]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4c9a:	442c      	add	r4, r5
    4c9c:	68a4      	ldr	r4, [r4, #8]
    4c9e:	3400      	adds	r4, #0
    4ca0:	bf18      	it	ne
    4ca2:	2401      	movne	r4, #1
    4ca4:	b14c      	cbz	r4, 4cba <_usb_d_dev_ep_init+0x92>
    4ca6:	2f00      	cmp	r7, #0
    4ca8:	db2c      	blt.n	4d04 <_usb_d_dev_ep_init+0xdc>
    4caa:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4cae:	00a5      	lsls	r5, r4, #2
    4cb0:	4c24      	ldr	r4, [pc, #144]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4cb2:	442c      	add	r4, r5
    4cb4:	8a24      	ldrh	r4, [r4, #16]
    4cb6:	4294      	cmp	r4, r2
    4cb8:	db3f      	blt.n	4d3a <_usb_d_dev_ep_init+0x112>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4cba:	2f00      	cmp	r7, #0
    4cbc:	db29      	blt.n	4d12 <_usb_d_dev_ep_init+0xea>
    4cbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4cc2:	009c      	lsls	r4, r3, #2
    4cc4:	4b1f      	ldr	r3, [pc, #124]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4cc6:	4423      	add	r3, r4
    4cc8:	f8d3 e008 	ldr.w	lr, [r3, #8]
    4ccc:	4d1c      	ldr	r5, [pc, #112]	; (4d40 <_usb_d_dev_ep_init+0x118>)
    4cce:	00b4      	lsls	r4, r6, #2
    4cd0:	19a7      	adds	r7, r4, r6
    4cd2:	00bb      	lsls	r3, r7, #2
    4cd4:	461f      	mov	r7, r3
    4cd6:	442b      	add	r3, r5
    4cd8:	f8c3 e080 	str.w	lr, [r3, #128]	; 0x80
	ept->size     = max_pkt_siz;
    4cdc:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	ept->flags.u8 = (ep_type + 1);
    4ce0:	3101      	adds	r1, #1
    4ce2:	f883 1087 	strb.w	r1, [r3, #135]	; 0x87
	ept->ep       = ep;
    4ce6:	443d      	add	r5, r7
    4ce8:	f885 0086 	strb.w	r0, [r5, #134]	; 0x86
	return USB_OK;
    4cec:	2000      	movs	r0, #0
    4cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4cf0:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4cf4:	00a5      	lsls	r5, r4, #2
    4cf6:	4c13      	ldr	r4, [pc, #76]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4cf8:	442c      	add	r4, r5
    4cfa:	68e4      	ldr	r4, [r4, #12]
    4cfc:	3400      	adds	r4, #0
    4cfe:	bf18      	it	ne
    4d00:	2401      	movne	r4, #1
    4d02:	e7cf      	b.n	4ca4 <_usb_d_dev_ep_init+0x7c>
    4d04:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4d08:	00a5      	lsls	r5, r4, #2
    4d0a:	4c0e      	ldr	r4, [pc, #56]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4d0c:	442c      	add	r4, r5
    4d0e:	8a64      	ldrh	r4, [r4, #18]
    4d10:	e7d1      	b.n	4cb6 <_usb_d_dev_ep_init+0x8e>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4d12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4d16:	009c      	lsls	r4, r3, #2
    4d18:	4b0a      	ldr	r3, [pc, #40]	; (4d44 <_usb_d_dev_ep_init+0x11c>)
    4d1a:	4423      	add	r3, r4
    4d1c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    4d20:	e7d4      	b.n	4ccc <_usb_d_dev_ep_init+0xa4>
		return -USB_ERR_PARAM;
    4d22:	f06f 0011 	mvn.w	r0, #17
    4d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    4d28:	f06f 0013 	mvn.w	r0, #19
    4d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4d2e:	f06f 0013 	mvn.w	r0, #19
    4d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    4d34:	f06f 0012 	mvn.w	r0, #18
    4d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_FUNC;
    4d3a:	f06f 0012 	mvn.w	r0, #18
}
    4d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d40:	20000644 	.word	0x20000644
    4d44:	00007dec 	.word	0x00007dec

00004d48 <_usb_d_dev_ep_deinit>:
{
    4d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d4c:	b246      	sxtb	r6, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4d4e:	0ff1      	lsrs	r1, r6, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4d50:	f010 040f 	ands.w	r4, r0, #15
    4d54:	d005      	beq.n	4d62 <_usb_d_dev_ep_deinit+0x1a>
    4d56:	2e00      	cmp	r6, #0
    4d58:	db01      	blt.n	4d5e <_usb_d_dev_ep_deinit+0x16>
    4d5a:	4623      	mov	r3, r4
    4d5c:	e002      	b.n	4d64 <_usb_d_dev_ep_deinit+0x1c>
    4d5e:	1ca3      	adds	r3, r4, #2
    4d60:	e000      	b.n	4d64 <_usb_d_dev_ep_deinit+0x1c>
    4d62:	4623      	mov	r3, r4
	return &dev_inst.ep[ep_index];
    4d64:	461d      	mov	r5, r3
    4d66:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    4d6a:	00ba      	lsls	r2, r7, #2
    4d6c:	3210      	adds	r2, #16
    4d6e:	4f23      	ldr	r7, [pc, #140]	; (4dfc <_usb_d_dev_ep_deinit+0xb4>)
    4d70:	443a      	add	r2, r7
    4d72:	1d17      	adds	r7, r2, #4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4d74:	2c02      	cmp	r4, #2
    4d76:	d82e      	bhi.n	4dd6 <_usb_d_dev_ep_deinit+0x8e>
    4d78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4d7c:	009a      	lsls	r2, r3, #2
    4d7e:	4b20      	ldr	r3, [pc, #128]	; (4e00 <_usb_d_dev_ep_deinit+0xb8>)
    4d80:	4413      	add	r3, r2
    4d82:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4d86:	2bff      	cmp	r3, #255	; 0xff
    4d88:	d025      	beq.n	4dd6 <_usb_d_dev_ep_deinit+0x8e>
    4d8a:	4680      	mov	r8, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    4d8c:	2203      	movs	r2, #3
    4d8e:	4638      	mov	r0, r7
    4d90:	4b1c      	ldr	r3, [pc, #112]	; (4e04 <_usb_d_dev_ep_deinit+0xbc>)
    4d92:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    4d94:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4d98:	009a      	lsls	r2, r3, #2
    4d9a:	4b19      	ldr	r3, [pc, #100]	; (4e00 <_usb_d_dev_ep_deinit+0xb8>)
    4d9c:	4413      	add	r3, r2
    4d9e:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4da2:	f003 0307 	and.w	r3, r3, #7
    4da6:	2b01      	cmp	r3, #1
    4da8:	d017      	beq.n	4dda <_usb_d_dev_ep_deinit+0x92>
	} else if (USB_EP_GET_DIR(ep)) {
    4daa:	2e00      	cmp	r6, #0
    4dac:	db1d      	blt.n	4dea <_usb_d_dev_ep_deinit+0xa2>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    4dae:	f108 0008 	add.w	r0, r8, #8
    4db2:	0140      	lsls	r0, r0, #5
    4db4:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4db8:	7803      	ldrb	r3, [r0, #0]
    4dba:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    4dbe:	7003      	strb	r3, [r0, #0]
	ept->flags.u8 = 0;
    4dc0:	4a0f      	ldr	r2, [pc, #60]	; (4e00 <_usb_d_dev_ep_deinit+0xb8>)
    4dc2:	00ab      	lsls	r3, r5, #2
    4dc4:	1958      	adds	r0, r3, r5
    4dc6:	0081      	lsls	r1, r0, #2
    4dc8:	4411      	add	r1, r2
    4dca:	2000      	movs	r0, #0
    4dcc:	f881 0087 	strb.w	r0, [r1, #135]	; 0x87
	ept->ep       = 0xFF;
    4dd0:	23ff      	movs	r3, #255	; 0xff
    4dd2:	f881 3086 	strb.w	r3, [r1, #134]	; 0x86
    4dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    4dda:	f108 0008 	add.w	r0, r8, #8
    4dde:	0140      	lsls	r0, r0, #5
    4de0:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4de4:	2300      	movs	r3, #0
    4de6:	7003      	strb	r3, [r0, #0]
    4de8:	e7ea      	b.n	4dc0 <_usb_d_dev_ep_deinit+0x78>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    4dea:	3408      	adds	r4, #8
    4dec:	0164      	lsls	r4, r4, #5
    4dee:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4df2:	7823      	ldrb	r3, [r4, #0]
    4df4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    4df8:	7023      	strb	r3, [r4, #0]
    4dfa:	e7e1      	b.n	4dc0 <_usb_d_dev_ep_deinit+0x78>
    4dfc:	200006a4 	.word	0x200006a4
    4e00:	20000644 	.word	0x20000644
    4e04:	00004331 	.word	0x00004331

00004e08 <_usb_d_dev_ep_enable>:
{
    4e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e0a:	b244      	sxtb	r4, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4e0c:	f010 000f 	ands.w	r0, r0, #15
    4e10:	d005      	beq.n	4e1e <_usb_d_dev_ep_enable+0x16>
    4e12:	2c00      	cmp	r4, #0
    4e14:	db01      	blt.n	4e1a <_usb_d_dev_ep_enable+0x12>
    4e16:	4603      	mov	r3, r0
    4e18:	e002      	b.n	4e20 <_usb_d_dev_ep_enable+0x18>
    4e1a:	1c83      	adds	r3, r0, #2
    4e1c:	e000      	b.n	4e20 <_usb_d_dev_ep_enable+0x18>
    4e1e:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4e20:	4619      	mov	r1, r3
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4e22:	f100 0208 	add.w	r2, r0, #8
    4e26:	0152      	lsls	r2, r2, #5
    4e28:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4e2c:	7812      	ldrb	r2, [r2, #0]
    4e2e:	b2d2      	uxtb	r2, r2
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4e30:	2802      	cmp	r0, #2
    4e32:	f200 813e 	bhi.w	50b2 <_usb_d_dev_ep_enable+0x2aa>
    4e36:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4e3a:	009d      	lsls	r5, r3, #2
    4e3c:	4ba4      	ldr	r3, [pc, #656]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4e3e:	442b      	add	r3, r5
    4e40:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4e44:	2bff      	cmp	r3, #255	; 0xff
    4e46:	f000 8137 	beq.w	50b8 <_usb_d_dev_ep_enable+0x2b0>
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    4e4a:	4ba1      	ldr	r3, [pc, #644]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4e4c:	eb03 1540 	add.w	r5, r3, r0, lsl #5
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    4e50:	eb01 0781 	add.w	r7, r1, r1, lsl #2
    4e54:	00be      	lsls	r6, r7, #2
    4e56:	4433      	add	r3, r6
    4e58:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4e5c:	f003 0307 	and.w	r3, r3, #7
    4e60:	2b01      	cmp	r3, #1
    4e62:	d036      	beq.n	4ed2 <_usb_d_dev_ep_enable+0xca>
	} else if (dir) {
    4e64:	2c00      	cmp	r4, #0
    4e66:	f2c0 80c1 	blt.w	4fec <_usb_d_dev_ep_enable+0x1e4>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    4e6a:	f012 0f07 	tst.w	r2, #7
    4e6e:	f040 812c 	bne.w	50ca <_usb_d_dev_ep_enable+0x2c2>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    4e72:	4e97      	ldr	r6, [pc, #604]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4e74:	008c      	lsls	r4, r1, #2
    4e76:	1867      	adds	r7, r4, r1
    4e78:	00bb      	lsls	r3, r7, #2
    4e7a:	461f      	mov	r7, r3
    4e7c:	4433      	add	r3, r6
    4e7e:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4e82:	f003 0307 	and.w	r3, r3, #7
    4e86:	431a      	orrs	r2, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4e88:	f100 0308 	add.w	r3, r0, #8
    4e8c:	015b      	lsls	r3, r3, #5
    4e8e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4e92:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4e94:	443e      	add	r6, r7
    4e96:	f8b6 2084 	ldrh.w	r2, [r6, #132]	; 0x84
    4e9a:	4b8e      	ldr	r3, [pc, #568]	; (50d4 <_usb_d_dev_ep_enable+0x2cc>)
    4e9c:	ea03 3382 	and.w	r3, r3, r2, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4ea0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    4ea4:	f200 80ea 	bhi.w	507c <_usb_d_dev_ep_enable+0x274>
    4ea8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    4eac:	f200 80f7 	bhi.w	509e <_usb_d_dev_ep_enable+0x296>
    4eb0:	2a80      	cmp	r2, #128	; 0x80
    4eb2:	f200 80f6 	bhi.w	50a2 <_usb_d_dev_ep_enable+0x29a>
    4eb6:	2a40      	cmp	r2, #64	; 0x40
    4eb8:	f200 80f5 	bhi.w	50a6 <_usb_d_dev_ep_enable+0x29e>
    4ebc:	2a20      	cmp	r2, #32
    4ebe:	f200 80f4 	bhi.w	50aa <_usb_d_dev_ep_enable+0x2a2>
    4ec2:	2a10      	cmp	r2, #16
    4ec4:	f200 80f3 	bhi.w	50ae <_usb_d_dev_ep_enable+0x2a6>
    4ec8:	2a08      	cmp	r2, #8
    4eca:	bf94      	ite	ls
    4ecc:	2200      	movls	r2, #0
    4ece:	2201      	movhi	r2, #1
    4ed0:	e0d5      	b.n	507e <_usb_d_dev_ep_enable+0x276>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    4ed2:	f012 0f77 	tst.w	r2, #119	; 0x77
    4ed6:	f040 80f2 	bne.w	50be <_usb_d_dev_ep_enable+0x2b6>
    4eda:	f100 0308 	add.w	r3, r0, #8
    4ede:	015b      	lsls	r3, r3, #5
    4ee0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4ee4:	2211      	movs	r2, #17
    4ee6:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4ee8:	4b79      	ldr	r3, [pc, #484]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4eea:	4433      	add	r3, r6
    4eec:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
    4ef0:	4a78      	ldr	r2, [pc, #480]	; (50d4 <_usb_d_dev_ep_enable+0x2cc>)
    4ef2:	ea02 3283 	and.w	r2, r2, r3, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4ef6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4efa:	d80f      	bhi.n	4f1c <_usb_d_dev_ep_enable+0x114>
    4efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4f00:	d825      	bhi.n	4f4e <_usb_d_dev_ep_enable+0x146>
    4f02:	2b80      	cmp	r3, #128	; 0x80
    4f04:	d825      	bhi.n	4f52 <_usb_d_dev_ep_enable+0x14a>
    4f06:	2b40      	cmp	r3, #64	; 0x40
    4f08:	d825      	bhi.n	4f56 <_usb_d_dev_ep_enable+0x14e>
    4f0a:	2b20      	cmp	r3, #32
    4f0c:	d825      	bhi.n	4f5a <_usb_d_dev_ep_enable+0x152>
    4f0e:	2b10      	cmp	r3, #16
    4f10:	d825      	bhi.n	4f5e <_usb_d_dev_ep_enable+0x156>
    4f12:	2b08      	cmp	r3, #8
    4f14:	bf94      	ite	ls
    4f16:	2400      	movls	r4, #0
    4f18:	2401      	movhi	r4, #1
    4f1a:	e000      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f1c:	2407      	movs	r4, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f1e:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4f22:	606a      	str	r2, [r5, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f24:	f3c3 040d 	ubfx	r4, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4f2c:	d819      	bhi.n	4f62 <_usb_d_dev_ep_enable+0x15a>
    4f2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4f32:	d851      	bhi.n	4fd8 <_usb_d_dev_ep_enable+0x1d0>
    4f34:	2b80      	cmp	r3, #128	; 0x80
    4f36:	d851      	bhi.n	4fdc <_usb_d_dev_ep_enable+0x1d4>
    4f38:	2b40      	cmp	r3, #64	; 0x40
    4f3a:	d851      	bhi.n	4fe0 <_usb_d_dev_ep_enable+0x1d8>
    4f3c:	2b20      	cmp	r3, #32
    4f3e:	d851      	bhi.n	4fe4 <_usb_d_dev_ep_enable+0x1dc>
    4f40:	2b10      	cmp	r3, #16
    4f42:	d851      	bhi.n	4fe8 <_usb_d_dev_ep_enable+0x1e0>
    4f44:	2b08      	cmp	r3, #8
    4f46:	bf94      	ite	ls
    4f48:	2200      	movls	r2, #0
    4f4a:	2201      	movhi	r2, #1
    4f4c:	e00a      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
    4f4e:	2406      	movs	r4, #6
    4f50:	e7e5      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f52:	2405      	movs	r4, #5
    4f54:	e7e3      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f56:	2404      	movs	r4, #4
    4f58:	e7e1      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f5a:	2403      	movs	r4, #3
    4f5c:	e7df      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f5e:	2402      	movs	r4, #2
    4f60:	e7dd      	b.n	4f1e <_usb_d_dev_ep_enable+0x116>
    4f62:	2207      	movs	r2, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f64:	ea44 7202 	orr.w	r2, r4, r2, lsl #28
    4f68:	616a      	str	r2, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4f6a:	f100 0308 	add.w	r3, r0, #8
    4f6e:	015b      	lsls	r3, r3, #5
    4f70:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f74:	2640      	movs	r6, #64	; 0x40
    4f76:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4f78:	2280      	movs	r2, #128	; 0x80
    4f7a:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4f7c:	4a54      	ldr	r2, [pc, #336]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4f7e:	eb02 1340 	add.w	r3, r2, r0, lsl #5
    4f82:	2000      	movs	r0, #0
    4f84:	7298      	strb	r0, [r3, #10]
    4f86:	7698      	strb	r0, [r3, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4f88:	008d      	lsls	r5, r1, #2
    4f8a:	186b      	adds	r3, r5, r1
    4f8c:	009c      	lsls	r4, r3, #2
    4f8e:	4414      	add	r4, r2
    4f90:	f894 3086 	ldrb.w	r3, [r4, #134]	; 0x86
    4f94:	f003 030f 	and.w	r3, r3, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4f98:	f8d4 e080 	ldr.w	lr, [r4, #128]	; 0x80
	bank->ADDR.reg          = addr;
    4f9c:	015c      	lsls	r4, r3, #5
    4f9e:	1917      	adds	r7, r2, r4
    4fa0:	f842 e004 	str.w	lr, [r2, r4]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    4fa4:	4429      	add	r1, r5
    4fa6:	008d      	lsls	r5, r1, #2
    4fa8:	442a      	add	r2, r5
    4faa:	f8b2 1084 	ldrh.w	r1, [r2, #132]	; 0x84
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4fae:	687a      	ldr	r2, [r7, #4]
    4fb0:	f361 329b 	bfi	r2, r1, #14, #14
    4fb4:	607a      	str	r2, [r7, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4fb6:	687a      	ldr	r2, [r7, #4]
    4fb8:	f360 020d 	bfi	r2, r0, #0, #14
    4fbc:	607a      	str	r2, [r7, #4]
    4fbe:	3308      	adds	r3, #8
    4fc0:	015b      	lsls	r3, r3, #5
    4fc2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4fc6:	22b0      	movs	r2, #176	; 0xb0
    4fc8:	711a      	strb	r2, [r3, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4fca:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    4fcc:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4fd0:	2310      	movs	r3, #16
    4fd2:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    4fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4fd8:	2206      	movs	r2, #6
    4fda:	e7c3      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
    4fdc:	2205      	movs	r2, #5
    4fde:	e7c1      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
    4fe0:	2204      	movs	r2, #4
    4fe2:	e7bf      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
    4fe4:	2203      	movs	r2, #3
    4fe6:	e7bd      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
    4fe8:	2202      	movs	r2, #2
    4fea:	e7bb      	b.n	4f64 <_usb_d_dev_ep_enable+0x15c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    4fec:	f012 0f70 	tst.w	r2, #112	; 0x70
    4ff0:	d168      	bne.n	50c4 <_usb_d_dev_ep_enable+0x2bc>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    4ff2:	4e37      	ldr	r6, [pc, #220]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    4ff4:	008b      	lsls	r3, r1, #2
    4ff6:	185f      	adds	r7, r3, r1
    4ff8:	00bc      	lsls	r4, r7, #2
    4ffa:	4627      	mov	r7, r4
    4ffc:	4434      	add	r4, r6
    4ffe:	f894 4087 	ldrb.w	r4, [r4, #135]	; 0x87
    5002:	f004 0407 	and.w	r4, r4, #7
    5006:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    500a:	f100 0408 	add.w	r4, r0, #8
    500e:	0164      	lsls	r4, r4, #5
    5010:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    5014:	7022      	strb	r2, [r4, #0]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    5016:	443e      	add	r6, r7
    5018:	f8b6 3084 	ldrh.w	r3, [r6, #132]	; 0x84
    501c:	f3c3 020d 	ubfx	r2, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    5020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5024:	d80f      	bhi.n	5046 <_usb_d_dev_ep_enable+0x23e>
    5026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    502a:	d81d      	bhi.n	5068 <_usb_d_dev_ep_enable+0x260>
    502c:	2b80      	cmp	r3, #128	; 0x80
    502e:	d81d      	bhi.n	506c <_usb_d_dev_ep_enable+0x264>
    5030:	2b40      	cmp	r3, #64	; 0x40
    5032:	d81d      	bhi.n	5070 <_usb_d_dev_ep_enable+0x268>
    5034:	2b20      	cmp	r3, #32
    5036:	d81d      	bhi.n	5074 <_usb_d_dev_ep_enable+0x26c>
    5038:	2b10      	cmp	r3, #16
    503a:	d81d      	bhi.n	5078 <_usb_d_dev_ep_enable+0x270>
    503c:	2b08      	cmp	r3, #8
    503e:	bf94      	ite	ls
    5040:	2300      	movls	r3, #0
    5042:	2301      	movhi	r3, #1
    5044:	e000      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    5046:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    5048:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
    504c:	616b      	str	r3, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    504e:	f100 0308 	add.w	r3, r0, #8
    5052:	015b      	lsls	r3, r3, #5
    5054:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5058:	2280      	movs	r2, #128	; 0x80
    505a:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    505c:	4b1c      	ldr	r3, [pc, #112]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    505e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5062:	2000      	movs	r0, #0
    5064:	7698      	strb	r0, [r3, #26]
    5066:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    5068:	2306      	movs	r3, #6
    506a:	e7ed      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    506c:	2305      	movs	r3, #5
    506e:	e7eb      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    5070:	2304      	movs	r3, #4
    5072:	e7e9      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    5074:	2303      	movs	r3, #3
    5076:	e7e7      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    5078:	2302      	movs	r3, #2
    507a:	e7e5      	b.n	5048 <_usb_d_dev_ep_enable+0x240>
    507c:	2207      	movs	r2, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    507e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    5082:	606b      	str	r3, [r5, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    5084:	f100 0308 	add.w	r3, r0, #8
    5088:	015b      	lsls	r3, r3, #5
    508a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    508e:	2240      	movs	r2, #64	; 0x40
    5090:	715a      	strb	r2, [r3, #5]
	bank->STATUS_BK.reg     = 0;
    5092:	4b0f      	ldr	r3, [pc, #60]	; (50d0 <_usb_d_dev_ep_enable+0x2c8>)
    5094:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5098:	2000      	movs	r0, #0
    509a:	7298      	strb	r0, [r3, #10]
    509c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    509e:	2206      	movs	r2, #6
    50a0:	e7ed      	b.n	507e <_usb_d_dev_ep_enable+0x276>
    50a2:	2205      	movs	r2, #5
    50a4:	e7eb      	b.n	507e <_usb_d_dev_ep_enable+0x276>
    50a6:	2204      	movs	r2, #4
    50a8:	e7e9      	b.n	507e <_usb_d_dev_ep_enable+0x276>
    50aa:	2203      	movs	r2, #3
    50ac:	e7e7      	b.n	507e <_usb_d_dev_ep_enable+0x276>
    50ae:	2202      	movs	r2, #2
    50b0:	e7e5      	b.n	507e <_usb_d_dev_ep_enable+0x276>
		return -USB_ERR_PARAM;
    50b2:	f06f 0011 	mvn.w	r0, #17
    50b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50b8:	f06f 0011 	mvn.w	r0, #17
    50bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    50be:	f06f 0013 	mvn.w	r0, #19
    50c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    50c4:	f06f 0013 	mvn.w	r0, #19
    50c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    50ca:	f06f 0013 	mvn.w	r0, #19
}
    50ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50d0:	20000644 	.word	0x20000644
    50d4:	0fffc000 	.word	0x0fffc000

000050d8 <_usb_d_dev_ep_stall>:
{
    50d8:	b470      	push	{r4, r5, r6}
    50da:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    50dc:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    50de:	f010 000f 	ands.w	r0, r0, #15
    50e2:	d005      	beq.n	50f0 <_usb_d_dev_ep_stall+0x18>
    50e4:	2b00      	cmp	r3, #0
    50e6:	db01      	blt.n	50ec <_usb_d_dev_ep_stall+0x14>
    50e8:	4603      	mov	r3, r0
    50ea:	e002      	b.n	50f2 <_usb_d_dev_ep_stall+0x1a>
    50ec:	1c83      	adds	r3, r0, #2
    50ee:	e000      	b.n	50f2 <_usb_d_dev_ep_stall+0x1a>
    50f0:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    50f2:	461e      	mov	r6, r3
    50f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    50f8:	009a      	lsls	r2, r3, #2
    50fa:	3210      	adds	r2, #16
    50fc:	4d46      	ldr	r5, [pc, #280]	; (5218 <_usb_d_dev_ep_stall+0x140>)
    50fe:	442a      	add	r2, r5
    5100:	3204      	adds	r2, #4
	if (epn > CONF_USB_D_MAX_EP_N) {
    5102:	2802      	cmp	r0, #2
    5104:	f200 8084 	bhi.w	5210 <_usb_d_dev_ep_stall+0x138>
	if (USB_EP_STALL_SET == ctrl) {
    5108:	2901      	cmp	r1, #1
    510a:	d018      	beq.n	513e <_usb_d_dev_ep_stall+0x66>
	} else if (USB_EP_STALL_CLR == ctrl) {
    510c:	2900      	cmp	r1, #0
    510e:	d03d      	beq.n	518c <_usb_d_dev_ep_stall+0xb4>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    5110:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    5114:	009a      	lsls	r2, r3, #2
    5116:	4b41      	ldr	r3, [pc, #260]	; (521c <_usb_d_dev_ep_stall+0x144>)
    5118:	4413      	add	r3, r2
    511a:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    511e:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    5122:	3308      	adds	r3, #8
    5124:	015b      	lsls	r3, r3, #5
    5126:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    512a:	799a      	ldrb	r2, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    512c:	2310      	movs	r3, #16
    512e:	fa03 f404 	lsl.w	r4, r3, r4
    5132:	4222      	tst	r2, r4
    5134:	bf14      	ite	ne
    5136:	2001      	movne	r0, #1
    5138:	2000      	moveq	r0, #0
}
    513a:	bc70      	pop	{r4, r5, r6}
    513c:	4770      	bx	lr
	uint8_t epn = USB_EP_GET_N(ept->ep);
    513e:	f1a5 0160 	sub.w	r1, r5, #96	; 0x60
    5142:	00b3      	lsls	r3, r6, #2
    5144:	1998      	adds	r0, r3, r6
    5146:	0082      	lsls	r2, r0, #2
    5148:	440a      	add	r2, r1
    514a:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
    514e:	f002 020f 	and.w	r2, r2, #15
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5152:	2510      	movs	r5, #16
    5154:	40a5      	lsls	r5, r4
    5156:	b2ed      	uxtb	r5, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    5158:	f102 0008 	add.w	r0, r2, #8
    515c:	0140      	lsls	r0, r0, #5
    515e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5162:	7145      	strb	r5, [r0, #5]
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    5164:	2020      	movs	r0, #32
    5166:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    516a:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    516c:	0152      	lsls	r2, r2, #5
    516e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5172:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    5176:	441e      	add	r6, r3
    5178:	00b3      	lsls	r3, r6, #2
    517a:	440b      	add	r3, r1
    517c:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    5180:	f042 0208 	orr.w	r2, r2, #8
    5184:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    5188:	2000      	movs	r0, #0
    518a:	e7d6      	b.n	513a <_usb_d_dev_ep_stall+0x62>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    518c:	7c93      	ldrb	r3, [r2, #18]
    518e:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    5192:	f103 0108 	add.w	r1, r3, #8
    5196:	0149      	lsls	r1, r1, #5
    5198:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    519c:	7988      	ldrb	r0, [r1, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    519e:	2110      	movs	r1, #16
    51a0:	40a1      	lsls	r1, r4
	if (!is_stalled) {
    51a2:	4208      	tst	r0, r1
    51a4:	d025      	beq.n	51f2 <_usb_d_dev_ep_stall+0x11a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    51a6:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    51a8:	f103 0008 	add.w	r0, r3, #8
    51ac:	0140      	lsls	r0, r0, #5
    51ae:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    51b2:	7101      	strb	r1, [r0, #4]
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    51b4:	2120      	movs	r1, #32
    51b6:	40a1      	lsls	r1, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    51b8:	b2ce      	uxtb	r6, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    51ba:	015d      	lsls	r5, r3, #5
    51bc:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    51c0:	f885 6108 	strb.w	r6, [r5, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    51c4:	79c0      	ldrb	r0, [r0, #7]
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    51c6:	4208      	tst	r0, r1
    51c8:	d00a      	beq.n	51e0 <_usb_d_dev_ep_stall+0x108>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    51ca:	f103 0108 	add.w	r1, r3, #8
    51ce:	0149      	lsls	r1, r1, #5
    51d0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    51d4:	71ce      	strb	r6, [r1, #7]
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    51d6:	2001      	movs	r0, #1
    51d8:	fa00 f404 	lsl.w	r4, r0, r4
    51dc:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    51de:	710c      	strb	r4, [r1, #4]
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    51e0:	7cd1      	ldrb	r1, [r2, #19]
    51e2:	f001 0107 	and.w	r1, r1, #7
    51e6:	2901      	cmp	r1, #1
    51e8:	d005      	beq.n	51f6 <_usb_d_dev_ep_stall+0x11e>
		ept->flags.bits.is_stalled = 0;
    51ea:	7cd3      	ldrb	r3, [r2, #19]
    51ec:	f36f 03c3 	bfc	r3, #3, #1
    51f0:	74d3      	strb	r3, [r2, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    51f2:	2000      	movs	r0, #0
    51f4:	e7a1      	b.n	513a <_usb_d_dev_ep_stall+0x62>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    51f6:	3308      	adds	r3, #8
    51f8:	015b      	lsls	r3, r3, #5
    51fa:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    51fe:	799b      	ldrb	r3, [r3, #6]
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    5200:	f013 0f30 	tst.w	r3, #48	; 0x30
    5204:	d1f5      	bne.n	51f2 <_usb_d_dev_ep_stall+0x11a>
			ept->flags.bits.is_stalled = 0;
    5206:	7cd3      	ldrb	r3, [r2, #19]
    5208:	f36f 03c3 	bfc	r3, #3, #1
    520c:	74d3      	strb	r3, [r2, #19]
    520e:	e7f0      	b.n	51f2 <_usb_d_dev_ep_stall+0x11a>
		return -USB_ERR_PARAM;
    5210:	f06f 0011 	mvn.w	r0, #17
    5214:	e791      	b.n	513a <_usb_d_dev_ep_stall+0x62>
    5216:	bf00      	nop
    5218:	200006a4 	.word	0x200006a4
    521c:	20000644 	.word	0x20000644

00005220 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    5220:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    5222:	f000 000f 	and.w	r0, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    5226:	4a1a      	ldr	r2, [pc, #104]	; (5290 <_usb_d_dev_ep_read_req+0x70>)
    5228:	0143      	lsls	r3, r0, #5
    522a:	18d4      	adds	r4, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    522c:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    522e:	6862      	ldr	r2, [r4, #4]
    5230:	f3c2 020d 	ubfx	r2, r2, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    5234:	2802      	cmp	r0, #2
    5236:	d822      	bhi.n	527e <_usb_d_dev_ep_read_req+0x5e>
    5238:	b321      	cbz	r1, 5284 <_usb_d_dev_ep_read_req+0x64>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    523a:	f100 0308 	add.w	r3, r0, #8
    523e:	015b      	lsls	r3, r3, #5
    5240:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5244:	781b      	ldrb	r3, [r3, #0]
    5246:	b2db      	uxtb	r3, r3
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    5248:	2b11      	cmp	r3, #17
    524a:	d11e      	bne.n	528a <_usb_d_dev_ep_read_req+0x6a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    524c:	f100 0308 	add.w	r3, r0, #8
    5250:	015b      	lsls	r3, r3, #5
    5252:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5256:	79db      	ldrb	r3, [r3, #7]
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    5258:	f013 0f10 	tst.w	r3, #16
    525c:	d102      	bne.n	5264 <_usb_d_dev_ep_read_req+0x44>
		return ERR_NONE;
    525e:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    5260:	bc30      	pop	{r4, r5}
    5262:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    5264:	682c      	ldr	r4, [r5, #0]
    5266:	686b      	ldr	r3, [r5, #4]
    5268:	600c      	str	r4, [r1, #0]
    526a:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    526c:	f100 0308 	add.w	r3, r0, #8
    5270:	015b      	lsls	r3, r3, #5
    5272:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5276:	2110      	movs	r1, #16
    5278:	71d9      	strb	r1, [r3, #7]
	return bytes;
    527a:	4610      	mov	r0, r2
    527c:	e7f0      	b.n	5260 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_PARAM;
    527e:	f06f 0011 	mvn.w	r0, #17
    5282:	e7ed      	b.n	5260 <_usb_d_dev_ep_read_req+0x40>
    5284:	f06f 0011 	mvn.w	r0, #17
    5288:	e7ea      	b.n	5260 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_FUNC;
    528a:	f06f 0012 	mvn.w	r0, #18
    528e:	e7e7      	b.n	5260 <_usb_d_dev_ep_read_req+0x40>
    5290:	20000644 	.word	0x20000644

00005294 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    5294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5298:	b085      	sub	sp, #20
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    529a:	7a03      	ldrb	r3, [r0, #8]
    529c:	fa4f f883 	sxtb.w	r8, r3
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    52a0:	ea4f 79d8 	mov.w	r9, r8, lsr #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    52a4:	f013 030f 	ands.w	r3, r3, #15
    52a8:	d006      	beq.n	52b8 <_usb_d_dev_ep_trans+0x24>
    52aa:	f1b8 0f00 	cmp.w	r8, #0
    52ae:	db01      	blt.n	52b4 <_usb_d_dev_ep_trans+0x20>
    52b0:	461d      	mov	r5, r3
    52b2:	e002      	b.n	52ba <_usb_d_dev_ep_trans+0x26>
    52b4:	1c9d      	adds	r5, r3, #2
    52b6:	e000      	b.n	52ba <_usb_d_dev_ep_trans+0x26>
    52b8:	461d      	mov	r5, r3
	return &dev_inst.ep[ep_index];
    52ba:	462c      	mov	r4, r5
    52bc:	495c      	ldr	r1, [pc, #368]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    52be:	f101 0660 	add.w	r6, r1, #96	; 0x60
    52c2:	00aa      	lsls	r2, r5, #2
    52c4:	1957      	adds	r7, r2, r5
    52c6:	ea4f 0e87 	mov.w	lr, r7, lsl #2
    52ca:	f10e 0e10 	add.w	lr, lr, #16
    52ce:	44b6      	add	lr, r6
    52d0:	f10e 0604 	add.w	r6, lr, #4
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    52d4:	00bd      	lsls	r5, r7, #2
    52d6:	4429      	add	r1, r5
    52d8:	f8b1 2084 	ldrh.w	r2, [r1, #132]	; 0x84
    52dc:	f240 31ff 	movw	r1, #1023	; 0x3ff
    52e0:	428a      	cmp	r2, r1
    52e2:	d03d      	beq.n	5360 <_usb_d_dev_ep_trans+0xcc>
    52e4:	1e55      	subs	r5, r2, #1
    52e6:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    52e8:	6841      	ldr	r1, [r0, #4]
    52ea:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    52ec:	2b02      	cmp	r3, #2
    52ee:	f200 8095 	bhi.w	541c <_usb_d_dev_ep_trans+0x188>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    52f2:	6803      	ldr	r3, [r0, #0]
    52f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    52f8:	d30c      	bcc.n	5314 <_usb_d_dev_ep_trans+0x80>
    52fa:	eb01 0e03 	add.w	lr, r1, r3
    52fe:	4f4d      	ldr	r7, [pc, #308]	; (5434 <_usb_d_dev_ep_trans+0x1a0>)
    5300:	45be      	cmp	lr, r7
    5302:	d807      	bhi.n	5314 <_usb_d_dev_ep_trans+0x80>
    5304:	f013 0f03 	tst.w	r3, #3
    5308:	d104      	bne.n	5314 <_usb_d_dev_ep_trans+0x80>
	    || (!dir && (trans->size < ept->size))) {
    530a:	f1b8 0f00 	cmp.w	r8, #0
    530e:	db29      	blt.n	5364 <_usb_d_dev_ep_trans+0xd0>
    5310:	4291      	cmp	r1, r2
    5312:	d22a      	bcs.n	536a <_usb_d_dev_ep_trans+0xd6>
		if (!ept->cache) {
    5314:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5318:	009a      	lsls	r2, r3, #2
    531a:	4b45      	ldr	r3, [pc, #276]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    531c:	4413      	add	r3, r2
    531e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    5322:	2b00      	cmp	r3, #0
    5324:	d07d      	beq.n	5422 <_usb_d_dev_ep_trans+0x18e>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    5326:	f04f 0a01 	mov.w	sl, #1
	}
	if (!dir && size_n_aligned) {
    532a:	f1b8 0f00 	cmp.w	r8, #0
    532e:	db09      	blt.n	5344 <_usb_d_dev_ep_trans+0xb0>
    5330:	b145      	cbz	r5, 5344 <_usb_d_dev_ep_trans+0xb0>
		if (!ept->cache) {
    5332:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5336:	009a      	lsls	r2, r3, #2
    5338:	4b3d      	ldr	r3, [pc, #244]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    533a:	4413      	add	r3, r2
    533c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    5340:	2b00      	cmp	r3, #0
    5342:	d071      	beq.n	5428 <_usb_d_dev_ep_trans+0x194>
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    5344:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5348:	009a      	lsls	r2, r3, #2
    534a:	4b39      	ldr	r3, [pc, #228]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    534c:	4413      	add	r3, r2
    534e:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    5352:	f013 0f08 	tst.w	r3, #8
    5356:	d00b      	beq.n	5370 <_usb_d_dev_ep_trans+0xdc>
		return USB_HALTED;
    5358:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    535a:	b005      	add	sp, #20
    535c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    5360:	4615      	mov	r5, r2
    5362:	e7c1      	b.n	52e8 <_usb_d_dev_ep_trans+0x54>
	bool use_cache = false;
    5364:	f04f 0a00 	mov.w	sl, #0
    5368:	e7df      	b.n	532a <_usb_d_dev_ep_trans+0x96>
    536a:	f04f 0a00 	mov.w	sl, #0
    536e:	e7dc      	b.n	532a <_usb_d_dev_ep_trans+0x96>
    5370:	4607      	mov	r7, r0
	atomic_enter_critical(&flags);
    5372:	a803      	add	r0, sp, #12
    5374:	4b30      	ldr	r3, [pc, #192]	; (5438 <_usb_d_dev_ep_trans+0x1a4>)
    5376:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    5378:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    537c:	009a      	lsls	r2, r3, #2
    537e:	4b2c      	ldr	r3, [pc, #176]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    5380:	4413      	add	r3, r2
    5382:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    5386:	f013 0f40 	tst.w	r3, #64	; 0x40
    538a:	d125      	bne.n	53d8 <_usb_d_dev_ep_trans+0x144>
	ept->flags.bits.is_busy = 1;
    538c:	00a3      	lsls	r3, r4, #2
    538e:	4423      	add	r3, r4
    5390:	009a      	lsls	r2, r3, #2
    5392:	4b27      	ldr	r3, [pc, #156]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    5394:	eb03 0b02 	add.w	fp, r3, r2
    5398:	f10b 0380 	add.w	r3, fp, #128	; 0x80
    539c:	4619      	mov	r1, r3
    539e:	79db      	ldrb	r3, [r3, #7]
    53a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    53a4:	9101      	str	r1, [sp, #4]
    53a6:	71cb      	strb	r3, [r1, #7]
	atomic_leave_critical(&flags);
    53a8:	a803      	add	r0, sp, #12
    53aa:	4b24      	ldr	r3, [pc, #144]	; (543c <_usb_d_dev_ep_trans+0x1a8>)
    53ac:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    53ae:	683b      	ldr	r3, [r7, #0]
    53b0:	f8cb 3074 	str.w	r3, [fp, #116]	; 0x74
	ept->trans_size  = trans->size;
    53b4:	687b      	ldr	r3, [r7, #4]
    53b6:	f8cb 3078 	str.w	r3, [fp, #120]	; 0x78
	ept->trans_count = 0;
    53ba:	2300      	movs	r3, #0
    53bc:	f8cb 307c 	str.w	r3, [fp, #124]	; 0x7c
	ept->flags.bits.dir       = dir;
    53c0:	9901      	ldr	r1, [sp, #4]
    53c2:	79cb      	ldrb	r3, [r1, #7]
    53c4:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    53c8:	f36a 1345 	bfi	r3, sl, #5, #1
    53cc:	71cb      	strb	r3, [r1, #7]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    53ce:	7a7b      	ldrb	r3, [r7, #9]
    53d0:	b13b      	cbz	r3, 53e2 <_usb_d_dev_ep_trans+0x14e>
    53d2:	b1dd      	cbz	r5, 540c <_usb_d_dev_ep_trans+0x178>
    53d4:	2100      	movs	r1, #0
    53d6:	e005      	b.n	53e4 <_usb_d_dev_ep_trans+0x150>
		atomic_leave_critical(&flags);
    53d8:	a803      	add	r0, sp, #12
    53da:	4b18      	ldr	r3, [pc, #96]	; (543c <_usb_d_dev_ep_trans+0x1a8>)
    53dc:	4798      	blx	r3
		return USB_BUSY;
    53de:	2001      	movs	r0, #1
    53e0:	e7bb      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    53e2:	2100      	movs	r1, #0
    53e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    53e8:	00a2      	lsls	r2, r4, #2
    53ea:	4b11      	ldr	r3, [pc, #68]	; (5430 <_usb_d_dev_ep_trans+0x19c>)
    53ec:	4413      	add	r3, r2
    53ee:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    53f2:	f361 1204 	bfi	r2, r1, #4, #1
    53f6:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
	if (dir) {
    53fa:	f1b8 0f00 	cmp.w	r8, #0
    53fe:	db07      	blt.n	5410 <_usb_d_dev_ep_trans+0x17c>
		_usb_d_dev_out_next(ept, false);
    5400:	2100      	movs	r1, #0
    5402:	4630      	mov	r0, r6
    5404:	4b0e      	ldr	r3, [pc, #56]	; (5440 <_usb_d_dev_ep_trans+0x1ac>)
    5406:	4798      	blx	r3
	return ERR_NONE;
    5408:	2000      	movs	r0, #0
    540a:	e7a6      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    540c:	2101      	movs	r1, #1
    540e:	e7e9      	b.n	53e4 <_usb_d_dev_ep_trans+0x150>
		_usb_d_dev_in_next(ept, false);
    5410:	2100      	movs	r1, #0
    5412:	4630      	mov	r0, r6
    5414:	4b0b      	ldr	r3, [pc, #44]	; (5444 <_usb_d_dev_ep_trans+0x1b0>)
    5416:	4798      	blx	r3
	return ERR_NONE;
    5418:	2000      	movs	r0, #0
    541a:	e79e      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
		return -USB_ERR_PARAM;
    541c:	f06f 0011 	mvn.w	r0, #17
    5420:	e79b      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_FUNC;
    5422:	f06f 0012 	mvn.w	r0, #18
    5426:	e798      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_PARAM;
    5428:	f06f 0011 	mvn.w	r0, #17
    542c:	e795      	b.n	535a <_usb_d_dev_ep_trans+0xc6>
    542e:	bf00      	nop
    5430:	20000644 	.word	0x20000644
    5434:	20041fff 	.word	0x20041fff
    5438:	00001045 	.word	0x00001045
    543c:	00001053 	.word	0x00001053
    5440:	00004679 	.word	0x00004679
    5444:	00004515 	.word	0x00004515

00005448 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5448:	460b      	mov	r3, r1
    544a:	b129      	cbz	r1, 5458 <_usb_d_dev_register_callback+0x10>
	if (type == USB_D_CB_EVENT) {
    544c:	2801      	cmp	r0, #1
    544e:	d005      	beq.n	545c <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    5450:	b908      	cbnz	r0, 5456 <_usb_d_dev_register_callback+0xe>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    5452:	4a04      	ldr	r2, [pc, #16]	; (5464 <_usb_d_dev_register_callback+0x1c>)
    5454:	6613      	str	r3, [r2, #96]	; 0x60
    5456:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5458:	4b03      	ldr	r3, [pc, #12]	; (5468 <_usb_d_dev_register_callback+0x20>)
    545a:	e7f7      	b.n	544c <_usb_d_dev_register_callback+0x4>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    545c:	4a01      	ldr	r2, [pc, #4]	; (5464 <_usb_d_dev_register_callback+0x1c>)
    545e:	6653      	str	r3, [r2, #100]	; 0x64
    5460:	4770      	bx	lr
    5462:	bf00      	nop
    5464:	20000644 	.word	0x20000644
    5468:	000041fd 	.word	0x000041fd

0000546c <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    546c:	460b      	mov	r3, r1
    546e:	b129      	cbz	r1, 547c <_usb_d_dev_register_ep_callback+0x10>
	if (type == USB_D_DEV_EP_CB_SETUP) {
    5470:	b130      	cbz	r0, 5480 <_usb_d_dev_register_ep_callback+0x14>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    5472:	2801      	cmp	r0, #1
    5474:	d007      	beq.n	5486 <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    5476:	2802      	cmp	r0, #2
    5478:	d008      	beq.n	548c <_usb_d_dev_register_ep_callback+0x20>
    547a:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    547c:	4b05      	ldr	r3, [pc, #20]	; (5494 <_usb_d_dev_register_ep_callback+0x28>)
    547e:	e7f7      	b.n	5470 <_usb_d_dev_register_ep_callback+0x4>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    5480:	4a05      	ldr	r2, [pc, #20]	; (5498 <_usb_d_dev_register_ep_callback+0x2c>)
    5482:	6693      	str	r3, [r2, #104]	; 0x68
    5484:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    5486:	4a04      	ldr	r2, [pc, #16]	; (5498 <_usb_d_dev_register_ep_callback+0x2c>)
    5488:	66d3      	str	r3, [r2, #108]	; 0x6c
    548a:	4770      	bx	lr
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    548c:	4a02      	ldr	r2, [pc, #8]	; (5498 <_usb_d_dev_register_ep_callback+0x2c>)
    548e:	6713      	str	r3, [r2, #112]	; 0x70
	}
}
    5490:	e7f3      	b.n	547a <_usb_d_dev_register_ep_callback+0xe>
    5492:	bf00      	nop
    5494:	000041fd 	.word	0x000041fd
    5498:	20000644 	.word	0x20000644

0000549c <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    549c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    549e:	4b01      	ldr	r3, [pc, #4]	; (54a4 <USB_0_Handler+0x8>)
    54a0:	4798      	blx	r3
    54a2:	bd08      	pop	{r3, pc}
    54a4:	00004839 	.word	0x00004839

000054a8 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    54a8:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    54aa:	4b01      	ldr	r3, [pc, #4]	; (54b0 <USB_1_Handler+0x8>)
    54ac:	4798      	blx	r3
    54ae:	bd08      	pop	{r3, pc}
    54b0:	00004839 	.word	0x00004839

000054b4 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    54b4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    54b6:	4b01      	ldr	r3, [pc, #4]	; (54bc <USB_2_Handler+0x8>)
    54b8:	4798      	blx	r3
    54ba:	bd08      	pop	{r3, pc}
    54bc:	00004839 	.word	0x00004839

000054c0 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    54c0:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    54c2:	4b01      	ldr	r3, [pc, #4]	; (54c8 <USB_3_Handler+0x8>)
    54c4:	4798      	blx	r3
    54c6:	bd08      	pop	{r3, pc}
    54c8:	00004839 	.word	0x00004839

000054cc <IMU_writeRegister>:
	return;
}

/*---------------------------------------------------------------------------*/
void IMU_writeRegister(uint8_t reg_add, uint8_t reg_val)
{
    54cc:	b530      	push	{r4, r5, lr}
    54ce:	b083      	sub	sp, #12
    54d0:	4605      	mov	r5, r0
    54d2:	460c      	mov	r4, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    54d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    54d8:	2118      	movs	r1, #24
    54da:	4807      	ldr	r0, [pc, #28]	; (54f8 <IMU_writeRegister+0x2c>)
    54dc:	4b07      	ldr	r3, [pc, #28]	; (54fc <IMU_writeRegister+0x30>)
    54de:	4798      	blx	r3
	uint8_t buff[2] = { reg_add , reg_val};
    54e0:	f88d 5004 	strb.w	r5, [sp, #4]
    54e4:	f88d 4005 	strb.w	r4, [sp, #5]
	io_write( i2c_io , buff, 2 );
    54e8:	2202      	movs	r2, #2
    54ea:	a901      	add	r1, sp, #4
    54ec:	4b04      	ldr	r3, [pc, #16]	; (5500 <IMU_writeRegister+0x34>)
    54ee:	6818      	ldr	r0, [r3, #0]
    54f0:	4b04      	ldr	r3, [pc, #16]	; (5504 <IMU_writeRegister+0x38>)
    54f2:	4798      	blx	r3
	
	//uint8_t buff[1] = {reg_val};
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	
	return;
}
    54f4:	b003      	add	sp, #12
    54f6:	bd30      	pop	{r4, r5, pc}
    54f8:	20000b54 	.word	0x20000b54
    54fc:	0000190d 	.word	0x0000190d
    5500:	2000082c 	.word	0x2000082c
    5504:	00001975 	.word	0x00001975

00005508 <IMU_readRegister>:

/*---------------------------------------------------------------------------*/
uint8_t IMU_readRegister(uint8_t reg_add)
{
    5508:	b530      	push	{r4, r5, lr}
    550a:	b083      	sub	sp, #12
    550c:	4605      	mov	r5, r0
	uint8_t buff;
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    550e:	4c09      	ldr	r4, [pc, #36]	; (5534 <IMU_readRegister+0x2c>)
    5510:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5514:	2118      	movs	r1, #24
    5516:	4620      	mov	r0, r4
    5518:	4b07      	ldr	r3, [pc, #28]	; (5538 <IMU_readRegister+0x30>)
    551a:	4798      	blx	r3
	i2c_m_sync_cmd_read(&I2C_0, reg_add, &buff, 1);
    551c:	2301      	movs	r3, #1
    551e:	f10d 0207 	add.w	r2, sp, #7
    5522:	4629      	mov	r1, r5
    5524:	4620      	mov	r0, r4
    5526:	4c05      	ldr	r4, [pc, #20]	; (553c <IMU_readRegister+0x34>)
    5528:	47a0      	blx	r4
	
	return buff;
}
    552a:	f89d 0007 	ldrb.w	r0, [sp, #7]
    552e:	b003      	add	sp, #12
    5530:	bd30      	pop	{r4, r5, pc}
    5532:	bf00      	nop
    5534:	20000b54 	.word	0x20000b54
    5538:	0000190d 	.word	0x0000190d
    553c:	0000191d 	.word	0x0000191d

00005540 <IMU_init>:
{
    5540:	b538      	push	{r3, r4, r5, lr}
	i2c_m_sync_get_io_descriptor(&I2C_0, &i2c_io);
    5542:	4c19      	ldr	r4, [pc, #100]	; (55a8 <IMU_init+0x68>)
    5544:	4919      	ldr	r1, [pc, #100]	; (55ac <IMU_init+0x6c>)
    5546:	4620      	mov	r0, r4
    5548:	4b19      	ldr	r3, [pc, #100]	; (55b0 <IMU_init+0x70>)
    554a:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    554c:	4620      	mov	r0, r4
    554e:	4b19      	ldr	r3, [pc, #100]	; (55b4 <IMU_init+0x74>)
    5550:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    5552:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5556:	2118      	movs	r1, #24
    5558:	4620      	mov	r0, r4
    555a:	4b17      	ldr	r3, [pc, #92]	; (55b8 <IMU_init+0x78>)
    555c:	4798      	blx	r3
	IMU_writeRegister(0x24, 0x80);	// reboot memory
    555e:	2180      	movs	r1, #128	; 0x80
    5560:	2024      	movs	r0, #36	; 0x24
    5562:	4c16      	ldr	r4, [pc, #88]	; (55bc <IMU_init+0x7c>)
    5564:	47a0      	blx	r4
	delay_ms(10);
    5566:	200a      	movs	r0, #10
    5568:	4d15      	ldr	r5, [pc, #84]	; (55c0 <IMU_init+0x80>)
    556a:	47a8      	blx	r5
	IMU_writeRegister(0x20, 0x5F);	// 100 Hz - Low power mode - X Y Z enabled
    556c:	215f      	movs	r1, #95	; 0x5f
    556e:	2020      	movs	r0, #32
    5570:	47a0      	blx	r4
	IMU_writeRegister(0x21, 0x09);	// High pass filter on INT1 activity
    5572:	2109      	movs	r1, #9
    5574:	2021      	movs	r0, #33	; 0x21
    5576:	47a0      	blx	r4
	IMU_writeRegister(0x22, 0x40);	// IA1 interrupt on pin INT1
    5578:	2140      	movs	r1, #64	; 0x40
    557a:	2022      	movs	r0, #34	; 0x22
    557c:	47a0      	blx	r4
	IMU_writeRegister(0x23, 0x00);	// FS = +-2g
    557e:	2100      	movs	r1, #0
    5580:	2023      	movs	r0, #35	; 0x23
    5582:	47a0      	blx	r4
	IMU_writeRegister(0x24, 0x08);	// INT1 latched
    5584:	2108      	movs	r1, #8
    5586:	2024      	movs	r0, #36	; 0x24
    5588:	47a0      	blx	r4
	IMU_writeRegister(0x32, 0x10);	// INT1 Threshold: 1b = 16mg, 0x64 = 1.6 g
    558a:	2110      	movs	r1, #16
    558c:	2032      	movs	r0, #50	; 0x32
    558e:	47a0      	blx	r4
	IMU_writeRegister(0x33, 0x00);	// INT1 Duration: 1b = 1/ODR, 0x01 = 0.1 s (irrelevant bc latch)
    5590:	2100      	movs	r1, #0
    5592:	2033      	movs	r0, #51	; 0x33
    5594:	47a0      	blx	r4
	IMU_readRegister(0x26);			// read to set Reference
    5596:	2026      	movs	r0, #38	; 0x26
    5598:	4b0a      	ldr	r3, [pc, #40]	; (55c4 <IMU_init+0x84>)
    559a:	4798      	blx	r3
	IMU_writeRegister(0x30, 0x2a);	// INT1 X Y Z high enable
    559c:	212a      	movs	r1, #42	; 0x2a
    559e:	2030      	movs	r0, #48	; 0x30
    55a0:	47a0      	blx	r4
	delay_ms(10);
    55a2:	200a      	movs	r0, #10
    55a4:	47a8      	blx	r5
}
    55a6:	bd38      	pop	{r3, r4, r5, pc}
    55a8:	20000b54 	.word	0x20000b54
    55ac:	2000082c 	.word	0x2000082c
    55b0:	0000196d 	.word	0x0000196d
    55b4:	00001901 	.word	0x00001901
    55b8:	0000190d 	.word	0x0000190d
    55bc:	000054cd 	.word	0x000054cd
    55c0:	0000176d 	.word	0x0000176d
    55c4:	00005509 	.word	0x00005509

000055c8 <MCU_low_power_mode>:


/* Funciones para entrar y salir de modo bajo consumo */

void MCU_low_power_mode(void )
{
    55c8:	b538      	push	{r3, r4, r5, lr}
	//IMU_readRegister(0x31);
	
	#if USB_DEBUG
		usbdc_detach();
    55ca:	4b0f      	ldr	r3, [pc, #60]	; (5608 <MCU_low_power_mode+0x40>)
    55cc:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    55ce:	4c0f      	ldr	r4, [pc, #60]	; (560c <MCU_low_power_mode+0x44>)
    55d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    55d4:	61a3      	str	r3, [r4, #24]
    55d6:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    55da:	61a5      	str	r5, [r4, #24]
    55dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    55e0:	61a3      	str	r3, [r4, #24]
	
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	ble_send("AT+SLEEP");
    55e2:	480b      	ldr	r0, [pc, #44]	; (5610 <MCU_low_power_mode+0x48>)
    55e4:	4b0b      	ldr	r3, [pc, #44]	; (5614 <MCU_low_power_mode+0x4c>)
    55e6:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    55e8:	2380      	movs	r3, #128	; 0x80
    55ea:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	
	//simcom_send("AT+CPOF");	// Apaga completamente el simcom
	gpio_set_pin_level(GPRS_PEN, false);		// Alimentacion a antena gps
	
	spi_write_reg(0x0F,0x27);	// Sleep mode en chip SPI-CAN
    55ee:	2127      	movs	r1, #39	; 0x27
    55f0:	200f      	movs	r0, #15
    55f2:	4b09      	ldr	r3, [pc, #36]	; (5618 <MCU_low_power_mode+0x50>)
    55f4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    55f6:	61a5      	str	r5, [r4, #24]
	//	gpio_set_pin_level(LED1, false);
	//	delay_ms(100);
	//}
	gpio_set_pin_level(LED1, true);
	//ext_irq_enable(INT_ACC);
	delay_ms(20);
    55f8:	2014      	movs	r0, #20
    55fa:	4b08      	ldr	r3, [pc, #32]	; (561c <MCU_low_power_mode+0x54>)
    55fc:	4798      	blx	r3
	sleep(4); // 2:Idle 4:Standby 5:Hibernate 6:Backup 7:Off
    55fe:	2004      	movs	r0, #4
    5600:	4b07      	ldr	r3, [pc, #28]	; (5620 <MCU_low_power_mode+0x58>)
    5602:	4798      	blx	r3
    5604:	bd38      	pop	{r3, r4, r5, pc}
    5606:	bf00      	nop
    5608:	00006ccd 	.word	0x00006ccd
    560c:	41008000 	.word	0x41008000
    5610:	00007aa4 	.word	0x00007aa4
    5614:	00000339 	.word	0x00000339
    5618:	00006101 	.word	0x00006101
    561c:	0000176d 	.word	0x0000176d
    5620:	000019dd 	.word	0x000019dd

00005624 <SPI_0_test>:
 */
static uint8_t test_SPI_0[2] = {0x03, 0x0F};


void SPI_0_test(void)
{
    5624:	b570      	push	{r4, r5, r6, lr}
    5626:	b084      	sub	sp, #16
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    5628:	4c1b      	ldr	r4, [pc, #108]	; (5698 <SPI_0_test+0x74>)
    562a:	a903      	add	r1, sp, #12
    562c:	4620      	mov	r0, r4
    562e:	4b1b      	ldr	r3, [pc, #108]	; (569c <SPI_0_test+0x78>)
    5630:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    5632:	4620      	mov	r0, r4
    5634:	4b1a      	ldr	r3, [pc, #104]	; (56a0 <SPI_0_test+0x7c>)
    5636:	4798      	blx	r3
	
	char buffer[1] = {0};
    5638:	2300      	movs	r3, #0
    563a:	f88d 3008 	strb.w	r3, [sp, #8]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    563e:	4c19      	ldr	r4, [pc, #100]	; (56a4 <SPI_0_test+0x80>)
    5640:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    5644:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_0, 2);
    5646:	2202      	movs	r2, #2
    5648:	4917      	ldr	r1, [pc, #92]	; (56a8 <SPI_0_test+0x84>)
    564a:	9803      	ldr	r0, [sp, #12]
    564c:	4b17      	ldr	r3, [pc, #92]	; (56ac <SPI_0_test+0x88>)
    564e:	4798      	blx	r3
	io_read(io, buffer, 1);
    5650:	2201      	movs	r2, #1
    5652:	a902      	add	r1, sp, #8
    5654:	9803      	ldr	r0, [sp, #12]
    5656:	4b16      	ldr	r3, [pc, #88]	; (56b0 <SPI_0_test+0x8c>)
    5658:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    565a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    565c:	f89d 3008 	ldrb.w	r3, [sp, #8]
    5660:	2b87      	cmp	r3, #135	; 0x87
    5662:	d017      	beq.n	5694 <SPI_0_test+0x70>
    5664:	236e      	movs	r3, #110	; 0x6e
    5666:	ac04      	add	r4, sp, #16
    5668:	f804 3d09 	strb.w	r3, [r4, #-9]!
	usb_serial_write("Received: ", strlen("Received: "));
    566c:	210a      	movs	r1, #10
    566e:	4811      	ldr	r0, [pc, #68]	; (56b4 <SPI_0_test+0x90>)
    5670:	4d11      	ldr	r5, [pc, #68]	; (56b8 <SPI_0_test+0x94>)
    5672:	47a8      	blx	r5
	delay_ms(10);
    5674:	200a      	movs	r0, #10
    5676:	4e11      	ldr	r6, [pc, #68]	; (56bc <SPI_0_test+0x98>)
    5678:	47b0      	blx	r6
	usb_serial_write(&is87, strlen(&is87));
    567a:	4620      	mov	r0, r4
    567c:	4b10      	ldr	r3, [pc, #64]	; (56c0 <SPI_0_test+0x9c>)
    567e:	4798      	blx	r3
    5680:	b281      	uxth	r1, r0
    5682:	4620      	mov	r0, r4
    5684:	47a8      	blx	r5
	delay_ms(10);
    5686:	200a      	movs	r0, #10
    5688:	47b0      	blx	r6
	usb_serial_write("\n", strlen("\n"));
    568a:	2101      	movs	r1, #1
    568c:	480d      	ldr	r0, [pc, #52]	; (56c4 <SPI_0_test+0xa0>)
    568e:	47a8      	blx	r5
}
    5690:	b004      	add	sp, #16
    5692:	bd70      	pop	{r4, r5, r6, pc}
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    5694:	2379      	movs	r3, #121	; 0x79
    5696:	e7e6      	b.n	5666 <SPI_0_test+0x42>
    5698:	20000a9c 	.word	0x20000a9c
    569c:	00001b35 	.word	0x00001b35
    56a0:	00001a51 	.word	0x00001a51
    56a4:	41008000 	.word	0x41008000
    56a8:	20000014 	.word	0x20000014
    56ac:	00001975 	.word	0x00001975
    56b0:	000019a9 	.word	0x000019a9
    56b4:	00007e20 	.word	0x00007e20
    56b8:	0000701d 	.word	0x0000701d
    56bc:	0000176d 	.word	0x0000176d
    56c0:	00007113 	.word	0x00007113
    56c4:	00007fb8 	.word	0x00007fb8

000056c8 <SPI_0_test1>:

static uint8_t test_SPI_1[3] = {0x02, 0x0F, 0x07};

void SPI_0_test1(void)
{
    56c8:	b530      	push	{r4, r5, lr}
    56ca:	b083      	sub	sp, #12
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    56cc:	4c09      	ldr	r4, [pc, #36]	; (56f4 <SPI_0_test1+0x2c>)
    56ce:	a901      	add	r1, sp, #4
    56d0:	4620      	mov	r0, r4
    56d2:	4b09      	ldr	r3, [pc, #36]	; (56f8 <SPI_0_test1+0x30>)
    56d4:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    56d6:	4620      	mov	r0, r4
    56d8:	4b08      	ldr	r3, [pc, #32]	; (56fc <SPI_0_test1+0x34>)
    56da:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    56dc:	4c08      	ldr	r4, [pc, #32]	; (5700 <SPI_0_test1+0x38>)
    56de:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    56e2:	6165      	str	r5, [r4, #20]
	
	char buffer[1] = {0};
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_1, 3);
    56e4:	2203      	movs	r2, #3
    56e6:	4907      	ldr	r1, [pc, #28]	; (5704 <SPI_0_test1+0x3c>)
    56e8:	9801      	ldr	r0, [sp, #4]
    56ea:	4b07      	ldr	r3, [pc, #28]	; (5708 <SPI_0_test1+0x40>)
    56ec:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    56ee:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    56f0:	b003      	add	sp, #12
    56f2:	bd30      	pop	{r4, r5, pc}
    56f4:	20000a9c 	.word	0x20000a9c
    56f8:	00001b35 	.word	0x00001b35
    56fc:	00001a51 	.word	0x00001a51
    5700:	41008000 	.word	0x41008000
    5704:	20000018 	.word	0x20000018
    5708:	00001975 	.word	0x00001975

0000570c <simcom_gprs_connect>:
 
 
 // Conectar GPRS
 uint8_t simcom_gprs_connect(void)
 {
    570c:	b530      	push	{r4, r5, lr}
    570e:	b091      	sub	sp, #68	; 0x44
	 char rec_buffer[64] = {0};
    5710:	2240      	movs	r2, #64	; 0x40
    5712:	2100      	movs	r1, #0
    5714:	4668      	mov	r0, sp
    5716:	4b2a      	ldr	r3, [pc, #168]	; (57c0 <simcom_gprs_connect+0xb4>)
    5718:	4798      	blx	r3
	 simcom_send_and_receive("ATE0\r", rec_buffer);	// Desactivar echo
    571a:	4669      	mov	r1, sp
    571c:	4829      	ldr	r0, [pc, #164]	; (57c4 <simcom_gprs_connect+0xb8>)
    571e:	4d2a      	ldr	r5, [pc, #168]	; (57c8 <simcom_gprs_connect+0xbc>)
    5720:	47a8      	blx	r5
	 delay_ms(100);
    5722:	2064      	movs	r0, #100	; 0x64
    5724:	4c29      	ldr	r4, [pc, #164]	; (57cc <simcom_gprs_connect+0xc0>)
    5726:	47a0      	blx	r4
	 simcom_send_and_receive("AT+CPIN?\r", rec_buffer);	// Check tarjeta SIM
    5728:	4669      	mov	r1, sp
    572a:	4829      	ldr	r0, [pc, #164]	; (57d0 <simcom_gprs_connect+0xc4>)
    572c:	47a8      	blx	r5
	 delay_ms(100);
    572e:	2064      	movs	r0, #100	; 0x64
    5730:	47a0      	blx	r4
	 usb_serial_write("Received: ", strlen("Received: "));
    5732:	210a      	movs	r1, #10
    5734:	4827      	ldr	r0, [pc, #156]	; (57d4 <simcom_gprs_connect+0xc8>)
    5736:	4d28      	ldr	r5, [pc, #160]	; (57d8 <simcom_gprs_connect+0xcc>)
    5738:	47a8      	blx	r5
	 delay_ms(10);
    573a:	200a      	movs	r0, #10
    573c:	47a0      	blx	r4
	 usb_serial_write(rec_buffer, strlen(rec_buffer));
    573e:	4668      	mov	r0, sp
    5740:	4b26      	ldr	r3, [pc, #152]	; (57dc <simcom_gprs_connect+0xd0>)
    5742:	4798      	blx	r3
    5744:	b281      	uxth	r1, r0
    5746:	4668      	mov	r0, sp
    5748:	47a8      	blx	r5
	 delay_ms(10);
    574a:	200a      	movs	r0, #10
    574c:	47a0      	blx	r4
	 usb_serial_write("\n", strlen("\n"));
    574e:	2101      	movs	r1, #1
    5750:	4823      	ldr	r0, [pc, #140]	; (57e0 <simcom_gprs_connect+0xd4>)
    5752:	47a8      	blx	r5
	 if (strncmp(rec_buffer, "\n+CPIN: READY", 12) != 0)
    5754:	220c      	movs	r2, #12
    5756:	4923      	ldr	r1, [pc, #140]	; (57e4 <simcom_gprs_connect+0xd8>)
    5758:	4668      	mov	r0, sp
    575a:	4b23      	ldr	r3, [pc, #140]	; (57e8 <simcom_gprs_connect+0xdc>)
    575c:	4798      	blx	r3
    575e:	b110      	cbz	r0, 5766 <simcom_gprs_connect+0x5a>
		return 1;
    5760:	2001      	movs	r0, #1
	delay_ms(100);
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
	delay_ms(100);
	
	return 0;
 }
    5762:	b011      	add	sp, #68	; 0x44
    5764:	bd30      	pop	{r4, r5, pc}
	usb_serial_write("PASSED", strlen("PASSED"));
    5766:	2106      	movs	r1, #6
    5768:	4820      	ldr	r0, [pc, #128]	; (57ec <simcom_gprs_connect+0xe0>)
    576a:	47a8      	blx	r5
	simcom_send_and_receive("AT+CGREG?", rec_buffer);	// check the registration status of the device
    576c:	4669      	mov	r1, sp
    576e:	4820      	ldr	r0, [pc, #128]	; (57f0 <simcom_gprs_connect+0xe4>)
    5770:	4d15      	ldr	r5, [pc, #84]	; (57c8 <simcom_gprs_connect+0xbc>)
    5772:	47a8      	blx	r5
	delay_ms(100);
    5774:	2064      	movs	r0, #100	; 0x64
    5776:	47a0      	blx	r4
	simcom_send_and_receive("AT+COPS?", rec_buffer);	// get the network information
    5778:	4669      	mov	r1, sp
    577a:	481e      	ldr	r0, [pc, #120]	; (57f4 <simcom_gprs_connect+0xe8>)
    577c:	47a8      	blx	r5
	delay_ms(100);
    577e:	2064      	movs	r0, #100	; 0x64
    5780:	47a0      	blx	r4
	simcom_send_and_receive("AT+CSQ", rec_buffer);	// get the signal quality
    5782:	4669      	mov	r1, sp
    5784:	481c      	ldr	r0, [pc, #112]	; (57f8 <simcom_gprs_connect+0xec>)
    5786:	47a8      	blx	r5
	delay_ms(100);
    5788:	2064      	movs	r0, #100	; 0x64
    578a:	47a0      	blx	r4
	simcom_send_and_receive("AT+cgatt=1", rec_buffer);	// GPRS Attach
    578c:	4669      	mov	r1, sp
    578e:	481b      	ldr	r0, [pc, #108]	; (57fc <simcom_gprs_connect+0xf0>)
    5790:	47a8      	blx	r5
	delay_ms(100);
    5792:	2064      	movs	r0, #100	; 0x64
    5794:	47a0      	blx	r4
	if (strncmp(rec_buffer, "OK", 2) != 0)
    5796:	2202      	movs	r2, #2
    5798:	4919      	ldr	r1, [pc, #100]	; (5800 <simcom_gprs_connect+0xf4>)
    579a:	4668      	mov	r0, sp
    579c:	4b12      	ldr	r3, [pc, #72]	; (57e8 <simcom_gprs_connect+0xdc>)
    579e:	4798      	blx	r3
    57a0:	b108      	cbz	r0, 57a6 <simcom_gprs_connect+0x9a>
		return 1;
    57a2:	2001      	movs	r0, #1
    57a4:	e7dd      	b.n	5762 <simcom_gprs_connect+0x56>
	simcom_send_and_receive("AT+CGDCONT=1,\"IP\",\"iot.secure\"", rec_buffer);
    57a6:	4669      	mov	r1, sp
    57a8:	4816      	ldr	r0, [pc, #88]	; (5804 <simcom_gprs_connect+0xf8>)
    57aa:	47a8      	blx	r5
	delay_ms(100);
    57ac:	2064      	movs	r0, #100	; 0x64
    57ae:	47a0      	blx	r4
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
    57b0:	4669      	mov	r1, sp
    57b2:	4815      	ldr	r0, [pc, #84]	; (5808 <simcom_gprs_connect+0xfc>)
    57b4:	47a8      	blx	r5
	delay_ms(100);
    57b6:	2064      	movs	r0, #100	; 0x64
    57b8:	47a0      	blx	r4
	return 0;
    57ba:	2000      	movs	r0, #0
    57bc:	e7d1      	b.n	5762 <simcom_gprs_connect+0x56>
    57be:	bf00      	nop
    57c0:	00007087 	.word	0x00007087
    57c4:	00007e2c 	.word	0x00007e2c
    57c8:	00006055 	.word	0x00006055
    57cc:	0000176d 	.word	0x0000176d
    57d0:	00007e34 	.word	0x00007e34
    57d4:	00007e20 	.word	0x00007e20
    57d8:	0000701d 	.word	0x0000701d
    57dc:	00007113 	.word	0x00007113
    57e0:	00007fb8 	.word	0x00007fb8
    57e4:	00007e40 	.word	0x00007e40
    57e8:	00007123 	.word	0x00007123
    57ec:	00007e50 	.word	0x00007e50
    57f0:	00007e58 	.word	0x00007e58
    57f4:	00007e64 	.word	0x00007e64
    57f8:	00007e70 	.word	0x00007e70
    57fc:	00007e78 	.word	0x00007e78
    5800:	00007e84 	.word	0x00007e84
    5804:	00007e88 	.word	0x00007e88
    5808:	00007ea8 	.word	0x00007ea8

0000580c <usb_read_routine>:
{
    580c:	b570      	push	{r4, r5, r6, lr}
    580e:	b0a2      	sub	sp, #136	; 0x88
	if (usb_serial_bytes_available() > 0)
    5810:	4b93      	ldr	r3, [pc, #588]	; (5a60 <usb_read_routine+0x254>)
    5812:	4798      	blx	r3
    5814:	2800      	cmp	r0, #0
    5816:	dd62      	ble.n	58de <usb_read_routine+0xd2>
		char inbuffer[USB_COMMS_LENGTH] = {0};
    5818:	2440      	movs	r4, #64	; 0x40
    581a:	4622      	mov	r2, r4
    581c:	2100      	movs	r1, #0
    581e:	a802      	add	r0, sp, #8
    5820:	4b90      	ldr	r3, [pc, #576]	; (5a64 <usb_read_routine+0x258>)
    5822:	4798      	blx	r3
		usb_serial_read(inbuffer, buffer_length);
    5824:	4621      	mov	r1, r4
    5826:	a802      	add	r0, sp, #8
    5828:	4b8f      	ldr	r3, [pc, #572]	; (5a68 <usb_read_routine+0x25c>)
    582a:	4798      	blx	r3
		if (strcmp(inbuffer, "info") == 0)
    582c:	498f      	ldr	r1, [pc, #572]	; (5a6c <usb_read_routine+0x260>)
    582e:	a802      	add	r0, sp, #8
    5830:	4b8f      	ldr	r3, [pc, #572]	; (5a70 <usb_read_routine+0x264>)
    5832:	4798      	blx	r3
    5834:	2800      	cmp	r0, #0
    5836:	d04e      	beq.n	58d6 <usb_read_routine+0xca>
		else if (strcmp(inbuffer, "bankswap") == 0)
    5838:	498e      	ldr	r1, [pc, #568]	; (5a74 <usb_read_routine+0x268>)
    583a:	a802      	add	r0, sp, #8
    583c:	4b8c      	ldr	r3, [pc, #560]	; (5a70 <usb_read_routine+0x264>)
    583e:	4798      	blx	r3
    5840:	2800      	cmp	r0, #0
    5842:	d04e      	beq.n	58e2 <usb_read_routine+0xd6>
		else if (strncmp(inbuffer, "ble ", 4) == 0)
    5844:	2204      	movs	r2, #4
    5846:	498c      	ldr	r1, [pc, #560]	; (5a78 <usb_read_routine+0x26c>)
    5848:	a802      	add	r0, sp, #8
    584a:	4b8c      	ldr	r3, [pc, #560]	; (5a7c <usb_read_routine+0x270>)
    584c:	4798      	blx	r3
    584e:	2800      	cmp	r0, #0
    5850:	d062      	beq.n	5918 <usb_read_routine+0x10c>
		else if (strncmp(inbuffer, "sim ", 4) == 0)
    5852:	2204      	movs	r2, #4
    5854:	498a      	ldr	r1, [pc, #552]	; (5a80 <usb_read_routine+0x274>)
    5856:	a802      	add	r0, sp, #8
    5858:	4b88      	ldr	r3, [pc, #544]	; (5a7c <usb_read_routine+0x270>)
    585a:	4798      	blx	r3
    585c:	2800      	cmp	r0, #0
    585e:	d077      	beq.n	5950 <usb_read_routine+0x144>
		else if (strcmp(inbuffer, "readsim") == 0)
    5860:	4988      	ldr	r1, [pc, #544]	; (5a84 <usb_read_routine+0x278>)
    5862:	a802      	add	r0, sp, #8
    5864:	4b82      	ldr	r3, [pc, #520]	; (5a70 <usb_read_routine+0x264>)
    5866:	4798      	blx	r3
    5868:	2800      	cmp	r0, #0
    586a:	f000 8093 	beq.w	5994 <usb_read_routine+0x188>
		else if (strcmp(inbuffer, "acc check") == 0)
    586e:	4986      	ldr	r1, [pc, #536]	; (5a88 <usb_read_routine+0x27c>)
    5870:	a802      	add	r0, sp, #8
    5872:	4b7f      	ldr	r3, [pc, #508]	; (5a70 <usb_read_routine+0x264>)
    5874:	4798      	blx	r3
    5876:	2800      	cmp	r0, #0
    5878:	f000 80a7 	beq.w	59ca <usb_read_routine+0x1be>
		else if (strcmp(inbuffer, "spi check") == 0)
    587c:	4983      	ldr	r1, [pc, #524]	; (5a8c <usb_read_routine+0x280>)
    587e:	a802      	add	r0, sp, #8
    5880:	4b7b      	ldr	r3, [pc, #492]	; (5a70 <usb_read_routine+0x264>)
    5882:	4798      	blx	r3
    5884:	2800      	cmp	r0, #0
    5886:	f000 80e5 	beq.w	5a54 <usb_read_routine+0x248>
		else if (strcmp(inbuffer, "spi write") == 0)
    588a:	4981      	ldr	r1, [pc, #516]	; (5a90 <usb_read_routine+0x284>)
    588c:	a802      	add	r0, sp, #8
    588e:	4b78      	ldr	r3, [pc, #480]	; (5a70 <usb_read_routine+0x264>)
    5890:	4798      	blx	r3
    5892:	2800      	cmp	r0, #0
    5894:	f000 80e1 	beq.w	5a5a <usb_read_routine+0x24e>
		else if (strcmp(inbuffer, "fram write") == 0)
    5898:	497e      	ldr	r1, [pc, #504]	; (5a94 <usb_read_routine+0x288>)
    589a:	a802      	add	r0, sp, #8
    589c:	4b74      	ldr	r3, [pc, #464]	; (5a70 <usb_read_routine+0x264>)
    589e:	4798      	blx	r3
    58a0:	2800      	cmp	r0, #0
    58a2:	f000 8129 	beq.w	5af8 <usb_read_routine+0x2ec>
		else if (strcmp(inbuffer, "fram read") == 0)
    58a6:	497c      	ldr	r1, [pc, #496]	; (5a98 <usb_read_routine+0x28c>)
    58a8:	a802      	add	r0, sp, #8
    58aa:	4b71      	ldr	r3, [pc, #452]	; (5a70 <usb_read_routine+0x264>)
    58ac:	4798      	blx	r3
    58ae:	2800      	cmp	r0, #0
    58b0:	f000 812a 	beq.w	5b08 <usb_read_routine+0x2fc>
		else if (strcmp(inbuffer, "lowpwr") == 0)
    58b4:	4979      	ldr	r1, [pc, #484]	; (5a9c <usb_read_routine+0x290>)
    58b6:	a802      	add	r0, sp, #8
    58b8:	4b6d      	ldr	r3, [pc, #436]	; (5a70 <usb_read_routine+0x264>)
    58ba:	4798      	blx	r3
    58bc:	2800      	cmp	r0, #0
    58be:	f000 8140 	beq.w	5b42 <usb_read_routine+0x336>
		else if (strcmp(inbuffer, "simcon") == 0)
    58c2:	4977      	ldr	r1, [pc, #476]	; (5aa0 <usb_read_routine+0x294>)
    58c4:	a802      	add	r0, sp, #8
    58c6:	4b6a      	ldr	r3, [pc, #424]	; (5a70 <usb_read_routine+0x264>)
    58c8:	4798      	blx	r3
    58ca:	2800      	cmp	r0, #0
    58cc:	f040 813c 	bne.w	5b48 <usb_read_routine+0x33c>
			simcom_gprs_connect();
    58d0:	4b74      	ldr	r3, [pc, #464]	; (5aa4 <usb_read_routine+0x298>)
    58d2:	4798      	blx	r3
    58d4:	e003      	b.n	58de <usb_read_routine+0xd2>
			usb_serial_write("Somax fw v1dev\n", strlen("Somax fw v1dev\n"));
    58d6:	210f      	movs	r1, #15
    58d8:	4873      	ldr	r0, [pc, #460]	; (5aa8 <usb_read_routine+0x29c>)
    58da:	4b74      	ldr	r3, [pc, #464]	; (5aac <usb_read_routine+0x2a0>)
    58dc:	4798      	blx	r3
}
    58de:	b022      	add	sp, #136	; 0x88
    58e0:	bd70      	pop	{r4, r5, r6, pc}
			usb_serial_write("Swapping fw\n", strlen("Swapping fw\n"));
    58e2:	210c      	movs	r1, #12
    58e4:	4872      	ldr	r0, [pc, #456]	; (5ab0 <usb_read_routine+0x2a4>)
    58e6:	4b71      	ldr	r3, [pc, #452]	; (5aac <usb_read_routine+0x2a0>)
    58e8:	4798      	blx	r3
			delay_ms(200);
    58ea:	20c8      	movs	r0, #200	; 0xc8
    58ec:	4c71      	ldr	r4, [pc, #452]	; (5ab4 <usb_read_routine+0x2a8>)
    58ee:	47a0      	blx	r4
			usbdc_detach();
    58f0:	4b71      	ldr	r3, [pc, #452]	; (5ab8 <usb_read_routine+0x2ac>)
    58f2:	4798      	blx	r3
			delay_ms(500);
    58f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    58f8:	47a0      	blx	r4
			while (!NVMCTRL->STATUS.bit.READY);
    58fa:	4b70      	ldr	r3, [pc, #448]	; (5abc <usb_read_routine+0x2b0>)
    58fc:	8a5b      	ldrh	r3, [r3, #18]
    58fe:	f013 0f01 	tst.w	r3, #1
    5902:	d0fa      	beq.n	58fa <usb_read_routine+0xee>
			NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMD_BKSWRST | NVMCTRL_CTRLB_CMDEX_KEY;
    5904:	f24a 5217 	movw	r2, #42263	; 0xa517
    5908:	4b6c      	ldr	r3, [pc, #432]	; (5abc <usb_read_routine+0x2b0>)
    590a:	809a      	strh	r2, [r3, #4]
			while (NVMCTRL->INTFLAG.bit.DONE);
    590c:	4b6b      	ldr	r3, [pc, #428]	; (5abc <usb_read_routine+0x2b0>)
    590e:	8a1b      	ldrh	r3, [r3, #16]
    5910:	f013 0f01 	tst.w	r3, #1
    5914:	d1fa      	bne.n	590c <usb_read_routine+0x100>
    5916:	e7e2      	b.n	58de <usb_read_routine+0xd2>
			char respble[64] = {0};
    5918:	2240      	movs	r2, #64	; 0x40
    591a:	2100      	movs	r1, #0
    591c:	a812      	add	r0, sp, #72	; 0x48
    591e:	4b51      	ldr	r3, [pc, #324]	; (5a64 <usb_read_routine+0x258>)
    5920:	4798      	blx	r3
			ble_send_and_receive(command, respble);
    5922:	a912      	add	r1, sp, #72	; 0x48
    5924:	a803      	add	r0, sp, #12
    5926:	4b66      	ldr	r3, [pc, #408]	; (5ac0 <usb_read_routine+0x2b4>)
    5928:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    592a:	210a      	movs	r1, #10
    592c:	4865      	ldr	r0, [pc, #404]	; (5ac4 <usb_read_routine+0x2b8>)
    592e:	4c5f      	ldr	r4, [pc, #380]	; (5aac <usb_read_routine+0x2a0>)
    5930:	47a0      	blx	r4
			delay_ms(10);
    5932:	200a      	movs	r0, #10
    5934:	4d5f      	ldr	r5, [pc, #380]	; (5ab4 <usb_read_routine+0x2a8>)
    5936:	47a8      	blx	r5
			usb_serial_write(respble, strlen(respble));
    5938:	a812      	add	r0, sp, #72	; 0x48
    593a:	4b63      	ldr	r3, [pc, #396]	; (5ac8 <usb_read_routine+0x2bc>)
    593c:	4798      	blx	r3
    593e:	b281      	uxth	r1, r0
    5940:	a812      	add	r0, sp, #72	; 0x48
    5942:	47a0      	blx	r4
			delay_ms(10);
    5944:	200a      	movs	r0, #10
    5946:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5948:	2101      	movs	r1, #1
    594a:	4860      	ldr	r0, [pc, #384]	; (5acc <usb_read_routine+0x2c0>)
    594c:	47a0      	blx	r4
    594e:	e7c6      	b.n	58de <usb_read_routine+0xd2>
			strcat(command, "\r");
    5950:	ac03      	add	r4, sp, #12
    5952:	4620      	mov	r0, r4
    5954:	4e5c      	ldr	r6, [pc, #368]	; (5ac8 <usb_read_routine+0x2bc>)
    5956:	47b0      	blx	r6
    5958:	4b5d      	ldr	r3, [pc, #372]	; (5ad0 <usb_read_routine+0x2c4>)
    595a:	881b      	ldrh	r3, [r3, #0]
    595c:	5223      	strh	r3, [r4, r0]
			char respsim[64] = {0};
    595e:	2240      	movs	r2, #64	; 0x40
    5960:	2100      	movs	r1, #0
    5962:	a812      	add	r0, sp, #72	; 0x48
    5964:	4b3f      	ldr	r3, [pc, #252]	; (5a64 <usb_read_routine+0x258>)
    5966:	4798      	blx	r3
			simcom_send_and_receive(command, respsim);
    5968:	a912      	add	r1, sp, #72	; 0x48
    596a:	4620      	mov	r0, r4
    596c:	4b59      	ldr	r3, [pc, #356]	; (5ad4 <usb_read_routine+0x2c8>)
    596e:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5970:	210a      	movs	r1, #10
    5972:	4854      	ldr	r0, [pc, #336]	; (5ac4 <usb_read_routine+0x2b8>)
    5974:	4c4d      	ldr	r4, [pc, #308]	; (5aac <usb_read_routine+0x2a0>)
    5976:	47a0      	blx	r4
			delay_ms(10);
    5978:	200a      	movs	r0, #10
    597a:	4d4e      	ldr	r5, [pc, #312]	; (5ab4 <usb_read_routine+0x2a8>)
    597c:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    597e:	a812      	add	r0, sp, #72	; 0x48
    5980:	47b0      	blx	r6
    5982:	b281      	uxth	r1, r0
    5984:	a812      	add	r0, sp, #72	; 0x48
    5986:	47a0      	blx	r4
			delay_ms(10);
    5988:	200a      	movs	r0, #10
    598a:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    598c:	2101      	movs	r1, #1
    598e:	484f      	ldr	r0, [pc, #316]	; (5acc <usb_read_routine+0x2c0>)
    5990:	47a0      	blx	r4
    5992:	e7a4      	b.n	58de <usb_read_routine+0xd2>
			char respsim[64] = {0};
    5994:	2240      	movs	r2, #64	; 0x40
    5996:	2100      	movs	r1, #0
    5998:	a812      	add	r0, sp, #72	; 0x48
    599a:	4b32      	ldr	r3, [pc, #200]	; (5a64 <usb_read_routine+0x258>)
    599c:	4798      	blx	r3
			simcom_receive(respsim);
    599e:	a812      	add	r0, sp, #72	; 0x48
    59a0:	4b4d      	ldr	r3, [pc, #308]	; (5ad8 <usb_read_routine+0x2cc>)
    59a2:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    59a4:	210a      	movs	r1, #10
    59a6:	4847      	ldr	r0, [pc, #284]	; (5ac4 <usb_read_routine+0x2b8>)
    59a8:	4c40      	ldr	r4, [pc, #256]	; (5aac <usb_read_routine+0x2a0>)
    59aa:	47a0      	blx	r4
			delay_ms(10);
    59ac:	200a      	movs	r0, #10
    59ae:	4d41      	ldr	r5, [pc, #260]	; (5ab4 <usb_read_routine+0x2a8>)
    59b0:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    59b2:	a812      	add	r0, sp, #72	; 0x48
    59b4:	4b44      	ldr	r3, [pc, #272]	; (5ac8 <usb_read_routine+0x2bc>)
    59b6:	4798      	blx	r3
    59b8:	b281      	uxth	r1, r0
    59ba:	a812      	add	r0, sp, #72	; 0x48
    59bc:	47a0      	blx	r4
			delay_ms(10);
    59be:	200a      	movs	r0, #10
    59c0:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    59c2:	2101      	movs	r1, #1
    59c4:	4841      	ldr	r0, [pc, #260]	; (5acc <usb_read_routine+0x2c0>)
    59c6:	47a0      	blx	r4
    59c8:	e789      	b.n	58de <usb_read_routine+0xd2>
			char resp = IMU_readRegister(0x0F); // reg WHO AM I respuesta es 00110011 = '3'
    59ca:	200f      	movs	r0, #15
    59cc:	4b43      	ldr	r3, [pc, #268]	; (5adc <usb_read_routine+0x2d0>)
    59ce:	4798      	blx	r3
			regvalue = (resp == 0x33)? 'y' : 'n';
    59d0:	2833      	cmp	r0, #51	; 0x33
    59d2:	d03b      	beq.n	5a4c <usb_read_routine+0x240>
    59d4:	236e      	movs	r3, #110	; 0x6e
    59d6:	ae22      	add	r6, sp, #136	; 0x88
    59d8:	f806 3d82 	strb.w	r3, [r6, #-130]!
			usb_serial_write("Reading reg\n", strlen("Reading reg\n"));
    59dc:	210c      	movs	r1, #12
    59de:	4840      	ldr	r0, [pc, #256]	; (5ae0 <usb_read_routine+0x2d4>)
    59e0:	4d32      	ldr	r5, [pc, #200]	; (5aac <usb_read_routine+0x2a0>)
    59e2:	47a8      	blx	r5
			delay_ms(10);
    59e4:	200a      	movs	r0, #10
    59e6:	4c33      	ldr	r4, [pc, #204]	; (5ab4 <usb_read_routine+0x2a8>)
    59e8:	47a0      	blx	r4
			usb_serial_write(&regvalue, 1);
    59ea:	2101      	movs	r1, #1
    59ec:	4630      	mov	r0, r6
    59ee:	47a8      	blx	r5
			delay_ms(10);
    59f0:	200a      	movs	r0, #10
    59f2:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    59f4:	2101      	movs	r1, #1
    59f6:	4835      	ldr	r0, [pc, #212]	; (5acc <usb_read_routine+0x2c0>)
    59f8:	47a8      	blx	r5
			delay_ms(10);
    59fa:	200a      	movs	r0, #10
    59fc:	47a0      	blx	r4
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    59fe:	a812      	add	r0, sp, #72	; 0x48
    5a00:	4b38      	ldr	r3, [pc, #224]	; (5ae4 <usb_read_routine+0x2d8>)
    5a02:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    5a04:	4b38      	ldr	r3, [pc, #224]	; (5ae8 <usb_read_routine+0x2dc>)
    5a06:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    5a0a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    5a0e:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    5a12:	4054      	eors	r4, r2
    5a14:	400c      	ands	r4, r1
    5a16:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    5a18:	a812      	add	r0, sp, #72	; 0x48
    5a1a:	4b34      	ldr	r3, [pc, #208]	; (5aec <usb_read_routine+0x2e0>)
    5a1c:	4798      	blx	r3
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5a1e:	f014 0f04 	tst.w	r4, #4
    5a22:	d015      	beq.n	5a50 <usb_read_routine+0x244>
    5a24:	2379      	movs	r3, #121	; 0x79
    5a26:	ac22      	add	r4, sp, #136	; 0x88
    5a28:	f804 3d81 	strb.w	r3, [r4, #-129]!
			IMU_readRegister(0x31);
    5a2c:	2031      	movs	r0, #49	; 0x31
    5a2e:	4b2b      	ldr	r3, [pc, #172]	; (5adc <usb_read_routine+0x2d0>)
    5a30:	4798      	blx	r3
			usb_serial_write(&isintactive, 1);
    5a32:	2101      	movs	r1, #1
    5a34:	4620      	mov	r0, r4
    5a36:	4d1d      	ldr	r5, [pc, #116]	; (5aac <usb_read_routine+0x2a0>)
    5a38:	47a8      	blx	r5
			delay_ms(10);
    5a3a:	200a      	movs	r0, #10
    5a3c:	4c1d      	ldr	r4, [pc, #116]	; (5ab4 <usb_read_routine+0x2a8>)
    5a3e:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    5a40:	2101      	movs	r1, #1
    5a42:	4822      	ldr	r0, [pc, #136]	; (5acc <usb_read_routine+0x2c0>)
    5a44:	47a8      	blx	r5
			delay_ms(10);
    5a46:	200a      	movs	r0, #10
    5a48:	47a0      	blx	r4
    5a4a:	e748      	b.n	58de <usb_read_routine+0xd2>
			regvalue = (resp == 0x33)? 'y' : 'n';
    5a4c:	2379      	movs	r3, #121	; 0x79
    5a4e:	e7c2      	b.n	59d6 <usb_read_routine+0x1ca>
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5a50:	236e      	movs	r3, #110	; 0x6e
    5a52:	e7e8      	b.n	5a26 <usb_read_routine+0x21a>
			SPI_0_test();
    5a54:	4b26      	ldr	r3, [pc, #152]	; (5af0 <usb_read_routine+0x2e4>)
    5a56:	4798      	blx	r3
    5a58:	e741      	b.n	58de <usb_read_routine+0xd2>
			SPI_0_test1();
    5a5a:	4b26      	ldr	r3, [pc, #152]	; (5af4 <usb_read_routine+0x2e8>)
    5a5c:	4798      	blx	r3
    5a5e:	e73e      	b.n	58de <usb_read_routine+0xd2>
    5a60:	00006f5d 	.word	0x00006f5d
    5a64:	00007087 	.word	0x00007087
    5a68:	00006f79 	.word	0x00006f79
    5a6c:	00007eb8 	.word	0x00007eb8
    5a70:	000070ff 	.word	0x000070ff
    5a74:	00007ed0 	.word	0x00007ed0
    5a78:	00007eec 	.word	0x00007eec
    5a7c:	00007123 	.word	0x00007123
    5a80:	00007ef4 	.word	0x00007ef4
    5a84:	00007efc 	.word	0x00007efc
    5a88:	00007f04 	.word	0x00007f04
    5a8c:	00007f20 	.word	0x00007f20
    5a90:	00007f2c 	.word	0x00007f2c
    5a94:	00007f38 	.word	0x00007f38
    5a98:	00007f44 	.word	0x00007f44
    5a9c:	00007f50 	.word	0x00007f50
    5aa0:	00007f58 	.word	0x00007f58
    5aa4:	0000570d 	.word	0x0000570d
    5aa8:	00007ec0 	.word	0x00007ec0
    5aac:	0000701d 	.word	0x0000701d
    5ab0:	00007edc 	.word	0x00007edc
    5ab4:	0000176d 	.word	0x0000176d
    5ab8:	00006ccd 	.word	0x00006ccd
    5abc:	41004000 	.word	0x41004000
    5ac0:	0000037d 	.word	0x0000037d
    5ac4:	00007e20 	.word	0x00007e20
    5ac8:	00007113 	.word	0x00007113
    5acc:	00007fb8 	.word	0x00007fb8
    5ad0:	00007e30 	.word	0x00007e30
    5ad4:	00006055 	.word	0x00006055
    5ad8:	000060b9 	.word	0x000060b9
    5adc:	00005509 	.word	0x00005509
    5ae0:	00007f10 	.word	0x00007f10
    5ae4:	00001045 	.word	0x00001045
    5ae8:	41008000 	.word	0x41008000
    5aec:	00001053 	.word	0x00001053
    5af0:	00005625 	.word	0x00005625
    5af4:	000056c9 	.word	0x000056c9
			char dataw = 'f';
    5af8:	a922      	add	r1, sp, #136	; 0x88
    5afa:	2366      	movs	r3, #102	; 0x66
    5afc:	f801 3d40 	strb.w	r3, [r1, #-64]!
			FRAM_bytewrite(0x0013, &dataw);
    5b00:	2013      	movs	r0, #19
    5b02:	4b14      	ldr	r3, [pc, #80]	; (5b54 <usb_read_routine+0x348>)
    5b04:	4798      	blx	r3
    5b06:	e6ea      	b.n	58de <usb_read_routine+0xd2>
			char datar[1] = {0};
    5b08:	ac22      	add	r4, sp, #136	; 0x88
    5b0a:	2300      	movs	r3, #0
    5b0c:	f804 3d40 	strb.w	r3, [r4, #-64]!
			FRAM_byteread(0x0013, datar);
    5b10:	4621      	mov	r1, r4
    5b12:	2013      	movs	r0, #19
    5b14:	4b10      	ldr	r3, [pc, #64]	; (5b58 <usb_read_routine+0x34c>)
    5b16:	4798      	blx	r3
			delay_ms(10);
    5b18:	200a      	movs	r0, #10
    5b1a:	4e10      	ldr	r6, [pc, #64]	; (5b5c <usb_read_routine+0x350>)
    5b1c:	47b0      	blx	r6
			usb_serial_write("Received: ", strlen("Received: "));
    5b1e:	210a      	movs	r1, #10
    5b20:	480f      	ldr	r0, [pc, #60]	; (5b60 <usb_read_routine+0x354>)
    5b22:	4d10      	ldr	r5, [pc, #64]	; (5b64 <usb_read_routine+0x358>)
    5b24:	47a8      	blx	r5
			delay_ms(10);
    5b26:	200a      	movs	r0, #10
    5b28:	47b0      	blx	r6
			usb_serial_write(datar, strlen(datar));
    5b2a:	4620      	mov	r0, r4
    5b2c:	4b0e      	ldr	r3, [pc, #56]	; (5b68 <usb_read_routine+0x35c>)
    5b2e:	4798      	blx	r3
    5b30:	b281      	uxth	r1, r0
    5b32:	4620      	mov	r0, r4
    5b34:	47a8      	blx	r5
			delay_ms(10);
    5b36:	200a      	movs	r0, #10
    5b38:	47b0      	blx	r6
			usb_serial_write("\n", strlen("\n"));
    5b3a:	2101      	movs	r1, #1
    5b3c:	480b      	ldr	r0, [pc, #44]	; (5b6c <usb_read_routine+0x360>)
    5b3e:	47a8      	blx	r5
    5b40:	e6cd      	b.n	58de <usb_read_routine+0xd2>
			MCU_low_power_mode();
    5b42:	4b0b      	ldr	r3, [pc, #44]	; (5b70 <usb_read_routine+0x364>)
    5b44:	4798      	blx	r3
    5b46:	e6ca      	b.n	58de <usb_read_routine+0xd2>
			usb_serial_write("Command not recognized\n", strlen("Command not recognized\n"));
    5b48:	2117      	movs	r1, #23
    5b4a:	480a      	ldr	r0, [pc, #40]	; (5b74 <usb_read_routine+0x368>)
    5b4c:	4b05      	ldr	r3, [pc, #20]	; (5b64 <usb_read_routine+0x358>)
    5b4e:	4798      	blx	r3
}
    5b50:	e6c5      	b.n	58de <usb_read_routine+0xd2>
    5b52:	bf00      	nop
    5b54:	00000f89 	.word	0x00000f89
    5b58:	00000fc9 	.word	0x00000fc9
    5b5c:	0000176d 	.word	0x0000176d
    5b60:	00007e20 	.word	0x00007e20
    5b64:	0000701d 	.word	0x0000701d
    5b68:	00007113 	.word	0x00007113
    5b6c:	00007fb8 	.word	0x00007fb8
    5b70:	000055c9 	.word	0x000055c9
    5b74:	00007f60 	.word	0x00007f60

00005b78 <initial_check>:
} dev_status_t;

dev_status_t status;

uint8_t initial_check(void )
{
    5b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5b7c:	b0b3      	sub	sp, #204	; 0xcc
	uint8_t errorcount = 0;
	status.raw = 0;
    5b7e:	4e58      	ldr	r6, [pc, #352]	; (5ce0 <initial_check+0x168>)
    5b80:	2700      	movs	r7, #0
    5b82:	7037      	strb	r7, [r6, #0]
	
	// Check BLE comm
	char respble[64] = {0};
    5b84:	2240      	movs	r2, #64	; 0x40
    5b86:	4639      	mov	r1, r7
    5b88:	a822      	add	r0, sp, #136	; 0x88
    5b8a:	f8df a190 	ldr.w	sl, [pc, #400]	; 5d1c <initial_check+0x1a4>
    5b8e:	47d0      	blx	sl
	ble_send_and_receive("AT", respble);
    5b90:	a922      	add	r1, sp, #136	; 0x88
    5b92:	4854      	ldr	r0, [pc, #336]	; (5ce4 <initial_check+0x16c>)
    5b94:	4c54      	ldr	r4, [pc, #336]	; (5ce8 <initial_check+0x170>)
    5b96:	47a0      	blx	r4
	delay_ms(100);
    5b98:	2064      	movs	r0, #100	; 0x64
    5b9a:	4d54      	ldr	r5, [pc, #336]	; (5cec <initial_check+0x174>)
    5b9c:	47a8      	blx	r5
	ble_send_and_receive("AT+BAUD?", respble);
    5b9e:	a922      	add	r1, sp, #136	; 0x88
    5ba0:	4853      	ldr	r0, [pc, #332]	; (5cf0 <initial_check+0x178>)
    5ba2:	47a0      	blx	r4
	usb_serial_write("respble: ", strlen("respble: "));
    5ba4:	2109      	movs	r1, #9
    5ba6:	4853      	ldr	r0, [pc, #332]	; (5cf4 <initial_check+0x17c>)
    5ba8:	f8df 8174 	ldr.w	r8, [pc, #372]	; 5d20 <initial_check+0x1a8>
    5bac:	47c0      	blx	r8
	delay_ms(20);
    5bae:	2014      	movs	r0, #20
    5bb0:	47a8      	blx	r5
	usb_serial_write(respble, strlen(respble));
    5bb2:	a822      	add	r0, sp, #136	; 0x88
    5bb4:	f8df b16c 	ldr.w	fp, [pc, #364]	; 5d24 <initial_check+0x1ac>
    5bb8:	47d8      	blx	fp
    5bba:	b281      	uxth	r1, r0
    5bbc:	a822      	add	r0, sp, #136	; 0x88
    5bbe:	47c0      	blx	r8
	status.bits.ble = (strncmp(respble, "OK+Get:", 2) == 0);
    5bc0:	2202      	movs	r2, #2
    5bc2:	494d      	ldr	r1, [pc, #308]	; (5cf8 <initial_check+0x180>)
    5bc4:	a822      	add	r0, sp, #136	; 0x88
    5bc6:	4b4d      	ldr	r3, [pc, #308]	; (5cfc <initial_check+0x184>)
    5bc8:	4798      	blx	r3
    5bca:	fab0 f080 	clz	r0, r0
    5bce:	0940      	lsrs	r0, r0, #5
    5bd0:	7833      	ldrb	r3, [r6, #0]
    5bd2:	f360 0300 	bfi	r3, r0, #0, #1
    5bd6:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.ble;
    5bd8:	f080 0401 	eor.w	r4, r0, #1
	delay_ms(10);
    5bdc:	200a      	movs	r0, #10
    5bde:	47a8      	blx	r5
	
	// Check Simcom comm
	char respsim[64] = {0};
    5be0:	2240      	movs	r2, #64	; 0x40
    5be2:	4639      	mov	r1, r7
    5be4:	a812      	add	r0, sp, #72	; 0x48
    5be6:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim);
    5be8:	a912      	add	r1, sp, #72	; 0x48
    5bea:	4845      	ldr	r0, [pc, #276]	; (5d00 <initial_check+0x188>)
    5bec:	f8df 9138 	ldr.w	r9, [pc, #312]	; 5d28 <initial_check+0x1b0>
    5bf0:	47c8      	blx	r9
	delay_ms(10000);
    5bf2:	f242 7010 	movw	r0, #10000	; 0x2710
    5bf6:	47a8      	blx	r5
	simcom_send_and_receive("ATE0\r", respsim);
    5bf8:	a912      	add	r1, sp, #72	; 0x48
    5bfa:	4842      	ldr	r0, [pc, #264]	; (5d04 <initial_check+0x18c>)
    5bfc:	47c8      	blx	r9
	delay_ms(500);
    5bfe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c02:	47a8      	blx	r5
	char respsim2[64] = {0};
    5c04:	2240      	movs	r2, #64	; 0x40
    5c06:	4639      	mov	r1, r7
    5c08:	a802      	add	r0, sp, #8
    5c0a:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim2);
    5c0c:	a902      	add	r1, sp, #8
    5c0e:	483c      	ldr	r0, [pc, #240]	; (5d00 <initial_check+0x188>)
    5c10:	47c8      	blx	r9
	delay_ms(500);
    5c12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c16:	47a8      	blx	r5
	usb_serial_write("respsim: ", strlen("respsim: "));
    5c18:	2109      	movs	r1, #9
    5c1a:	483b      	ldr	r0, [pc, #236]	; (5d08 <initial_check+0x190>)
    5c1c:	47c0      	blx	r8
	delay_ms(200);
    5c1e:	20c8      	movs	r0, #200	; 0xc8
    5c20:	47a8      	blx	r5
	usb_serial_write(respsim2, strlen(respsim2));
    5c22:	a802      	add	r0, sp, #8
    5c24:	47d8      	blx	fp
    5c26:	b281      	uxth	r1, r0
    5c28:	a802      	add	r0, sp, #8
    5c2a:	47c0      	blx	r8
	delay_ms(200);
    5c2c:	20c8      	movs	r0, #200	; 0xc8
    5c2e:	47a8      	blx	r5
	status.bits.sim = (strncmp(respsim2, "\rOK", 1) == 0);
    5c30:	f89d 0008 	ldrb.w	r0, [sp, #8]
    5c34:	280d      	cmp	r0, #13
    5c36:	bf14      	ite	ne
    5c38:	2000      	movne	r0, #0
    5c3a:	2001      	moveq	r0, #1
    5c3c:	7833      	ldrb	r3, [r6, #0]
    5c3e:	f360 03c3 	bfi	r3, r0, #3, #1
    5c42:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.sim;
    5c44:	f080 0001 	eor.w	r0, r0, #1
    5c48:	4404      	add	r4, r0
	delay_ms(10);
    5c4a:	200a      	movs	r0, #10
    5c4c:	47a8      	blx	r5
	
	// Check acc comm
	char acc_who_am_i = IMU_readRegister(0x0F);
    5c4e:	200f      	movs	r0, #15
    5c50:	4b2e      	ldr	r3, [pc, #184]	; (5d0c <initial_check+0x194>)
    5c52:	4798      	blx	r3
	status.bits.acc = (acc_who_am_i == '3');
    5c54:	2833      	cmp	r0, #51	; 0x33
    5c56:	bf14      	ite	ne
    5c58:	2000      	movne	r0, #0
    5c5a:	2001      	moveq	r0, #1
    5c5c:	7833      	ldrb	r3, [r6, #0]
    5c5e:	f360 0341 	bfi	r3, r0, #1, #1
    5c62:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.acc;
    5c64:	f080 0001 	eor.w	r0, r0, #1
    5c68:	4404      	add	r4, r0
    5c6a:	b2e4      	uxtb	r4, r4
	delay_ms(10);
    5c6c:	200a      	movs	r0, #10
    5c6e:	47a8      	blx	r5
	
	// Check can spi comm
	uint8_t spi_ctrl_reg_value[1] = {0};
    5c70:	a932      	add	r1, sp, #200	; 0xc8
    5c72:	f801 7dc4 	strb.w	r7, [r1, #-196]!
	spi_read_reg(0x0F, spi_ctrl_reg_value);
    5c76:	200f      	movs	r0, #15
    5c78:	4b25      	ldr	r3, [pc, #148]	; (5d10 <initial_check+0x198>)
    5c7a:	4798      	blx	r3
	status.bits.can = (*spi_ctrl_reg_value == 0x87);
    5c7c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5c80:	2b87      	cmp	r3, #135	; 0x87
    5c82:	bf14      	ite	ne
    5c84:	2300      	movne	r3, #0
    5c86:	2301      	moveq	r3, #1
    5c88:	7832      	ldrb	r2, [r6, #0]
    5c8a:	f363 1204 	bfi	r2, r3, #4, #1
    5c8e:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.can;
    5c90:	f083 0301 	eor.w	r3, r3, #1
    5c94:	4423      	add	r3, r4
    5c96:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5c98:	200a      	movs	r0, #10
    5c9a:	47a8      	blx	r5
	
	// Check fram write y read
	char dataw = 'f';
    5c9c:	a932      	add	r1, sp, #200	; 0xc8
    5c9e:	2366      	movs	r3, #102	; 0x66
    5ca0:	f801 3dc5 	strb.w	r3, [r1, #-197]!
	FRAM_bytewrite(0x0013, &dataw);
    5ca4:	2013      	movs	r0, #19
    5ca6:	4b1b      	ldr	r3, [pc, #108]	; (5d14 <initial_check+0x19c>)
    5ca8:	4798      	blx	r3
	char datar[1] = {0};
    5caa:	a932      	add	r1, sp, #200	; 0xc8
    5cac:	f801 7dc8 	strb.w	r7, [r1, #-200]!
	FRAM_byteread(0x0013, datar);
    5cb0:	2013      	movs	r0, #19
    5cb2:	4b19      	ldr	r3, [pc, #100]	; (5d18 <initial_check+0x1a0>)
    5cb4:	4798      	blx	r3
	status.bits.fram = (*datar == 'f');
    5cb6:	f89d 3000 	ldrb.w	r3, [sp]
    5cba:	2b66      	cmp	r3, #102	; 0x66
    5cbc:	bf14      	ite	ne
    5cbe:	2300      	movne	r3, #0
    5cc0:	2301      	moveq	r3, #1
    5cc2:	7832      	ldrb	r2, [r6, #0]
    5cc4:	f363 0282 	bfi	r2, r3, #2, #1
    5cc8:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.fram;
    5cca:	f083 0301 	eor.w	r3, r3, #1
    5cce:	4423      	add	r3, r4
    5cd0:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5cd2:	200a      	movs	r0, #10
    5cd4:	47a8      	blx	r5
	
	return errorcount;
}
    5cd6:	4620      	mov	r0, r4
    5cd8:	b033      	add	sp, #204	; 0xcc
    5cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5cde:	bf00      	nop
    5ce0:	20000be0 	.word	0x20000be0
    5ce4:	00007ae0 	.word	0x00007ae0
    5ce8:	0000037d 	.word	0x0000037d
    5cec:	0000176d 	.word	0x0000176d
    5cf0:	00007f78 	.word	0x00007f78
    5cf4:	00007f84 	.word	0x00007f84
    5cf8:	00007f90 	.word	0x00007f90
    5cfc:	00007123 	.word	0x00007123
    5d00:	00007f98 	.word	0x00007f98
    5d04:	00007e2c 	.word	0x00007e2c
    5d08:	00007f9c 	.word	0x00007f9c
    5d0c:	00005509 	.word	0x00005509
    5d10:	00006139 	.word	0x00006139
    5d14:	00000f89 	.word	0x00000f89
    5d18:	00000fc9 	.word	0x00000fc9
    5d1c:	00007087 	.word	0x00007087
    5d20:	0000701d 	.word	0x0000701d
    5d24:	00007113 	.word	0x00007113
    5d28:	00006055 	.word	0x00006055

00005d2c <main>:
//CAMBIO PARA PROBAR SUBIDA A GIT.

Ble ble = {0};

int main(void)
{
    5d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5d30:	b086      	sub	sp, #24
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    5d32:	4b95      	ldr	r3, [pc, #596]	; (5f88 <main+0x25c>)
    5d34:	4798      	blx	r3
	ble_init();
    5d36:	4b95      	ldr	r3, [pc, #596]	; (5f8c <main+0x260>)
    5d38:	4798      	blx	r3
	simcom_init();
    5d3a:	4b95      	ldr	r3, [pc, #596]	; (5f90 <main+0x264>)
    5d3c:	4798      	blx	r3
	FRAM_init();
    5d3e:	4b95      	ldr	r3, [pc, #596]	; (5f94 <main+0x268>)
    5d40:	4798      	blx	r3
	IMU_init();
    5d42:	4b95      	ldr	r3, [pc, #596]	; (5f98 <main+0x26c>)
    5d44:	4798      	blx	r3
	spi_init();
    5d46:	4b95      	ldr	r3, [pc, #596]	; (5f9c <main+0x270>)
    5d48:	4798      	blx	r3
	
	IMU_readRegister(0x31);		// Limpiar interrupciones de acc
    5d4a:	2031      	movs	r0, #49	; 0x31
    5d4c:	4b94      	ldr	r3, [pc, #592]	; (5fa0 <main+0x274>)
    5d4e:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5d50:	4c94      	ldr	r4, [pc, #592]	; (5fa4 <main+0x278>)
    5d52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    5d56:	61a3      	str	r3, [r4, #24]
    5d58:	2680      	movs	r6, #128	; 0x80
    5d5a:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    5d5e:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);	// Chip select para spi-can
	gpio_set_pin_level(GPRS_PEN, true);	// Alimentacion a antena gps
	
	// Power-on de simcom
	gpio_set_pin_level(GPRS_nPWR, true);
	delay_ms(500);
    5d60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5d64:	4d90      	ldr	r5, [pc, #576]	; (5fa8 <main+0x27c>)
    5d66:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5d68:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(GPRS_nPWR, false);
	
	// Inicializacion de chip spi-can en configuration mode
	spi_write_reg(0x2B, 0x40);	// Enable interrupt en can-spi
    5d6a:	2140      	movs	r1, #64	; 0x40
    5d6c:	202b      	movs	r0, #43	; 0x2b
    5d6e:	4e8f      	ldr	r6, [pc, #572]	; (5fac <main+0x280>)
    5d70:	47b0      	blx	r6
	spi_write_reg(0x2C, 0x40);	// Generar interrupt en can-spi
    5d72:	2140      	movs	r1, #64	; 0x40
    5d74:	202c      	movs	r0, #44	; 0x2c
    5d76:	47b0      	blx	r6
	delay_ms(20);
    5d78:	2014      	movs	r0, #20
    5d7a:	47a8      	blx	r5
	spi_write_reg(0x2C, 0x00);	// Limpiar interrupt en can-spi
    5d7c:	2100      	movs	r1, #0
    5d7e:	202c      	movs	r0, #44	; 0x2c
    5d80:	47b0      	blx	r6
	spi_write_reg(0x2B, 0x40);	// Diable interrupt en can-spi
    5d82:	2140      	movs	r1, #64	; 0x40
    5d84:	202b      	movs	r0, #43	; 0x2b
    5d86:	47b0      	blx	r6
	spi_write_reg(0x0F,0x87);	// Configuration mode en chip SPI-CAN (0x07 para Normal operation mode)
    5d88:	2187      	movs	r1, #135	; 0x87
    5d8a:	200f      	movs	r0, #15
    5d8c:	47b0      	blx	r6
	
	
	#if USB_DEBUG
		usbdc_attach();
    5d8e:	4b88      	ldr	r3, [pc, #544]	; (5fb0 <main+0x284>)
    5d90:	4798      	blx	r3
		delay_ms(100);
    5d92:	2064      	movs	r0, #100	; 0x64
    5d94:	47a8      	blx	r5
		usb_serial_begin();
    5d96:	4b87      	ldr	r3, [pc, #540]	; (5fb4 <main+0x288>)
    5d98:	4798      	blx	r3
		delay_ms(100);
    5d9a:	2064      	movs	r0, #100	; 0x64
    5d9c:	47a8      	blx	r5
    5d9e:	f44f 2880 	mov.w	r8, #262144	; 0x40000
    5da2:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5da6:	f44f 2700 	mov.w	r7, #524288	; 0x80000
    5daa:	61a7      	str	r7, [r4, #24]
    5dac:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
    5db0:	61a6      	str	r6, [r4, #24]
	
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	delay_ms(15000);	// Esperar inicializacion de todos los modulos
    5db2:	f643 2098 	movw	r0, #15000	; 0x3a98
    5db6:	47a8      	blx	r5
	uint8_t errorcnt = initial_check();
    5db8:	4b7f      	ldr	r3, [pc, #508]	; (5fb8 <main+0x28c>)
    5dba:	4798      	blx	r3
    5dbc:	4681      	mov	r9, r0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5dbe:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5dc2:	61a7      	str	r7, [r4, #24]
    5dc4:	61a6      	str	r6, [r4, #24]
	
		
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5dc6:	f240 104d 	movw	r0, #333	; 0x14d
    5dca:	47a8      	blx	r5
    5dcc:	f8c4 8018 	str.w	r8, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5dd0:	6167      	str	r7, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5dd2:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, false);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5dd4:	f240 104d 	movw	r0, #333	; 0x14d
    5dd8:	47a8      	blx	r5
    5dda:	f8c4 8018 	str.w	r8, [r4, #24]
    5dde:	61a7      	str	r7, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5de0:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, false);
	delay_ms(333);
    5de2:	f240 104d 	movw	r0, #333	; 0x14d
    5de6:	47a8      	blx	r5
	
	//obtener millis - inicializa el calendario y despus se ibtebta obtener el calendar
	CALENDAR_0_example();
    5de8:	4b74      	ldr	r3, [pc, #464]	; (5fbc <main+0x290>)
    5dea:	4798      	blx	r3
	//unsigned long current_ts;
	uint32_t numero = 20;
	char numero_str[20];
	sprintf(numero_str, "%lu", (unsigned long)numero);
    5dec:	2214      	movs	r2, #20
    5dee:	4974      	ldr	r1, [pc, #464]	; (5fc0 <main+0x294>)
    5df0:	a801      	add	r0, sp, #4
    5df2:	4b74      	ldr	r3, [pc, #464]	; (5fc4 <main+0x298>)
    5df4:	4798      	blx	r3
	usb_serial_write(numero_str, strlen(numero_str));
    5df6:	a801      	add	r0, sp, #4
    5df8:	4b73      	ldr	r3, [pc, #460]	; (5fc8 <main+0x29c>)
    5dfa:	4798      	blx	r3
    5dfc:	b281      	uxth	r1, r0
    5dfe:	a801      	add	r0, sp, #4
    5e00:	4b72      	ldr	r3, [pc, #456]	; (5fcc <main+0x2a0>)
    5e02:	4798      	blx	r3
    5e04:	e012      	b.n	5e2c <main+0x100>
    5e06:	4b67      	ldr	r3, [pc, #412]	; (5fa4 <main+0x278>)
    5e08:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e0c:	615a      	str	r2, [r3, #20]
    5e0e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e12:	615a      	str	r2, [r3, #20]
    5e14:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e18:	615a      	str	r2, [r3, #20]
		if (errorcnt == 0)
		{ 
			gpio_set_pin_level(LED0, false);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();
    5e1a:	4b6d      	ldr	r3, [pc, #436]	; (5fd0 <main+0x2a4>)
    5e1c:	4798      	blx	r3
			ble_process(&ble);
    5e1e:	486d      	ldr	r0, [pc, #436]	; (5fd4 <main+0x2a8>)
    5e20:	4b6d      	ldr	r3, [pc, #436]	; (5fd8 <main+0x2ac>)
    5e22:	4798      	blx	r3
			//char millis_str[20];
			//snprintf(millis_str, sizeof(millis_str), "%lu", (uint32_t)current_ts);
			//sprintf(millis_str, "%d", int_prueba);
			//usb_serial_write("\n", strlen("\n"));
			//usb_serial_write(millis_str, sizeof(millis_str));
			delay_ms(1000);
    5e24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    5e28:	4b5f      	ldr	r3, [pc, #380]	; (5fa8 <main+0x27c>)
    5e2a:	4798      	blx	r3
		if (errorcnt == 0)
    5e2c:	f1b9 0f00 	cmp.w	r9, #0
    5e30:	d0e9      	beq.n	5e06 <main+0xda>
    5e32:	2500      	movs	r5, #0
    5e34:	e03d      	b.n	5eb2 <main+0x186>
    5e36:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e3a:	4b5a      	ldr	r3, [pc, #360]	; (5fa4 <main+0x278>)
    5e3c:	615a      	str	r2, [r3, #20]
    5e3e:	e043      	b.n	5ec8 <main+0x19c>
    5e40:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e44:	4b57      	ldr	r3, [pc, #348]	; (5fa4 <main+0x278>)
    5e46:	615a      	str	r2, [r3, #20]
    5e48:	e047      	b.n	5eda <main+0x1ae>
    5e4a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e4e:	4b55      	ldr	r3, [pc, #340]	; (5fa4 <main+0x278>)
    5e50:	615a      	str	r2, [r3, #20]
    5e52:	e04b      	b.n	5eec <main+0x1c0>
    5e54:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e58:	4b52      	ldr	r3, [pc, #328]	; (5fa4 <main+0x278>)
    5e5a:	615a      	str	r2, [r3, #20]
    5e5c:	e063      	b.n	5f26 <main+0x1fa>
    5e5e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e62:	4b50      	ldr	r3, [pc, #320]	; (5fa4 <main+0x278>)
    5e64:	615a      	str	r2, [r3, #20]
    5e66:	e067      	b.n	5f38 <main+0x20c>
    5e68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e6c:	4b4d      	ldr	r3, [pc, #308]	; (5fa4 <main+0x278>)
    5e6e:	615a      	str	r2, [r3, #20]
    5e70:	e06b      	b.n	5f4a <main+0x21e>
    5e72:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e76:	4b4b      	ldr	r3, [pc, #300]	; (5fa4 <main+0x278>)
    5e78:	615a      	str	r2, [r3, #20]
    5e7a:	4c4a      	ldr	r4, [pc, #296]	; (5fa4 <main+0x278>)
    5e7c:	f44f 2a00 	mov.w	sl, #524288	; 0x80000
    5e80:	f8c4 a014 	str.w	sl, [r4, #20]
    5e84:	f44f 1880 	mov.w	r8, #1048576	; 0x100000
    5e88:	f8c4 8014 	str.w	r8, [r4, #20]
			usb_read_routine();
			delay_ms(300);
			gpio_set_pin_level(LED0, !status.bits.gps);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();
    5e8c:	4f50      	ldr	r7, [pc, #320]	; (5fd0 <main+0x2a4>)
    5e8e:	47b8      	blx	r7
			delay_ms(300);
    5e90:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e94:	4e44      	ldr	r6, [pc, #272]	; (5fa8 <main+0x27c>)
    5e96:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5e98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    5e9c:	61a3      	str	r3, [r4, #24]
    5e9e:	f8c4 a018 	str.w	sl, [r4, #24]
    5ea2:	f8c4 8018 	str.w	r8, [r4, #24]
			gpio_set_pin_level(LED0, true);
			gpio_set_pin_level(LED1, true);
			gpio_set_pin_level(LED2, true);
			usb_read_routine();
    5ea6:	47b8      	blx	r7
			delay_ms(700);
    5ea8:	f44f 702f 	mov.w	r0, #700	; 0x2bc
    5eac:	47b0      	blx	r6
			for(uint8_t i = 0; i<3; i++)
    5eae:	3501      	adds	r5, #1
    5eb0:	b2ed      	uxtb	r5, r5
    5eb2:	2d02      	cmp	r5, #2
    5eb4:	d8ba      	bhi.n	5e2c <main+0x100>
			gpio_set_pin_level(LED0, !status.bits.acc);
    5eb6:	4b49      	ldr	r3, [pc, #292]	; (5fdc <main+0x2b0>)
    5eb8:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    5eba:	f013 0f02 	tst.w	r3, #2
    5ebe:	d1ba      	bne.n	5e36 <main+0x10a>
    5ec0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5ec4:	4b37      	ldr	r3, [pc, #220]	; (5fa4 <main+0x278>)
    5ec6:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.ble);
    5ec8:	4b44      	ldr	r3, [pc, #272]	; (5fdc <main+0x2b0>)
    5eca:	781b      	ldrb	r3, [r3, #0]
    5ecc:	f013 0f01 	tst.w	r3, #1
    5ed0:	d1b6      	bne.n	5e40 <main+0x114>
    5ed2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5ed6:	4b33      	ldr	r3, [pc, #204]	; (5fa4 <main+0x278>)
    5ed8:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.can);
    5eda:	4b40      	ldr	r3, [pc, #256]	; (5fdc <main+0x2b0>)
    5edc:	781b      	ldrb	r3, [r3, #0]
    5ede:	f013 0f10 	tst.w	r3, #16
    5ee2:	d1b2      	bne.n	5e4a <main+0x11e>
    5ee4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5ee8:	4b2e      	ldr	r3, [pc, #184]	; (5fa4 <main+0x278>)
    5eea:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5eec:	4e38      	ldr	r6, [pc, #224]	; (5fd0 <main+0x2a4>)
    5eee:	47b0      	blx	r6
			delay_ms(300);
    5ef0:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5ef4:	4c2c      	ldr	r4, [pc, #176]	; (5fa8 <main+0x27c>)
    5ef6:	47a0      	blx	r4
    5ef8:	4b2a      	ldr	r3, [pc, #168]	; (5fa4 <main+0x278>)
    5efa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5efe:	619a      	str	r2, [r3, #24]
    5f00:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5f04:	619a      	str	r2, [r3, #24]
    5f06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5f0a:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5f0c:	47b0      	blx	r6
			delay_ms(300);
    5f0e:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5f12:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.fram);
    5f14:	4b31      	ldr	r3, [pc, #196]	; (5fdc <main+0x2b0>)
    5f16:	781b      	ldrb	r3, [r3, #0]
    5f18:	f013 0f04 	tst.w	r3, #4
    5f1c:	d19a      	bne.n	5e54 <main+0x128>
    5f1e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5f22:	4b20      	ldr	r3, [pc, #128]	; (5fa4 <main+0x278>)
    5f24:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.sim);
    5f26:	4b2d      	ldr	r3, [pc, #180]	; (5fdc <main+0x2b0>)
    5f28:	781b      	ldrb	r3, [r3, #0]
    5f2a:	f013 0f08 	tst.w	r3, #8
    5f2e:	d196      	bne.n	5e5e <main+0x132>
    5f30:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5f34:	4b1b      	ldr	r3, [pc, #108]	; (5fa4 <main+0x278>)
    5f36:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.gprs);
    5f38:	4b28      	ldr	r3, [pc, #160]	; (5fdc <main+0x2b0>)
    5f3a:	781b      	ldrb	r3, [r3, #0]
    5f3c:	f013 0f40 	tst.w	r3, #64	; 0x40
    5f40:	d192      	bne.n	5e68 <main+0x13c>
    5f42:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5f46:	4b17      	ldr	r3, [pc, #92]	; (5fa4 <main+0x278>)
    5f48:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5f4a:	4e21      	ldr	r6, [pc, #132]	; (5fd0 <main+0x2a4>)
    5f4c:	47b0      	blx	r6
			delay_ms(300);
    5f4e:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5f52:	4c15      	ldr	r4, [pc, #84]	; (5fa8 <main+0x27c>)
    5f54:	47a0      	blx	r4
    5f56:	4b13      	ldr	r3, [pc, #76]	; (5fa4 <main+0x278>)
    5f58:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5f5c:	619a      	str	r2, [r3, #24]
    5f5e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5f62:	619a      	str	r2, [r3, #24]
    5f64:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5f68:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5f6a:	47b0      	blx	r6
			delay_ms(300);
    5f6c:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5f70:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.gps);
    5f72:	4b1a      	ldr	r3, [pc, #104]	; (5fdc <main+0x2b0>)
    5f74:	781b      	ldrb	r3, [r3, #0]
    5f76:	f013 0f20 	tst.w	r3, #32
    5f7a:	f47f af7a 	bne.w	5e72 <main+0x146>
    5f7e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5f82:	4b08      	ldr	r3, [pc, #32]	; (5fa4 <main+0x278>)
    5f84:	619a      	str	r2, [r3, #24]
    5f86:	e778      	b.n	5e7a <main+0x14e>
    5f88:	000002d1 	.word	0x000002d1
    5f8c:	000002e9 	.word	0x000002e9
    5f90:	00006009 	.word	0x00006009
    5f94:	00000f65 	.word	0x00000f65
    5f98:	00005541 	.word	0x00005541
    5f9c:	000060dd 	.word	0x000060dd
    5fa0:	00005509 	.word	0x00005509
    5fa4:	41008000 	.word	0x41008000
    5fa8:	0000176d 	.word	0x0000176d
    5fac:	00006101 	.word	0x00006101
    5fb0:	00006cc1 	.word	0x00006cc1
    5fb4:	00006f3d 	.word	0x00006f3d
    5fb8:	00005b79 	.word	0x00005b79
    5fbc:	00000e71 	.word	0x00000e71
    5fc0:	00007fa8 	.word	0x00007fa8
    5fc4:	00007099 	.word	0x00007099
    5fc8:	00007113 	.word	0x00007113
    5fcc:	0000701d 	.word	0x0000701d
    5fd0:	0000580d 	.word	0x0000580d
    5fd4:	20000830 	.word	0x20000830
    5fd8:	000003f5 	.word	0x000003f5
    5fdc:	20000be0 	.word	0x20000be0

00005fe0 <rx_cb_USART_1>:
	/* Transfer completed */
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_1(const struct usart_async_descriptor *const io_descr)
{
    5fe0:	b508      	push	{r3, lr}
	/* Transfer completed */
	usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
    5fe2:	210d      	movs	r1, #13
    5fe4:	4801      	ldr	r0, [pc, #4]	; (5fec <rx_cb_USART_1+0xc>)
    5fe6:	4b02      	ldr	r3, [pc, #8]	; (5ff0 <rx_cb_USART_1+0x10>)
    5fe8:	4798      	blx	r3
    5fea:	bd08      	pop	{r3, pc}
    5fec:	00007fac 	.word	0x00007fac
    5ff0:	0000701d 	.word	0x0000701d

00005ff4 <tx_cb_USART_1>:
{
    5ff4:	b508      	push	{r3, lr}
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
    5ff6:	210d      	movs	r1, #13
    5ff8:	4801      	ldr	r0, [pc, #4]	; (6000 <tx_cb_USART_1+0xc>)
    5ffa:	4b02      	ldr	r3, [pc, #8]	; (6004 <tx_cb_USART_1+0x10>)
    5ffc:	4798      	blx	r3
    5ffe:	bd08      	pop	{r3, pc}
    6000:	00007fbc 	.word	0x00007fbc
    6004:	0000701d 	.word	0x0000701d

00006008 <simcom_init>:
}

int simcom_init(void)
{
    6008:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_1, USART_ASYNC_TXC_CB, tx_cb_USART_1);
    600a:	4c0a      	ldr	r4, [pc, #40]	; (6034 <simcom_init+0x2c>)
    600c:	4a0a      	ldr	r2, [pc, #40]	; (6038 <simcom_init+0x30>)
    600e:	2101      	movs	r1, #1
    6010:	4620      	mov	r0, r4
    6012:	4d0a      	ldr	r5, [pc, #40]	; (603c <simcom_init+0x34>)
    6014:	47a8      	blx	r5
	usart_async_register_callback(&USART_1, USART_ASYNC_RXC_CB, rx_cb_USART_1);
    6016:	4a0a      	ldr	r2, [pc, #40]	; (6040 <simcom_init+0x38>)
    6018:	2100      	movs	r1, #0
    601a:	4620      	mov	r0, r4
    601c:	47a8      	blx	r5
	//usart_async_register_callback(&USART_1, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_1, &simcom_io);
    601e:	4909      	ldr	r1, [pc, #36]	; (6044 <simcom_init+0x3c>)
    6020:	4620      	mov	r0, r4
    6022:	4b09      	ldr	r3, [pc, #36]	; (6048 <simcom_init+0x40>)
    6024:	4798      	blx	r3
	usart_async_enable(&USART_1);
    6026:	4620      	mov	r0, r4
    6028:	4b08      	ldr	r3, [pc, #32]	; (604c <simcom_init+0x44>)
    602a:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    602c:	2014      	movs	r0, #20
    602e:	4b08      	ldr	r3, [pc, #32]	; (6050 <simcom_init+0x48>)
    6030:	4798      	blx	r3
	
	return;
}
    6032:	bd38      	pop	{r3, r4, r5, pc}
    6034:	20000b04 	.word	0x20000b04
    6038:	00005ff5 	.word	0x00005ff5
    603c:	00001e99 	.word	0x00001e99
    6040:	00005fe1 	.word	0x00005fe1
    6044:	20000910 	.word	0x20000910
    6048:	00001e6d 	.word	0x00001e6d
    604c:	00001e41 	.word	0x00001e41
    6050:	0000176d 	.word	0x0000176d

00006054 <simcom_send_and_receive>:
	strcat(at_cmd, command);
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
}

void simcom_send_and_receive(char* command, char* response)
{
    6054:	b5f0      	push	{r4, r5, r6, r7, lr}
    6056:	b091      	sub	sp, #68	; 0x44
    6058:	4604      	mov	r4, r0
    605a:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
    605c:	2640      	movs	r6, #64	; 0x40
    605e:	4632      	mov	r2, r6
    6060:	2100      	movs	r1, #0
    6062:	4668      	mov	r0, sp
    6064:	4b0d      	ldr	r3, [pc, #52]	; (609c <simcom_send_and_receive+0x48>)
    6066:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
    6068:	4621      	mov	r1, r4
    606a:	4668      	mov	r0, sp
    606c:	4b0c      	ldr	r3, [pc, #48]	; (60a0 <simcom_send_and_receive+0x4c>)
    606e:	4798      	blx	r3
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
    6070:	4668      	mov	r0, sp
    6072:	4b0c      	ldr	r3, [pc, #48]	; (60a4 <simcom_send_and_receive+0x50>)
    6074:	4798      	blx	r3
    6076:	4d0c      	ldr	r5, [pc, #48]	; (60a8 <simcom_send_and_receive+0x54>)
    6078:	b282      	uxth	r2, r0
    607a:	4669      	mov	r1, sp
    607c:	6828      	ldr	r0, [r5, #0]
    607e:	4b0b      	ldr	r3, [pc, #44]	; (60ac <simcom_send_and_receive+0x58>)
    6080:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    6082:	2014      	movs	r0, #20
    6084:	4c0a      	ldr	r4, [pc, #40]	; (60b0 <simcom_send_and_receive+0x5c>)
    6086:	47a0      	blx	r4
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    6088:	4632      	mov	r2, r6
    608a:	4639      	mov	r1, r7
    608c:	6828      	ldr	r0, [r5, #0]
    608e:	4b09      	ldr	r3, [pc, #36]	; (60b4 <simcom_send_and_receive+0x60>)
    6090:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    6092:	2014      	movs	r0, #20
    6094:	47a0      	blx	r4
}
    6096:	b011      	add	sp, #68	; 0x44
    6098:	bdf0      	pop	{r4, r5, r6, r7, pc}
    609a:	bf00      	nop
    609c:	00007087 	.word	0x00007087
    60a0:	000070e1 	.word	0x000070e1
    60a4:	00007113 	.word	0x00007113
    60a8:	20000910 	.word	0x20000910
    60ac:	00001975 	.word	0x00001975
    60b0:	0000176d 	.word	0x0000176d
    60b4:	000019a9 	.word	0x000019a9

000060b8 <simcom_receive>:

void simcom_receive(char* response)
{
    60b8:	b508      	push	{r3, lr}
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    60ba:	2240      	movs	r2, #64	; 0x40
    60bc:	4601      	mov	r1, r0
    60be:	4b04      	ldr	r3, [pc, #16]	; (60d0 <simcom_receive+0x18>)
    60c0:	6818      	ldr	r0, [r3, #0]
    60c2:	4b04      	ldr	r3, [pc, #16]	; (60d4 <simcom_receive+0x1c>)
    60c4:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    60c6:	2014      	movs	r0, #20
    60c8:	4b03      	ldr	r3, [pc, #12]	; (60d8 <simcom_receive+0x20>)
    60ca:	4798      	blx	r3
    60cc:	bd08      	pop	{r3, pc}
    60ce:	bf00      	nop
    60d0:	20000910 	.word	0x20000910
    60d4:	000019a9 	.word	0x000019a9
    60d8:	0000176d 	.word	0x0000176d

000060dc <spi_init>:
#include "spi_can_driver.h"

static struct io_descriptor *spi_io;

void spi_init(void)
{
    60dc:	b510      	push	{r4, lr}
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_io);
    60de:	4c04      	ldr	r4, [pc, #16]	; (60f0 <spi_init+0x14>)
    60e0:	4904      	ldr	r1, [pc, #16]	; (60f4 <spi_init+0x18>)
    60e2:	4620      	mov	r0, r4
    60e4:	4b04      	ldr	r3, [pc, #16]	; (60f8 <spi_init+0x1c>)
    60e6:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    60e8:	4620      	mov	r0, r4
    60ea:	4b04      	ldr	r3, [pc, #16]	; (60fc <spi_init+0x20>)
    60ec:	4798      	blx	r3
    60ee:	bd10      	pop	{r4, pc}
    60f0:	20000a9c 	.word	0x20000a9c
    60f4:	20000914 	.word	0x20000914
    60f8:	00001b35 	.word	0x00001b35
    60fc:	00001a51 	.word	0x00001a51

00006100 <spi_write_reg>:
};

void spi_write_reg(uint8_t reg, uint8_t value)
{
    6100:	b530      	push	{r4, r5, lr}
    6102:	b083      	sub	sp, #12
	uint8_t buffer[3] = {0x02, reg, value};
    6104:	2302      	movs	r3, #2
    6106:	f88d 3004 	strb.w	r3, [sp, #4]
    610a:	f88d 0005 	strb.w	r0, [sp, #5]
    610e:	f88d 1006 	strb.w	r1, [sp, #6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6112:	4c06      	ldr	r4, [pc, #24]	; (612c <spi_write_reg+0x2c>)
    6114:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    6118:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 3);
    611a:	2203      	movs	r2, #3
    611c:	a901      	add	r1, sp, #4
    611e:	4b04      	ldr	r3, [pc, #16]	; (6130 <spi_write_reg+0x30>)
    6120:	6818      	ldr	r0, [r3, #0]
    6122:	4b04      	ldr	r3, [pc, #16]	; (6134 <spi_write_reg+0x34>)
    6124:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    6126:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    6128:	b003      	add	sp, #12
    612a:	bd30      	pop	{r4, r5, pc}
    612c:	41008000 	.word	0x41008000
    6130:	20000914 	.word	0x20000914
    6134:	00001975 	.word	0x00001975

00006138 <spi_read_reg>:

void spi_read_reg(uint8_t reg, uint8_t* value)
{
    6138:	b5f0      	push	{r4, r5, r6, r7, lr}
    613a:	b083      	sub	sp, #12
    613c:	460f      	mov	r7, r1
	uint8_t buffer[2] = {0x03, reg};
    613e:	2303      	movs	r3, #3
    6140:	f88d 3004 	strb.w	r3, [sp, #4]
    6144:	f88d 0005 	strb.w	r0, [sp, #5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6148:	4c08      	ldr	r4, [pc, #32]	; (616c <spi_read_reg+0x34>)
    614a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    614e:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 2);
    6150:	4e07      	ldr	r6, [pc, #28]	; (6170 <spi_read_reg+0x38>)
    6152:	2202      	movs	r2, #2
    6154:	a901      	add	r1, sp, #4
    6156:	6830      	ldr	r0, [r6, #0]
    6158:	4b06      	ldr	r3, [pc, #24]	; (6174 <spi_read_reg+0x3c>)
    615a:	4798      	blx	r3
	io_read(spi_io, value, 1);
    615c:	2201      	movs	r2, #1
    615e:	4639      	mov	r1, r7
    6160:	6830      	ldr	r0, [r6, #0]
    6162:	4b05      	ldr	r3, [pc, #20]	; (6178 <spi_read_reg+0x40>)
    6164:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    6166:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    6168:	b003      	add	sp, #12
    616a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    616c:	41008000 	.word	0x41008000
    6170:	20000914 	.word	0x20000914
    6174:	00001975 	.word	0x00001975
    6178:	000019a9 	.word	0x000019a9

0000617c <cdcdf_acm_get_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_get_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    617c:	b510      	push	{r4, lr}
	uint16_t len = req->wLength;
    617e:	88cc      	ldrh	r4, [r1, #6]

	if (USB_DATA_STAGE == stage) {
    6180:	2a01      	cmp	r2, #1
    6182:	d00a      	beq.n	619a <cdcdf_acm_get_req+0x1e>
		return ERR_NONE;
	}

	switch (req->bRequest) {
    6184:	784b      	ldrb	r3, [r1, #1]
    6186:	2b21      	cmp	r3, #33	; 0x21
    6188:	d109      	bne.n	619e <cdcdf_acm_get_req+0x22>
	case USB_REQ_CDC_GET_LINE_CODING:
		if (sizeof(struct usb_cdc_line_coding) != len) {
    618a:	2c07      	cmp	r4, #7
    618c:	d10a      	bne.n	61a4 <cdcdf_acm_get_req+0x28>
			return ERR_INVALID_DATA;
		}
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    618e:	2300      	movs	r3, #0
    6190:	4622      	mov	r2, r4
    6192:	4906      	ldr	r1, [pc, #24]	; (61ac <cdcdf_acm_get_req+0x30>)
    6194:	4c06      	ldr	r4, [pc, #24]	; (61b0 <cdcdf_acm_get_req+0x34>)
    6196:	47a0      	blx	r4
    6198:	bd10      	pop	{r4, pc}
		return ERR_NONE;
    619a:	2000      	movs	r0, #0
    619c:	bd10      	pop	{r4, pc}
	default:
		return ERR_INVALID_ARG;
    619e:	f06f 000c 	mvn.w	r0, #12
    61a2:	bd10      	pop	{r4, pc}
			return ERR_INVALID_DATA;
    61a4:	f04f 30ff 	mov.w	r0, #4294967295
	}
}
    61a8:	bd10      	pop	{r4, pc}
    61aa:	bf00      	nop
    61ac:	20000918 	.word	0x20000918
    61b0:	0000676d 	.word	0x0000676d

000061b4 <cdcdf_acm_set_req>:
{
    61b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    61b6:	b083      	sub	sp, #12
    61b8:	4607      	mov	r7, r0
    61ba:	460c      	mov	r4, r1
    61bc:	4616      	mov	r6, r2
	uint16_t                   len      = req->wLength;
    61be:	88cd      	ldrh	r5, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    61c0:	4b20      	ldr	r3, [pc, #128]	; (6244 <cdcdf_acm_set_req+0x90>)
    61c2:	4798      	blx	r3
	switch (req->bRequest) {
    61c4:	7863      	ldrb	r3, [r4, #1]
    61c6:	2b20      	cmp	r3, #32
    61c8:	d005      	beq.n	61d6 <cdcdf_acm_set_req+0x22>
    61ca:	2b22      	cmp	r3, #34	; 0x22
    61cc:	d025      	beq.n	621a <cdcdf_acm_set_req+0x66>
		return ERR_INVALID_ARG;
    61ce:	f06f 000c 	mvn.w	r0, #12
}
    61d2:	b003      	add	sp, #12
    61d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61d6:	4601      	mov	r1, r0
		if (sizeof(struct usb_cdc_line_coding) != len) {
    61d8:	2d07      	cmp	r5, #7
    61da:	d12b      	bne.n	6234 <cdcdf_acm_set_req+0x80>
		if (USB_SETUP_STAGE == stage) {
    61dc:	b1be      	cbz	r6, 620e <cdcdf_acm_set_req+0x5a>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    61de:	6800      	ldr	r0, [r0, #0]
    61e0:	9000      	str	r0, [sp, #0]
    61e2:	888a      	ldrh	r2, [r1, #4]
    61e4:	798b      	ldrb	r3, [r1, #6]
    61e6:	f8ad 2004 	strh.w	r2, [sp, #4]
    61ea:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    61ee:	4b16      	ldr	r3, [pc, #88]	; (6248 <cdcdf_acm_set_req+0x94>)
    61f0:	689b      	ldr	r3, [r3, #8]
    61f2:	b113      	cbz	r3, 61fa <cdcdf_acm_set_req+0x46>
    61f4:	4668      	mov	r0, sp
    61f6:	4798      	blx	r3
    61f8:	b1f8      	cbz	r0, 623a <cdcdf_acm_set_req+0x86>
				usbd_cdc_line_coding = line_coding_tmp;
    61fa:	4b13      	ldr	r3, [pc, #76]	; (6248 <cdcdf_acm_set_req+0x94>)
    61fc:	aa02      	add	r2, sp, #8
    61fe:	e912 0003 	ldmdb	r2, {r0, r1}
    6202:	6018      	str	r0, [r3, #0]
    6204:	8099      	strh	r1, [r3, #4]
    6206:	0c09      	lsrs	r1, r1, #16
    6208:	7199      	strb	r1, [r3, #6]
			return ERR_NONE;
    620a:	2000      	movs	r0, #0
    620c:	e7e1      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    620e:	2300      	movs	r3, #0
    6210:	462a      	mov	r2, r5
    6212:	4638      	mov	r0, r7
    6214:	4c0d      	ldr	r4, [pc, #52]	; (624c <cdcdf_acm_set_req+0x98>)
    6216:	47a0      	blx	r4
    6218:	e7db      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
		usbdc_xfer(0, NULL, 0, 0);
    621a:	2300      	movs	r3, #0
    621c:	461a      	mov	r2, r3
    621e:	4619      	mov	r1, r3
    6220:	4618      	mov	r0, r3
    6222:	4d0a      	ldr	r5, [pc, #40]	; (624c <cdcdf_acm_set_req+0x98>)
    6224:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    6226:	4b08      	ldr	r3, [pc, #32]	; (6248 <cdcdf_acm_set_req+0x94>)
    6228:	68db      	ldr	r3, [r3, #12]
    622a:	b143      	cbz	r3, 623e <cdcdf_acm_set_req+0x8a>
			cdcdf_acm_notify_state(req->wValue);
    622c:	8860      	ldrh	r0, [r4, #2]
    622e:	4798      	blx	r3
		return ERR_NONE;
    6230:	2000      	movs	r0, #0
    6232:	e7ce      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
			return ERR_INVALID_DATA;
    6234:	f04f 30ff 	mov.w	r0, #4294967295
    6238:	e7cb      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
			return ERR_NONE;
    623a:	2000      	movs	r0, #0
    623c:	e7c9      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
		return ERR_NONE;
    623e:	2000      	movs	r0, #0
    6240:	e7c7      	b.n	61d2 <cdcdf_acm_set_req+0x1e>
    6242:	bf00      	nop
    6244:	00006cd9 	.word	0x00006cd9
    6248:	20000918 	.word	0x20000918
    624c:	0000676d 	.word	0x0000676d

00006250 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6250:	b538      	push	{r3, r4, r5, lr}
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    6252:	780b      	ldrb	r3, [r1, #0]
    6254:	f3c3 1441 	ubfx	r4, r3, #5, #2
    6258:	2c01      	cmp	r4, #1
    625a:	d111      	bne.n	6280 <cdcdf_acm_req+0x30>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    625c:	888c      	ldrh	r4, [r1, #4]
    625e:	4d0b      	ldr	r5, [pc, #44]	; (628c <cdcdf_acm_req+0x3c>)
    6260:	7c2d      	ldrb	r5, [r5, #16]
    6262:	42ac      	cmp	r4, r5
    6264:	d003      	beq.n	626e <cdcdf_acm_req+0x1e>
    6266:	4d09      	ldr	r5, [pc, #36]	; (628c <cdcdf_acm_req+0x3c>)
    6268:	7c6d      	ldrb	r5, [r5, #17]
    626a:	42ac      	cmp	r4, r5
    626c:	d10b      	bne.n	6286 <cdcdf_acm_req+0x36>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    626e:	f013 0f80 	tst.w	r3, #128	; 0x80
    6272:	d102      	bne.n	627a <cdcdf_acm_req+0x2a>
			return cdcdf_acm_get_req(ep, req, stage);
		} else {
			return cdcdf_acm_set_req(ep, req, stage);
    6274:	4b06      	ldr	r3, [pc, #24]	; (6290 <cdcdf_acm_req+0x40>)
    6276:	4798      	blx	r3
    6278:	bd38      	pop	{r3, r4, r5, pc}
			return cdcdf_acm_get_req(ep, req, stage);
    627a:	4b06      	ldr	r3, [pc, #24]	; (6294 <cdcdf_acm_req+0x44>)
    627c:	4798      	blx	r3
    627e:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NOT_FOUND;
    6280:	f06f 0009 	mvn.w	r0, #9
    6284:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		return ERR_NOT_FOUND;
    6286:	f06f 0009 	mvn.w	r0, #9
	}
}
    628a:	bd38      	pop	{r3, r4, r5, pc}
    628c:	20000918 	.word	0x20000918
    6290:	000061b5 	.word	0x000061b5
    6294:	0000617d 	.word	0x0000617d

00006298 <cdcdf_acm_enable>:
{
    6298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    629c:	460e      	mov	r6, r1
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    629e:	6887      	ldr	r7, [r0, #8]
	ifc = desc->sod;
    62a0:	6808      	ldr	r0, [r1, #0]
	for (i = 0; i < 2; i++) {
    62a2:	f04f 0800 	mov.w	r8, #0
    62a6:	f1b8 0f01 	cmp.w	r8, #1
    62aa:	d843      	bhi.n	6334 <cdcdf_acm_enable+0x9c>
		if (NULL == ifc) {
    62ac:	2800      	cmp	r0, #0
    62ae:	d047      	beq.n	6340 <cdcdf_acm_enable+0xa8>
		ifc_desc.bInterfaceNumber = ifc[2];
    62b0:	7883      	ldrb	r3, [r0, #2]
		ifc_desc.bInterfaceClass  = ifc[5];
    62b2:	7942      	ldrb	r2, [r0, #5]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    62b4:	2a02      	cmp	r2, #2
    62b6:	d001      	beq.n	62bc <cdcdf_acm_enable+0x24>
    62b8:	2a0a      	cmp	r2, #10
    62ba:	d145      	bne.n	6348 <cdcdf_acm_enable+0xb0>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    62bc:	46c1      	mov	r9, r8
    62be:	f817 2008 	ldrb.w	r2, [r7, r8]
    62c2:	4293      	cmp	r3, r2
    62c4:	d044      	beq.n	6350 <cdcdf_acm_enable+0xb8>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    62c6:	2aff      	cmp	r2, #255	; 0xff
    62c8:	d146      	bne.n	6358 <cdcdf_acm_enable+0xc0>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    62ca:	f807 3008 	strb.w	r3, [r7, r8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    62ce:	2205      	movs	r2, #5
    62d0:	6871      	ldr	r1, [r6, #4]
    62d2:	4b25      	ldr	r3, [pc, #148]	; (6368 <cdcdf_acm_enable+0xd0>)
    62d4:	4798      	blx	r3
    62d6:	4604      	mov	r4, r0
		while (NULL != ep) {
    62d8:	e00c      	b.n	62f4 <cdcdf_acm_enable+0x5c>
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    62da:	eb07 0309 	add.w	r3, r7, r9
    62de:	709d      	strb	r5, [r3, #2]
				usb_d_ep_enable(func_data->func_ep_in[i]);
    62e0:	4628      	mov	r0, r5
    62e2:	4b22      	ldr	r3, [pc, #136]	; (636c <cdcdf_acm_enable+0xd4>)
    62e4:	4798      	blx	r3
			desc->sod = ep;
    62e6:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return descriptor length
 */
static inline uint8_t usb_desc_len(const uint8_t *desc)
{
	return desc[0];
    62e8:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    62ea:	6871      	ldr	r1, [r6, #4]
    62ec:	4420      	add	r0, r4
    62ee:	4b20      	ldr	r3, [pc, #128]	; (6370 <cdcdf_acm_enable+0xd8>)
    62f0:	4798      	blx	r3
    62f2:	4604      	mov	r4, r0
		while (NULL != ep) {
    62f4:	b194      	cbz	r4, 631c <cdcdf_acm_enable+0x84>
			ep_desc.bEndpointAddress = ep[2];
    62f6:	78a5      	ldrb	r5, [r4, #2]
	return (ptr[0] + (ptr[1] << 8));
    62f8:	7922      	ldrb	r2, [r4, #4]
    62fa:	7963      	ldrb	r3, [r4, #5]
    62fc:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    6300:	b292      	uxth	r2, r2
    6302:	78e1      	ldrb	r1, [r4, #3]
    6304:	4628      	mov	r0, r5
    6306:	4b1b      	ldr	r3, [pc, #108]	; (6374 <cdcdf_acm_enable+0xdc>)
    6308:	4798      	blx	r3
    630a:	bb48      	cbnz	r0, 6360 <cdcdf_acm_enable+0xc8>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    630c:	f015 0f80 	tst.w	r5, #128	; 0x80
    6310:	d1e3      	bne.n	62da <cdcdf_acm_enable+0x42>
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    6312:	713d      	strb	r5, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    6314:	4628      	mov	r0, r5
    6316:	4b15      	ldr	r3, [pc, #84]	; (636c <cdcdf_acm_enable+0xd4>)
    6318:	4798      	blx	r3
    631a:	e7e4      	b.n	62e6 <cdcdf_acm_enable+0x4e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    631c:	6833      	ldr	r3, [r6, #0]
	return desc[0];
    631e:	7818      	ldrb	r0, [r3, #0]
    6320:	2204      	movs	r2, #4
    6322:	6871      	ldr	r1, [r6, #4]
    6324:	4418      	add	r0, r3
    6326:	4b10      	ldr	r3, [pc, #64]	; (6368 <cdcdf_acm_enable+0xd0>)
    6328:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    632a:	f108 0801 	add.w	r8, r8, #1
    632e:	fa5f f888 	uxtb.w	r8, r8
    6332:	e7b8      	b.n	62a6 <cdcdf_acm_enable+0xe>
	_cdcdf_acm_funcd.enabled = true;
    6334:	2201      	movs	r2, #1
    6336:	4b10      	ldr	r3, [pc, #64]	; (6378 <cdcdf_acm_enable+0xe0>)
    6338:	755a      	strb	r2, [r3, #21]
	return ERR_NONE;
    633a:	2000      	movs	r0, #0
    633c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6340:	f06f 0009 	mvn.w	r0, #9
    6344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6348:	f06f 0009 	mvn.w	r0, #9
    634c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_ALREADY_INITIALIZED;
    6350:	f06f 0011 	mvn.w	r0, #17
    6354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NO_RESOURCE;
    6358:	f06f 001b 	mvn.w	r0, #27
    635c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NOT_INITIALIZED;
    6360:	f06f 0013 	mvn.w	r0, #19
}
    6364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6368:	00006cf9 	.word	0x00006cf9
    636c:	000022a5 	.word	0x000022a5
    6370:	00006d2d 	.word	0x00006d2d
    6374:	00002211 	.word	0x00002211
    6378:	20000918 	.word	0x20000918

0000637c <cdcdf_acm_disable>:
{
    637c:	b570      	push	{r4, r5, r6, lr}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    637e:	6886      	ldr	r6, [r0, #8]
	if (desc) {
    6380:	b1d9      	cbz	r1, 63ba <cdcdf_acm_disable+0x3e>
		ifc_desc.bInterfaceClass = desc->sod[5];
    6382:	680b      	ldr	r3, [r1, #0]
    6384:	795b      	ldrb	r3, [r3, #5]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    6386:	2b02      	cmp	r3, #2
    6388:	d019      	beq.n	63be <cdcdf_acm_disable+0x42>
    638a:	2b0a      	cmp	r3, #10
    638c:	d124      	bne.n	63d8 <cdcdf_acm_disable+0x5c>
    638e:	2400      	movs	r4, #0
    6390:	e001      	b.n	6396 <cdcdf_acm_disable+0x1a>
	for (i = 0; i < 2; i++) {
    6392:	3401      	adds	r4, #1
    6394:	b2e4      	uxtb	r4, r4
    6396:	2c01      	cmp	r4, #1
    6398:	d813      	bhi.n	63c2 <cdcdf_acm_disable+0x46>
		if (func_data->func_iface[i] == 0xFF) {
    639a:	4625      	mov	r5, r4
    639c:	5d33      	ldrb	r3, [r6, r4]
    639e:	2bff      	cmp	r3, #255	; 0xff
    63a0:	d0f7      	beq.n	6392 <cdcdf_acm_disable+0x16>
			func_data->func_iface[i] = 0xFF;
    63a2:	23ff      	movs	r3, #255	; 0xff
    63a4:	5533      	strb	r3, [r6, r4]
			if (func_data->func_ep_in[i] != 0xFF) {
    63a6:	1933      	adds	r3, r6, r4
    63a8:	7898      	ldrb	r0, [r3, #2]
    63aa:	28ff      	cmp	r0, #255	; 0xff
    63ac:	d0f1      	beq.n	6392 <cdcdf_acm_disable+0x16>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    63ae:	4b0c      	ldr	r3, [pc, #48]	; (63e0 <cdcdf_acm_disable+0x64>)
    63b0:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    63b2:	4435      	add	r5, r6
    63b4:	23ff      	movs	r3, #255	; 0xff
    63b6:	70ab      	strb	r3, [r5, #2]
    63b8:	e7eb      	b.n	6392 <cdcdf_acm_disable+0x16>
    63ba:	2400      	movs	r4, #0
    63bc:	e7eb      	b.n	6396 <cdcdf_acm_disable+0x1a>
    63be:	2400      	movs	r4, #0
    63c0:	e7e9      	b.n	6396 <cdcdf_acm_disable+0x1a>
	if (func_data->func_ep_out != 0xFF) {
    63c2:	7930      	ldrb	r0, [r6, #4]
    63c4:	28ff      	cmp	r0, #255	; 0xff
    63c6:	d003      	beq.n	63d0 <cdcdf_acm_disable+0x54>
		usb_d_ep_deinit(func_data->func_ep_out);
    63c8:	4b05      	ldr	r3, [pc, #20]	; (63e0 <cdcdf_acm_disable+0x64>)
    63ca:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    63cc:	23ff      	movs	r3, #255	; 0xff
    63ce:	7133      	strb	r3, [r6, #4]
	_cdcdf_acm_funcd.enabled = false;
    63d0:	2000      	movs	r0, #0
    63d2:	4b04      	ldr	r3, [pc, #16]	; (63e4 <cdcdf_acm_disable+0x68>)
    63d4:	7558      	strb	r0, [r3, #21]
	return ERR_NONE;
    63d6:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_NOT_FOUND;
    63d8:	f06f 0009 	mvn.w	r0, #9
}
    63dc:	bd70      	pop	{r4, r5, r6, pc}
    63de:	bf00      	nop
    63e0:	00002279 	.word	0x00002279
    63e4:	20000918 	.word	0x20000918

000063e8 <cdcdf_acm_ctrl>:
{
    63e8:	b508      	push	{r3, lr}
	switch (ctrl) {
    63ea:	2901      	cmp	r1, #1
    63ec:	d009      	beq.n	6402 <cdcdf_acm_ctrl+0x1a>
    63ee:	b121      	cbz	r1, 63fa <cdcdf_acm_ctrl+0x12>
    63f0:	2902      	cmp	r1, #2
    63f2:	d10a      	bne.n	640a <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    63f4:	f06f 001a 	mvn.w	r0, #26
    63f8:	bd08      	pop	{r3, pc}
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    63fa:	4611      	mov	r1, r2
    63fc:	4b04      	ldr	r3, [pc, #16]	; (6410 <cdcdf_acm_ctrl+0x28>)
    63fe:	4798      	blx	r3
    6400:	bd08      	pop	{r3, pc}
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    6402:	4611      	mov	r1, r2
    6404:	4b03      	ldr	r3, [pc, #12]	; (6414 <cdcdf_acm_ctrl+0x2c>)
    6406:	4798      	blx	r3
    6408:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    640a:	f06f 000c 	mvn.w	r0, #12
}
    640e:	bd08      	pop	{r3, pc}
    6410:	00006299 	.word	0x00006299
    6414:	0000637d 	.word	0x0000637d

00006418 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    6418:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    641a:	4b0b      	ldr	r3, [pc, #44]	; (6448 <cdcdf_acm_init+0x30>)
    641c:	4798      	blx	r3
    641e:	2801      	cmp	r0, #1
    6420:	d80e      	bhi.n	6440 <cdcdf_acm_init+0x28>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    6422:	480a      	ldr	r0, [pc, #40]	; (644c <cdcdf_acm_init+0x34>)
    6424:	4b0a      	ldr	r3, [pc, #40]	; (6450 <cdcdf_acm_init+0x38>)
    6426:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    6428:	f100 0310 	add.w	r3, r0, #16
    642c:	6203      	str	r3, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    642e:	3018      	adds	r0, #24
    6430:	4b08      	ldr	r3, [pc, #32]	; (6454 <cdcdf_acm_init+0x3c>)
    6432:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    6434:	4908      	ldr	r1, [pc, #32]	; (6458 <cdcdf_acm_init+0x40>)
    6436:	2001      	movs	r0, #1
    6438:	4b08      	ldr	r3, [pc, #32]	; (645c <cdcdf_acm_init+0x44>)
    643a:	4798      	blx	r3
	return ERR_NONE;
    643c:	2000      	movs	r0, #0
    643e:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    6440:	f06f 0010 	mvn.w	r0, #16
}
    6444:	bd08      	pop	{r3, pc}
    6446:	bf00      	nop
    6448:	00006ce5 	.word	0x00006ce5
    644c:	20000918 	.word	0x20000918
    6450:	000063e9 	.word	0x000063e9
    6454:	00006c79 	.word	0x00006c79
    6458:	2000001c 	.word	0x2000001c
    645c:	00006be5 	.word	0x00006be5

00006460 <cdcdf_acm_register_callback>:

/**
 * \brief USB CDC ACM Function Register Callback
 */
int32_t cdcdf_acm_register_callback(enum cdcdf_acm_cb_type cb_type, FUNC_PTR func)
{
    6460:	b508      	push	{r3, lr}
	switch (cb_type) {
    6462:	2803      	cmp	r0, #3
    6464:	d81b      	bhi.n	649e <cdcdf_acm_register_callback+0x3e>
    6466:	e8df f000 	tbb	[pc, r0]
    646a:	0a02      	.short	0x0a02
    646c:	1612      	.short	0x1612
	case CDCDF_ACM_CB_READ:
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    646e:	460a      	mov	r2, r1
    6470:	2102      	movs	r1, #2
    6472:	4b0c      	ldr	r3, [pc, #48]	; (64a4 <cdcdf_acm_register_callback+0x44>)
    6474:	7d18      	ldrb	r0, [r3, #20]
    6476:	4b0c      	ldr	r3, [pc, #48]	; (64a8 <cdcdf_acm_register_callback+0x48>)
    6478:	4798      	blx	r3
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
		break;
	default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
    647a:	2000      	movs	r0, #0
		break;
    647c:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    647e:	460a      	mov	r2, r1
    6480:	2102      	movs	r1, #2
    6482:	4b08      	ldr	r3, [pc, #32]	; (64a4 <cdcdf_acm_register_callback+0x44>)
    6484:	7cd8      	ldrb	r0, [r3, #19]
    6486:	4b08      	ldr	r3, [pc, #32]	; (64a8 <cdcdf_acm_register_callback+0x48>)
    6488:	4798      	blx	r3
	return ERR_NONE;
    648a:	2000      	movs	r0, #0
		break;
    648c:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    648e:	4b05      	ldr	r3, [pc, #20]	; (64a4 <cdcdf_acm_register_callback+0x44>)
    6490:	6099      	str	r1, [r3, #8]
	return ERR_NONE;
    6492:	2000      	movs	r0, #0
		break;
    6494:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    6496:	4b03      	ldr	r3, [pc, #12]	; (64a4 <cdcdf_acm_register_callback+0x44>)
    6498:	60d9      	str	r1, [r3, #12]
	return ERR_NONE;
    649a:	2000      	movs	r0, #0
		break;
    649c:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    649e:	f06f 000c 	mvn.w	r0, #12
}
    64a2:	bd08      	pop	{r3, pc}
    64a4:	20000918 	.word	0x20000918
    64a8:	00002475 	.word	0x00002475

000064ac <cdcdf_acm_is_enabled>:
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
}
    64ac:	4b01      	ldr	r3, [pc, #4]	; (64b4 <cdcdf_acm_is_enabled+0x8>)
    64ae:	7d58      	ldrb	r0, [r3, #21]
    64b0:	4770      	bx	lr
    64b2:	bf00      	nop
    64b4:	20000918 	.word	0x20000918

000064b8 <cdcdf_acm_read>:
{
    64b8:	b538      	push	{r3, r4, r5, lr}
    64ba:	4604      	mov	r4, r0
    64bc:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    64be:	4b07      	ldr	r3, [pc, #28]	; (64dc <cdcdf_acm_read+0x24>)
    64c0:	4798      	blx	r3
    64c2:	b138      	cbz	r0, 64d4 <cdcdf_acm_read+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    64c4:	2300      	movs	r3, #0
    64c6:	462a      	mov	r2, r5
    64c8:	4621      	mov	r1, r4
    64ca:	4805      	ldr	r0, [pc, #20]	; (64e0 <cdcdf_acm_read+0x28>)
    64cc:	7d00      	ldrb	r0, [r0, #20]
    64ce:	4c05      	ldr	r4, [pc, #20]	; (64e4 <cdcdf_acm_read+0x2c>)
    64d0:	47a0      	blx	r4
    64d2:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    64d4:	f06f 0010 	mvn.w	r0, #16
}
    64d8:	bd38      	pop	{r3, r4, r5, pc}
    64da:	bf00      	nop
    64dc:	000064ad 	.word	0x000064ad
    64e0:	20000918 	.word	0x20000918
    64e4:	0000676d 	.word	0x0000676d

000064e8 <cdcdf_acm_write>:
{
    64e8:	b538      	push	{r3, r4, r5, lr}
    64ea:	4604      	mov	r4, r0
    64ec:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    64ee:	4b07      	ldr	r3, [pc, #28]	; (650c <cdcdf_acm_write+0x24>)
    64f0:	4798      	blx	r3
    64f2:	b138      	cbz	r0, 6504 <cdcdf_acm_write+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    64f4:	2301      	movs	r3, #1
    64f6:	462a      	mov	r2, r5
    64f8:	4621      	mov	r1, r4
    64fa:	4805      	ldr	r0, [pc, #20]	; (6510 <cdcdf_acm_write+0x28>)
    64fc:	7cc0      	ldrb	r0, [r0, #19]
    64fe:	4c05      	ldr	r4, [pc, #20]	; (6514 <cdcdf_acm_write+0x2c>)
    6500:	47a0      	blx	r4
    6502:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    6504:	f06f 0010 	mvn.w	r0, #16
}
    6508:	bd38      	pop	{r3, r4, r5, pc}
    650a:	bf00      	nop
    650c:	000064ad 	.word	0x000064ad
    6510:	20000918 	.word	0x20000918
    6514:	0000676d 	.word	0x0000676d

00006518 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    6518:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    651a:	4b06      	ldr	r3, [pc, #24]	; (6534 <usbdc_unconfig+0x1c>)
    651c:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    651e:	e005      	b.n	652c <usbdc_unconfig+0x14>
		func->ctrl(func, USBDF_DISABLE, NULL);
    6520:	6863      	ldr	r3, [r4, #4]
    6522:	2200      	movs	r2, #0
    6524:	2101      	movs	r1, #1
    6526:	4620      	mov	r0, r4
    6528:	4798      	blx	r3
		func = func->next;
    652a:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    652c:	2c00      	cmp	r4, #0
    652e:	d1f7      	bne.n	6520 <usbdc_unconfig+0x8>
	}
}
    6530:	bd10      	pop	{r4, pc}
    6532:	bf00      	nop
    6534:	2000093c 	.word	0x2000093c

00006538 <usbdc_sof_notify>:
	}
}

/** Invoke all registered SOF callbacks. */
static void usbdc_sof_notify(void)
{
    6538:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    653a:	4b05      	ldr	r3, [pc, #20]	; (6550 <usbdc_sof_notify+0x18>)
    653c:	685c      	ldr	r4, [r3, #4]

	while (sof != NULL) {
    653e:	e000      	b.n	6542 <usbdc_sof_notify+0xa>
		if (NULL != sof->cb) {
			sof->cb();
		}
		sof = sof->next;
    6540:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    6542:	b124      	cbz	r4, 654e <usbdc_sof_notify+0x16>
		if (NULL != sof->cb) {
    6544:	6863      	ldr	r3, [r4, #4]
    6546:	2b00      	cmp	r3, #0
    6548:	d0fa      	beq.n	6540 <usbdc_sof_notify+0x8>
			sof->cb();
    654a:	4798      	blx	r3
    654c:	e7f8      	b.n	6540 <usbdc_sof_notify+0x8>
	}
}
    654e:	bd10      	pop	{r4, pc}
    6550:	2000093c 	.word	0x2000093c

00006554 <usbdc_change_notify>:

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    6554:	b570      	push	{r4, r5, r6, lr}
    6556:	4606      	mov	r6, r0
    6558:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    655a:	4b06      	ldr	r3, [pc, #24]	; (6574 <usbdc_change_notify+0x20>)
    655c:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    655e:	e000      	b.n	6562 <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    6560:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    6562:	b134      	cbz	r4, 6572 <usbdc_change_notify+0x1e>
		if (NULL != cg->cb) {
    6564:	6863      	ldr	r3, [r4, #4]
    6566:	2b00      	cmp	r3, #0
    6568:	d0fa      	beq.n	6560 <usbdc_change_notify+0xc>
			cg->cb(change, value);
    656a:	4629      	mov	r1, r5
    656c:	4630      	mov	r0, r6
    656e:	4798      	blx	r3
    6570:	e7f6      	b.n	6560 <usbdc_change_notify+0xc>
	}
}
    6572:	bd70      	pop	{r4, r5, r6, pc}
    6574:	2000093c 	.word	0x2000093c

00006578 <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    657a:	4607      	mov	r7, r0
    657c:	460e      	mov	r6, r1
    657e:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    6580:	4b0b      	ldr	r3, [pc, #44]	; (65b0 <usbdc_request_handler+0x38>)
    6582:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    6584:	e000      	b.n	6588 <usbdc_request_handler+0x10>
				return true;
			} else if (ERR_NOT_FOUND != rc) {
				return -1;
			}
		}
		h = h->next;
    6586:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    6588:	b16c      	cbz	r4, 65a6 <usbdc_request_handler+0x2e>
		if (NULL != h->cb) {
    658a:	6863      	ldr	r3, [r4, #4]
    658c:	2b00      	cmp	r3, #0
    658e:	d0fa      	beq.n	6586 <usbdc_request_handler+0xe>
			rc = h->cb(ep, req, stage);
    6590:	462a      	mov	r2, r5
    6592:	4631      	mov	r1, r6
    6594:	4638      	mov	r0, r7
    6596:	4798      	blx	r3
			if (0 == rc) {
    6598:	b138      	cbz	r0, 65aa <usbdc_request_handler+0x32>
			} else if (ERR_NOT_FOUND != rc) {
    659a:	f110 0f0a 	cmn.w	r0, #10
    659e:	d0f2      	beq.n	6586 <usbdc_request_handler+0xe>
				return -1;
    65a0:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return false;
}
    65a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    65a6:	2000      	movs	r0, #0
    65a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    65aa:	2001      	movs	r0, #1
    65ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    65ae:	bf00      	nop
    65b0:	2000093c 	.word	0x2000093c

000065b4 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    65b4:	b508      	push	{r3, lr}
	usbdc_sof_notify();
    65b6:	4b01      	ldr	r3, [pc, #4]	; (65bc <usbd_sof_cb+0x8>)
    65b8:	4798      	blx	r3
    65ba:	bd08      	pop	{r3, pc}
    65bc:	00006539 	.word	0x00006539

000065c0 <usbdc_ctrl_data_end>:
/**
 * \brief When control data stage is end
 * \param[in] req Pointer to the request.
 */
static bool usbdc_ctrl_data_end(struct usb_req *req)
{
    65c0:	b508      	push	{r3, lr}
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    65c2:	2201      	movs	r2, #1
    65c4:	4601      	mov	r1, r0
    65c6:	2000      	movs	r0, #0
    65c8:	4b01      	ldr	r3, [pc, #4]	; (65d0 <usbdc_ctrl_data_end+0x10>)
    65ca:	4798      	blx	r3
	return false;
}
    65cc:	2000      	movs	r0, #0
    65ce:	bd08      	pop	{r3, pc}
    65d0:	00006579 	.word	0x00006579

000065d4 <usbdc_set_address>:
{
    65d4:	b508      	push	{r3, lr}
	usb_d_set_address(addr);
    65d6:	4b01      	ldr	r3, [pc, #4]	; (65dc <usbdc_set_address+0x8>)
    65d8:	4798      	blx	r3
    65da:	bd08      	pop	{r3, pc}
    65dc:	00002205 	.word	0x00002205

000065e0 <usbdc_ctrl_status_end>:
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    65e0:	7803      	ldrb	r3, [r0, #0]
    65e2:	bb1b      	cbnz	r3, 662c <usbdc_ctrl_status_end+0x4c>
{
    65e4:	b510      	push	{r4, lr}
    65e6:	4604      	mov	r4, r0
	switch (req->bRequest) {
    65e8:	7843      	ldrb	r3, [r0, #1]
    65ea:	2b05      	cmp	r3, #5
    65ec:	d00f      	beq.n	660e <usbdc_ctrl_status_end+0x2e>
    65ee:	2b09      	cmp	r3, #9
    65f0:	d119      	bne.n	6626 <usbdc_ctrl_status_end+0x46>
		usbdc.cfg_value = req->wValue;
    65f2:	8842      	ldrh	r2, [r0, #2]
    65f4:	4b0e      	ldr	r3, [pc, #56]	; (6630 <usbdc_ctrl_status_end+0x50>)
    65f6:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    65f8:	8843      	ldrh	r3, [r0, #2]
    65fa:	b933      	cbnz	r3, 660a <usbdc_ctrl_status_end+0x2a>
    65fc:	2103      	movs	r1, #3
    65fe:	4b0c      	ldr	r3, [pc, #48]	; (6630 <usbdc_ctrl_status_end+0x50>)
    6600:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    6602:	2001      	movs	r0, #1
    6604:	4b0b      	ldr	r3, [pc, #44]	; (6634 <usbdc_ctrl_status_end+0x54>)
    6606:	4798      	blx	r3
		break;
    6608:	bd10      	pop	{r4, pc}
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    660a:	2104      	movs	r1, #4
    660c:	e7f7      	b.n	65fe <usbdc_ctrl_status_end+0x1e>
		usbdc_set_address(req->wValue);
    660e:	8840      	ldrh	r0, [r0, #2]
    6610:	b2c0      	uxtb	r0, r0
    6612:	4b09      	ldr	r3, [pc, #36]	; (6638 <usbdc_ctrl_status_end+0x58>)
    6614:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    6616:	8863      	ldrh	r3, [r4, #2]
    6618:	b133      	cbz	r3, 6628 <usbdc_ctrl_status_end+0x48>
    661a:	2103      	movs	r1, #3
    661c:	4b04      	ldr	r3, [pc, #16]	; (6630 <usbdc_ctrl_status_end+0x50>)
    661e:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    6620:	2001      	movs	r0, #1
    6622:	4b04      	ldr	r3, [pc, #16]	; (6634 <usbdc_ctrl_status_end+0x54>)
    6624:	4798      	blx	r3
    6626:	bd10      	pop	{r4, pc}
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    6628:	2102      	movs	r1, #2
    662a:	e7f7      	b.n	661c <usbdc_ctrl_status_end+0x3c>
    662c:	4770      	bx	lr
    662e:	bf00      	nop
    6630:	2000093c 	.word	0x2000093c
    6634:	00006555 	.word	0x00006555
    6638:	000065d5 	.word	0x000065d5

0000663c <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    663c:	b508      	push	{r3, lr}
	(void)ep;

	switch (code) {
    663e:	b119      	cbz	r1, 6648 <usbdc_cb_ctl_done+0xc>
    6640:	2901      	cmp	r1, #1
    6642:	d006      	beq.n	6652 <usbdc_cb_ctl_done+0x16>
	case USB_XFER_DATA:
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
    6644:	2000      	movs	r0, #0
}
    6646:	bd08      	pop	{r3, pc}
		usbdc_ctrl_status_end(req);
    6648:	4610      	mov	r0, r2
    664a:	4b04      	ldr	r3, [pc, #16]	; (665c <usbdc_cb_ctl_done+0x20>)
    664c:	4798      	blx	r3
	return false;
    664e:	2000      	movs	r0, #0
		break;
    6650:	bd08      	pop	{r3, pc}
		return usbdc_ctrl_data_end(req);
    6652:	4610      	mov	r0, r2
    6654:	4b02      	ldr	r3, [pc, #8]	; (6660 <usbdc_cb_ctl_done+0x24>)
    6656:	4798      	blx	r3
    6658:	bd08      	pop	{r3, pc}
    665a:	bf00      	nop
    665c:	000065e1 	.word	0x000065e1
    6660:	000065c1 	.word	0x000065c1

00006664 <usbdc_set_config>:
{
    6664:	b530      	push	{r4, r5, lr}
    6666:	b083      	sub	sp, #12
	if (cfg_value == 0) {
    6668:	b1a8      	cbz	r0, 6696 <usbdc_set_config+0x32>
    666a:	4602      	mov	r2, r0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    666c:	4b1d      	ldr	r3, [pc, #116]	; (66e4 <usbdc_set_config+0x80>)
    666e:	681b      	ldr	r3, [r3, #0]
    6670:	6859      	ldr	r1, [r3, #4]
    6672:	6818      	ldr	r0, [r3, #0]
    6674:	4b1c      	ldr	r3, [pc, #112]	; (66e8 <usbdc_set_config+0x84>)
    6676:	4798      	blx	r3
	if (NULL == cfg_desc) {
    6678:	2800      	cmp	r0, #0
    667a:	d030      	beq.n	66de <usbdc_set_config+0x7a>
	return (ptr[0] + (ptr[1] << 8));
    667c:	7881      	ldrb	r1, [r0, #2]
    667e:	78c2      	ldrb	r2, [r0, #3]
    6680:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    6684:	fa10 f181 	uxtah	r1, r0, r1
    6688:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    668a:	2204      	movs	r2, #4
    668c:	4b17      	ldr	r3, [pc, #92]	; (66ec <usbdc_set_config+0x88>)
    668e:	4798      	blx	r3
    6690:	9000      	str	r0, [sp, #0]
	uint8_t                 last_iface = 0xFF;
    6692:	24ff      	movs	r4, #255	; 0xff
	while (NULL != desc.sod) {
    6694:	e00d      	b.n	66b2 <usbdc_set_config+0x4e>
		usbdc_unconfig();
    6696:	4b16      	ldr	r3, [pc, #88]	; (66f0 <usbdc_set_config+0x8c>)
    6698:	4798      	blx	r3
		return true;
    669a:	2001      	movs	r0, #1
    669c:	e01d      	b.n	66da <usbdc_set_config+0x76>
			last_iface = desc.sod[2];
    669e:	462c      	mov	r4, r5
		desc.sod = usb_desc_next(desc.sod);
    66a0:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    66a2:	7803      	ldrb	r3, [r0, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    66a4:	4418      	add	r0, r3
    66a6:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    66a8:	2204      	movs	r2, #4
    66aa:	9901      	ldr	r1, [sp, #4]
    66ac:	4b0f      	ldr	r3, [pc, #60]	; (66ec <usbdc_set_config+0x88>)
    66ae:	4798      	blx	r3
    66b0:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    66b2:	9b00      	ldr	r3, [sp, #0]
    66b4:	b183      	cbz	r3, 66d8 <usbdc_set_config+0x74>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    66b6:	789d      	ldrb	r5, [r3, #2]
    66b8:	42ac      	cmp	r4, r5
    66ba:	d0f1      	beq.n	66a0 <usbdc_set_config+0x3c>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    66bc:	4b09      	ldr	r3, [pc, #36]	; (66e4 <usbdc_set_config+0x80>)
    66be:	691c      	ldr	r4, [r3, #16]
			while (NULL != func) {
    66c0:	2c00      	cmp	r4, #0
    66c2:	d0ec      	beq.n	669e <usbdc_set_config+0x3a>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    66c4:	6863      	ldr	r3, [r4, #4]
    66c6:	466a      	mov	r2, sp
    66c8:	2100      	movs	r1, #0
    66ca:	4620      	mov	r0, r4
    66cc:	4798      	blx	r3
    66ce:	b108      	cbz	r0, 66d4 <usbdc_set_config+0x70>
					func = func->next;
    66d0:	6824      	ldr	r4, [r4, #0]
    66d2:	e7f5      	b.n	66c0 <usbdc_set_config+0x5c>
			last_iface = desc.sod[2];
    66d4:	462c      	mov	r4, r5
    66d6:	e7e3      	b.n	66a0 <usbdc_set_config+0x3c>
	return true;
    66d8:	2001      	movs	r0, #1
}
    66da:	b003      	add	sp, #12
    66dc:	bd30      	pop	{r4, r5, pc}
		return false;
    66de:	2000      	movs	r0, #0
    66e0:	e7fb      	b.n	66da <usbdc_set_config+0x76>
    66e2:	bf00      	nop
    66e4:	2000093c 	.word	0x2000093c
    66e8:	00006d51 	.word	0x00006d51
    66ec:	00006cf9 	.word	0x00006cf9
    66f0:	00006519 	.word	0x00006519

000066f4 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    66f4:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    66f6:	4b0d      	ldr	r3, [pc, #52]	; (672c <usbdc_reset+0x38>)
    66f8:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    66fa:	4d0d      	ldr	r5, [pc, #52]	; (6730 <usbdc_reset+0x3c>)
    66fc:	2602      	movs	r6, #2
    66fe:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    6700:	2400      	movs	r4, #0
    6702:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    6704:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    6706:	4620      	mov	r0, r4
    6708:	4b0a      	ldr	r3, [pc, #40]	; (6734 <usbdc_reset+0x40>)
    670a:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    670c:	7f28      	ldrb	r0, [r5, #28]
    670e:	4b0a      	ldr	r3, [pc, #40]	; (6738 <usbdc_reset+0x44>)
    6710:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    6712:	4a0a      	ldr	r2, [pc, #40]	; (673c <usbdc_reset+0x48>)
    6714:	4621      	mov	r1, r4
    6716:	4620      	mov	r0, r4
    6718:	4d09      	ldr	r5, [pc, #36]	; (6740 <usbdc_reset+0x4c>)
    671a:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    671c:	4a09      	ldr	r2, [pc, #36]	; (6744 <usbdc_reset+0x50>)
    671e:	4631      	mov	r1, r6
    6720:	4620      	mov	r0, r4
    6722:	47a8      	blx	r5
	usb_d_ep_enable(0);
    6724:	4620      	mov	r0, r4
    6726:	4b08      	ldr	r3, [pc, #32]	; (6748 <usbdc_reset+0x54>)
    6728:	4798      	blx	r3
    672a:	bd70      	pop	{r4, r5, r6, pc}
    672c:	00006519 	.word	0x00006519
    6730:	2000093c 	.word	0x2000093c
    6734:	00002279 	.word	0x00002279
    6738:	00002265 	.word	0x00002265
    673c:	00006b99 	.word	0x00006b99
    6740:	00002475 	.word	0x00002475
    6744:	0000663d 	.word	0x0000663d
    6748:	000022a5 	.word	0x000022a5

0000674c <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    674c:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    674e:	b110      	cbz	r0, 6756 <usbd_event_cb+0xa>
    6750:	2801      	cmp	r0, #1
    6752:	d004      	beq.n	675e <usbd_event_cb+0x12>
    6754:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    6756:	2000      	movs	r0, #0
    6758:	4b02      	ldr	r3, [pc, #8]	; (6764 <usbd_event_cb+0x18>)
    675a:	4798      	blx	r3
		break;
    675c:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    675e:	4b02      	ldr	r3, [pc, #8]	; (6768 <usbd_event_cb+0x1c>)
    6760:	4798      	blx	r3
    6762:	bd08      	pop	{r3, pc}
    6764:	00006555 	.word	0x00006555
    6768:	000066f5 	.word	0x000066f5

0000676c <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    676c:	b500      	push	{lr}
    676e:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    6770:	9101      	str	r1, [sp, #4]
    6772:	9202      	str	r2, [sp, #8]
    6774:	f88d 000c 	strb.w	r0, [sp, #12]
    6778:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    677c:	a801      	add	r0, sp, #4
    677e:	4b02      	ldr	r3, [pc, #8]	; (6788 <usbdc_xfer+0x1c>)
    6780:	4798      	blx	r3
}
    6782:	b005      	add	sp, #20
    6784:	f85d fb04 	ldr.w	pc, [sp], #4
    6788:	000022f1 	.word	0x000022f1

0000678c <usbdc_clear_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    678c:	780b      	ldrb	r3, [r1, #0]
    678e:	f003 031f 	and.w	r3, r3, #31
    6792:	2b02      	cmp	r3, #2
    6794:	d112      	bne.n	67bc <usbdc_clear_ftr_req+0x30>
		if (req->wLength != 0) {
    6796:	88cb      	ldrh	r3, [r1, #6]
    6798:	b10b      	cbz	r3, 679e <usbdc_clear_ftr_req+0x12>
			return false;
    679a:	2000      	movs	r0, #0
    679c:	4770      	bx	lr
{
    679e:	b510      	push	{r4, lr}
    67a0:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    67a2:	8888      	ldrh	r0, [r1, #4]
    67a4:	2100      	movs	r1, #0
    67a6:	b2c0      	uxtb	r0, r0
    67a8:	4b05      	ldr	r3, [pc, #20]	; (67c0 <usbdc_clear_ftr_req+0x34>)
    67aa:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    67ac:	2301      	movs	r3, #1
    67ae:	2200      	movs	r2, #0
    67b0:	4611      	mov	r1, r2
    67b2:	4620      	mov	r0, r4
    67b4:	4c03      	ldr	r4, [pc, #12]	; (67c4 <usbdc_clear_ftr_req+0x38>)
    67b6:	47a0      	blx	r4
		return true;
    67b8:	2001      	movs	r0, #1
    67ba:	bd10      	pop	{r4, pc}
		return false;
    67bc:	2000      	movs	r0, #0
    67be:	4770      	bx	lr
    67c0:	00002405 	.word	0x00002405
    67c4:	0000676d 	.word	0x0000676d

000067c8 <usbdc_set_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    67c8:	780b      	ldrb	r3, [r1, #0]
    67ca:	f003 031f 	and.w	r3, r3, #31
    67ce:	2b02      	cmp	r3, #2
    67d0:	d112      	bne.n	67f8 <usbdc_set_ftr_req+0x30>
		if (req->wLength != 0) {
    67d2:	88cb      	ldrh	r3, [r1, #6]
    67d4:	b10b      	cbz	r3, 67da <usbdc_set_ftr_req+0x12>
			return false;
    67d6:	2000      	movs	r0, #0
    67d8:	4770      	bx	lr
{
    67da:	b510      	push	{r4, lr}
    67dc:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    67de:	8888      	ldrh	r0, [r1, #4]
    67e0:	2101      	movs	r1, #1
    67e2:	b2c0      	uxtb	r0, r0
    67e4:	4b05      	ldr	r3, [pc, #20]	; (67fc <usbdc_set_ftr_req+0x34>)
    67e6:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    67e8:	2301      	movs	r3, #1
    67ea:	2200      	movs	r2, #0
    67ec:	4611      	mov	r1, r2
    67ee:	4620      	mov	r0, r4
    67f0:	4c03      	ldr	r4, [pc, #12]	; (6800 <usbdc_set_ftr_req+0x38>)
    67f2:	47a0      	blx	r4
		return true;
    67f4:	2001      	movs	r0, #1
    67f6:	bd10      	pop	{r4, pc}
		return false;
    67f8:	2000      	movs	r0, #0
    67fa:	4770      	bx	lr
    67fc:	00002405 	.word	0x00002405
    6800:	0000676d 	.word	0x0000676d

00006804 <usbdc_set_interface>:
{
    6804:	b570      	push	{r4, r5, r6, lr}
    6806:	b082      	sub	sp, #8
    6808:	4605      	mov	r5, r0
    680a:	460c      	mov	r4, r1
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    680c:	4a29      	ldr	r2, [pc, #164]	; (68b4 <usbdc_set_interface+0xb0>)
    680e:	6813      	ldr	r3, [r2, #0]
    6810:	7ed2      	ldrb	r2, [r2, #27]
    6812:	6859      	ldr	r1, [r3, #4]
    6814:	6818      	ldr	r0, [r3, #0]
    6816:	4b28      	ldr	r3, [pc, #160]	; (68b8 <usbdc_set_interface+0xb4>)
    6818:	4798      	blx	r3
	if (NULL == ifc) {
    681a:	2800      	cmp	r0, #0
    681c:	d042      	beq.n	68a4 <usbdc_set_interface+0xa0>
	desc.sod = ifc;
    681e:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    6820:	7881      	ldrb	r1, [r0, #2]
    6822:	78c2      	ldrb	r2, [r0, #3]
    6824:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    6828:	fa10 f181 	uxtah	r1, r0, r1
    682c:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    682e:	2204      	movs	r2, #4
    6830:	4b22      	ldr	r3, [pc, #136]	; (68bc <usbdc_set_interface+0xb8>)
    6832:	4798      	blx	r3
    6834:	4603      	mov	r3, r0
    6836:	b958      	cbnz	r0, 6850 <usbdc_set_interface+0x4c>
		return false;
    6838:	2000      	movs	r0, #0
    683a:	e036      	b.n	68aa <usbdc_set_interface+0xa6>
		desc.sod = usb_desc_next(desc.sod);
    683c:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    683e:	7803      	ldrb	r3, [r0, #0]
	return (desc + usb_desc_len(desc));
    6840:	4418      	add	r0, r3
    6842:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    6844:	2204      	movs	r2, #4
    6846:	9901      	ldr	r1, [sp, #4]
    6848:	4b1c      	ldr	r3, [pc, #112]	; (68bc <usbdc_set_interface+0xb8>)
    684a:	4798      	blx	r3
		if (NULL == ifc) {
    684c:	4603      	mov	r3, r0
    684e:	b358      	cbz	r0, 68a8 <usbdc_set_interface+0xa4>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    6850:	789a      	ldrb	r2, [r3, #2]
    6852:	42a2      	cmp	r2, r4
    6854:	d1f2      	bne.n	683c <usbdc_set_interface+0x38>
    6856:	78da      	ldrb	r2, [r3, #3]
    6858:	42aa      	cmp	r2, r5
    685a:	d1ef      	bne.n	683c <usbdc_set_interface+0x38>
	desc.sod = ifc;
    685c:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    685e:	4b15      	ldr	r3, [pc, #84]	; (68b4 <usbdc_set_interface+0xb0>)
    6860:	691e      	ldr	r6, [r3, #16]
	while (NULL != func) {
    6862:	b1ee      	cbz	r6, 68a0 <usbdc_set_interface+0x9c>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    6864:	6873      	ldr	r3, [r6, #4]
    6866:	466a      	mov	r2, sp
    6868:	2101      	movs	r1, #1
    686a:	4630      	mov	r0, r6
    686c:	4798      	blx	r3
    686e:	b108      	cbz	r0, 6874 <usbdc_set_interface+0x70>
			func = func->next;
    6870:	6836      	ldr	r6, [r6, #0]
    6872:	e7f6      	b.n	6862 <usbdc_set_interface+0x5e>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    6874:	6873      	ldr	r3, [r6, #4]
    6876:	466a      	mov	r2, sp
    6878:	2100      	movs	r1, #0
    687a:	4630      	mov	r0, r6
    687c:	4798      	blx	r3
    687e:	b9b0      	cbnz	r0, 68ae <usbdc_set_interface+0xaa>
			if (alt_set) {
    6880:	b135      	cbz	r5, 6890 <usbdc_set_interface+0x8c>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    6882:	2301      	movs	r3, #1
    6884:	fa03 f404 	lsl.w	r4, r3, r4
    6888:	4a0a      	ldr	r2, [pc, #40]	; (68b4 <usbdc_set_interface+0xb0>)
    688a:	7f53      	ldrb	r3, [r2, #29]
    688c:	4323      	orrs	r3, r4
    688e:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    6890:	2300      	movs	r3, #0
    6892:	461a      	mov	r2, r3
    6894:	4619      	mov	r1, r3
    6896:	4618      	mov	r0, r3
    6898:	4c09      	ldr	r4, [pc, #36]	; (68c0 <usbdc_set_interface+0xbc>)
    689a:	47a0      	blx	r4
			return true;
    689c:	2001      	movs	r0, #1
    689e:	e004      	b.n	68aa <usbdc_set_interface+0xa6>
	return false;
    68a0:	2000      	movs	r0, #0
    68a2:	e002      	b.n	68aa <usbdc_set_interface+0xa6>
		return false;
    68a4:	2000      	movs	r0, #0
    68a6:	e000      	b.n	68aa <usbdc_set_interface+0xa6>
			return false;
    68a8:	2000      	movs	r0, #0
}
    68aa:	b002      	add	sp, #8
    68ac:	bd70      	pop	{r4, r5, r6, pc}
			return false;
    68ae:	2000      	movs	r0, #0
    68b0:	e7fb      	b.n	68aa <usbdc_set_interface+0xa6>
    68b2:	bf00      	nop
    68b4:	2000093c 	.word	0x2000093c
    68b8:	00006d51 	.word	0x00006d51
    68bc:	00006cf9 	.word	0x00006cf9
    68c0:	0000676d 	.word	0x0000676d

000068c4 <usbdc_set_req>:
{
    68c4:	b510      	push	{r4, lr}
    68c6:	4604      	mov	r4, r0
    68c8:	460a      	mov	r2, r1
	switch (req->bRequest) {
    68ca:	784b      	ldrb	r3, [r1, #1]
    68cc:	3b01      	subs	r3, #1
    68ce:	2b0a      	cmp	r3, #10
    68d0:	d832      	bhi.n	6938 <usbdc_set_req+0x74>
    68d2:	e8df f003 	tbb	[pc, r3]
    68d6:	3121      	.short	0x3121
    68d8:	31063126 	.word	0x31063126
    68dc:	31103131 	.word	0x31103131
    68e0:	2b          	.byte	0x2b
    68e1:	00          	.byte	0x00
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    68e2:	2301      	movs	r3, #1
    68e4:	2200      	movs	r2, #0
    68e6:	4611      	mov	r1, r2
    68e8:	4c14      	ldr	r4, [pc, #80]	; (693c <usbdc_set_req+0x78>)
    68ea:	47a0      	blx	r4
    68ec:	fab0 f380 	clz	r3, r0
    68f0:	095b      	lsrs	r3, r3, #5
}
    68f2:	4618      	mov	r0, r3
    68f4:	bd10      	pop	{r4, pc}
		if (!usbdc_set_config(req->wValue)) {
    68f6:	8850      	ldrh	r0, [r2, #2]
    68f8:	b2c0      	uxtb	r0, r0
    68fa:	4b11      	ldr	r3, [pc, #68]	; (6940 <usbdc_set_req+0x7c>)
    68fc:	4798      	blx	r3
    68fe:	4603      	mov	r3, r0
    6900:	2800      	cmp	r0, #0
    6902:	d0f6      	beq.n	68f2 <usbdc_set_req+0x2e>
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    6904:	2301      	movs	r3, #1
    6906:	2200      	movs	r2, #0
    6908:	4611      	mov	r1, r2
    690a:	4620      	mov	r0, r4
    690c:	4c0b      	ldr	r4, [pc, #44]	; (693c <usbdc_set_req+0x78>)
    690e:	47a0      	blx	r4
    6910:	fab0 f380 	clz	r3, r0
    6914:	095b      	lsrs	r3, r3, #5
    6916:	e7ec      	b.n	68f2 <usbdc_set_req+0x2e>
		return usbdc_clear_ftr_req(ep, req);
    6918:	4611      	mov	r1, r2
    691a:	4b0a      	ldr	r3, [pc, #40]	; (6944 <usbdc_set_req+0x80>)
    691c:	4798      	blx	r3
    691e:	4603      	mov	r3, r0
    6920:	e7e7      	b.n	68f2 <usbdc_set_req+0x2e>
		return usbdc_set_ftr_req(ep, req);
    6922:	4611      	mov	r1, r2
    6924:	4b08      	ldr	r3, [pc, #32]	; (6948 <usbdc_set_req+0x84>)
    6926:	4798      	blx	r3
    6928:	4603      	mov	r3, r0
    692a:	e7e2      	b.n	68f2 <usbdc_set_req+0x2e>
		return usbdc_set_interface(req->wValue, req->wIndex);
    692c:	8891      	ldrh	r1, [r2, #4]
    692e:	8850      	ldrh	r0, [r2, #2]
    6930:	4b06      	ldr	r3, [pc, #24]	; (694c <usbdc_set_req+0x88>)
    6932:	4798      	blx	r3
    6934:	4603      	mov	r3, r0
    6936:	e7dc      	b.n	68f2 <usbdc_set_req+0x2e>
		return false;
    6938:	2300      	movs	r3, #0
    693a:	e7da      	b.n	68f2 <usbdc_set_req+0x2e>
    693c:	0000676d 	.word	0x0000676d
    6940:	00006665 	.word	0x00006665
    6944:	0000678d 	.word	0x0000678d
    6948:	000067c9 	.word	0x000067c9
    694c:	00006805 	.word	0x00006805

00006950 <usbdc_get_dev_desc>:
{
    6950:	b538      	push	{r3, r4, r5, lr}
    6952:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6954:	88cc      	ldrh	r4, [r1, #6]
	if (length > 0x12) {
    6956:	2c12      	cmp	r4, #18
    6958:	d900      	bls.n	695c <usbdc_get_dev_desc+0xc>
		length = 0x12;
    695a:	2412      	movs	r4, #18
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    695c:	4b0a      	ldr	r3, [pc, #40]	; (6988 <usbdc_get_dev_desc+0x38>)
    695e:	681b      	ldr	r3, [r3, #0]
    6960:	2201      	movs	r2, #1
    6962:	6859      	ldr	r1, [r3, #4]
    6964:	6818      	ldr	r0, [r3, #0]
    6966:	4b09      	ldr	r3, [pc, #36]	; (698c <usbdc_get_dev_desc+0x3c>)
    6968:	4798      	blx	r3
	if (!dev_desc) {
    696a:	4601      	mov	r1, r0
    696c:	b148      	cbz	r0, 6982 <usbdc_get_dev_desc+0x32>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    696e:	2300      	movs	r3, #0
    6970:	4622      	mov	r2, r4
    6972:	4628      	mov	r0, r5
    6974:	4c06      	ldr	r4, [pc, #24]	; (6990 <usbdc_get_dev_desc+0x40>)
    6976:	47a0      	blx	r4
    6978:	b908      	cbnz	r0, 697e <usbdc_get_dev_desc+0x2e>
	return true;
    697a:	2001      	movs	r0, #1
}
    697c:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    697e:	2000      	movs	r0, #0
    6980:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6982:	2000      	movs	r0, #0
    6984:	bd38      	pop	{r3, r4, r5, pc}
    6986:	bf00      	nop
    6988:	2000093c 	.word	0x2000093c
    698c:	00006cf9 	.word	0x00006cf9
    6990:	0000676d 	.word	0x0000676d

00006994 <usbdc_get_cfg_desc>:
{
    6994:	b570      	push	{r4, r5, r6, lr}
    6996:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6998:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    699a:	884a      	ldrh	r2, [r1, #2]
    699c:	b2d2      	uxtb	r2, r2
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    699e:	4912      	ldr	r1, [pc, #72]	; (69e8 <usbdc_get_cfg_desc+0x54>)
    69a0:	7f0b      	ldrb	r3, [r1, #28]
    69a2:	3b01      	subs	r3, #1
    69a4:	421c      	tst	r4, r3
    69a6:	bf0c      	ite	eq
    69a8:	2601      	moveq	r6, #1
    69aa:	2600      	movne	r6, #0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    69ac:	680b      	ldr	r3, [r1, #0]
    69ae:	3201      	adds	r2, #1
    69b0:	b2d2      	uxtb	r2, r2
    69b2:	6859      	ldr	r1, [r3, #4]
    69b4:	6818      	ldr	r0, [r3, #0]
    69b6:	4b0d      	ldr	r3, [pc, #52]	; (69ec <usbdc_get_cfg_desc+0x58>)
    69b8:	4798      	blx	r3
	if (NULL == cfg_desc) {
    69ba:	b190      	cbz	r0, 69e2 <usbdc_get_cfg_desc+0x4e>
    69bc:	4601      	mov	r1, r0
	return (ptr[0] + (ptr[1] << 8));
    69be:	7882      	ldrb	r2, [r0, #2]
    69c0:	78c3      	ldrb	r3, [r0, #3]
    69c2:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    69c6:	b292      	uxth	r2, r2
	if (length <= total_len) {
    69c8:	4294      	cmp	r4, r2
    69ca:	d801      	bhi.n	69d0 <usbdc_get_cfg_desc+0x3c>
	uint16_t length   = req->wLength;
    69cc:	4622      	mov	r2, r4
		need_zlp = false;
    69ce:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    69d0:	4633      	mov	r3, r6
    69d2:	4628      	mov	r0, r5
    69d4:	4c06      	ldr	r4, [pc, #24]	; (69f0 <usbdc_get_cfg_desc+0x5c>)
    69d6:	47a0      	blx	r4
    69d8:	b908      	cbnz	r0, 69de <usbdc_get_cfg_desc+0x4a>
	return true;
    69da:	2001      	movs	r0, #1
}
    69dc:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    69de:	2000      	movs	r0, #0
    69e0:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    69e2:	2000      	movs	r0, #0
    69e4:	bd70      	pop	{r4, r5, r6, pc}
    69e6:	bf00      	nop
    69e8:	2000093c 	.word	0x2000093c
    69ec:	00006d51 	.word	0x00006d51
    69f0:	0000676d 	.word	0x0000676d

000069f4 <usbdc_get_str_desc>:
{
    69f4:	b570      	push	{r4, r5, r6, lr}
    69f6:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    69f8:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    69fa:	884a      	ldrh	r2, [r1, #2]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    69fc:	490f      	ldr	r1, [pc, #60]	; (6a3c <usbdc_get_str_desc+0x48>)
    69fe:	7f0b      	ldrb	r3, [r1, #28]
    6a00:	3b01      	subs	r3, #1
    6a02:	421c      	tst	r4, r3
    6a04:	bf0c      	ite	eq
    6a06:	2601      	moveq	r6, #1
    6a08:	2600      	movne	r6, #0
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    6a0a:	680b      	ldr	r3, [r1, #0]
    6a0c:	b2d2      	uxtb	r2, r2
    6a0e:	6859      	ldr	r1, [r3, #4]
    6a10:	6818      	ldr	r0, [r3, #0]
    6a12:	4b0b      	ldr	r3, [pc, #44]	; (6a40 <usbdc_get_str_desc+0x4c>)
    6a14:	4798      	blx	r3
	if (NULL == str_desc) {
    6a16:	b170      	cbz	r0, 6a36 <usbdc_get_str_desc+0x42>
    6a18:	4601      	mov	r1, r0
	if (length <= str_desc[0]) {
    6a1a:	7802      	ldrb	r2, [r0, #0]
    6a1c:	4294      	cmp	r4, r2
    6a1e:	d801      	bhi.n	6a24 <usbdc_get_str_desc+0x30>
	uint16_t length   = req->wLength;
    6a20:	4622      	mov	r2, r4
		need_zlp = false;
    6a22:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    6a24:	4633      	mov	r3, r6
    6a26:	4628      	mov	r0, r5
    6a28:	4c06      	ldr	r4, [pc, #24]	; (6a44 <usbdc_get_str_desc+0x50>)
    6a2a:	47a0      	blx	r4
    6a2c:	b908      	cbnz	r0, 6a32 <usbdc_get_str_desc+0x3e>
	return true;
    6a2e:	2001      	movs	r0, #1
}
    6a30:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6a32:	2000      	movs	r0, #0
    6a34:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6a36:	2000      	movs	r0, #0
    6a38:	bd70      	pop	{r4, r5, r6, pc}
    6a3a:	bf00      	nop
    6a3c:	2000093c 	.word	0x2000093c
    6a40:	00006d99 	.word	0x00006d99
    6a44:	0000676d 	.word	0x0000676d

00006a48 <usbdc_get_desc_req>:
{
    6a48:	b508      	push	{r3, lr}
	uint8_t type = (uint8_t)(req->wValue >> 8);
    6a4a:	884b      	ldrh	r3, [r1, #2]
    6a4c:	0a1b      	lsrs	r3, r3, #8
	switch (type) {
    6a4e:	2b02      	cmp	r3, #2
    6a50:	d008      	beq.n	6a64 <usbdc_get_desc_req+0x1c>
    6a52:	2b03      	cmp	r3, #3
    6a54:	d009      	beq.n	6a6a <usbdc_get_desc_req+0x22>
    6a56:	2b01      	cmp	r3, #1
    6a58:	d001      	beq.n	6a5e <usbdc_get_desc_req+0x16>
	return false;
    6a5a:	2000      	movs	r0, #0
}
    6a5c:	bd08      	pop	{r3, pc}
		return usbdc_get_dev_desc(ep, req);
    6a5e:	4b04      	ldr	r3, [pc, #16]	; (6a70 <usbdc_get_desc_req+0x28>)
    6a60:	4798      	blx	r3
    6a62:	bd08      	pop	{r3, pc}
		return usbdc_get_cfg_desc(ep, req);
    6a64:	4b03      	ldr	r3, [pc, #12]	; (6a74 <usbdc_get_desc_req+0x2c>)
    6a66:	4798      	blx	r3
    6a68:	bd08      	pop	{r3, pc}
		return usbdc_get_str_desc(ep, req);
    6a6a:	4b03      	ldr	r3, [pc, #12]	; (6a78 <usbdc_get_desc_req+0x30>)
    6a6c:	4798      	blx	r3
    6a6e:	bd08      	pop	{r3, pc}
    6a70:	00006951 	.word	0x00006951
    6a74:	00006995 	.word	0x00006995
    6a78:	000069f5 	.word	0x000069f5

00006a7c <usbdc_get_status_req>:
{
    6a7c:	b510      	push	{r4, lr}
    6a7e:	b082      	sub	sp, #8
    6a80:	4604      	mov	r4, r0
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    6a82:	780b      	ldrb	r3, [r1, #0]
    6a84:	f003 031f 	and.w	r3, r3, #31
    6a88:	2b01      	cmp	r3, #1
    6a8a:	d903      	bls.n	6a94 <usbdc_get_status_req+0x18>
    6a8c:	2b02      	cmp	r3, #2
    6a8e:	d011      	beq.n	6ab4 <usbdc_get_status_req+0x38>
		return false;
    6a90:	2000      	movs	r0, #0
    6a92:	e00d      	b.n	6ab0 <usbdc_get_status_req+0x34>
		st = 0;
    6a94:	2300      	movs	r3, #0
    6a96:	9301      	str	r3, [sp, #4]
	memcpy(usbdc.ctrl_buf, &st, 2);
    6a98:	490d      	ldr	r1, [pc, #52]	; (6ad0 <usbdc_get_status_req+0x54>)
    6a9a:	694b      	ldr	r3, [r1, #20]
    6a9c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    6aa0:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    6aa2:	2300      	movs	r3, #0
    6aa4:	2202      	movs	r2, #2
    6aa6:	6949      	ldr	r1, [r1, #20]
    6aa8:	4620      	mov	r0, r4
    6aaa:	4c0a      	ldr	r4, [pc, #40]	; (6ad4 <usbdc_get_status_req+0x58>)
    6aac:	47a0      	blx	r4
	return true;
    6aae:	2001      	movs	r0, #1
}
    6ab0:	b002      	add	sp, #8
    6ab2:	bd10      	pop	{r4, pc}
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    6ab4:	8888      	ldrh	r0, [r1, #4]
    6ab6:	2102      	movs	r1, #2
    6ab8:	b2c0      	uxtb	r0, r0
    6aba:	4b07      	ldr	r3, [pc, #28]	; (6ad8 <usbdc_get_status_req+0x5c>)
    6abc:	4798      	blx	r3
		if (st < 0) {
    6abe:	2800      	cmp	r0, #0
    6ac0:	db03      	blt.n	6aca <usbdc_get_status_req+0x4e>
		st = st & 0x1;
    6ac2:	f000 0001 	and.w	r0, r0, #1
    6ac6:	9001      	str	r0, [sp, #4]
		break;
    6ac8:	e7e6      	b.n	6a98 <usbdc_get_status_req+0x1c>
			return false;
    6aca:	2000      	movs	r0, #0
    6acc:	e7f0      	b.n	6ab0 <usbdc_get_status_req+0x34>
    6ace:	bf00      	nop
    6ad0:	2000093c 	.word	0x2000093c
    6ad4:	0000676d 	.word	0x0000676d
    6ad8:	00002405 	.word	0x00002405

00006adc <usbdc_get_interface>:
{
    6adc:	b538      	push	{r3, r4, r5, lr}
    6ade:	4605      	mov	r5, r0
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    6ae0:	4b14      	ldr	r3, [pc, #80]	; (6b34 <usbdc_get_interface+0x58>)
    6ae2:	691c      	ldr	r4, [r3, #16]
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    6ae4:	7f5b      	ldrb	r3, [r3, #29]
    6ae6:	8882      	ldrh	r2, [r0, #4]
    6ae8:	4113      	asrs	r3, r2
    6aea:	f013 0f01 	tst.w	r3, #1
    6aee:	d009      	beq.n	6b04 <usbdc_get_interface+0x28>
	while (NULL != func) {
    6af0:	b1f4      	cbz	r4, 6b30 <usbdc_get_interface+0x54>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    6af2:	6863      	ldr	r3, [r4, #4]
    6af4:	462a      	mov	r2, r5
    6af6:	2102      	movs	r1, #2
    6af8:	4620      	mov	r0, r4
    6afa:	4798      	blx	r3
    6afc:	2800      	cmp	r0, #0
    6afe:	da0c      	bge.n	6b1a <usbdc_get_interface+0x3e>
			func = func->next;
    6b00:	6824      	ldr	r4, [r4, #0]
    6b02:	e7f5      	b.n	6af0 <usbdc_get_interface+0x14>
		usbdc.ctrl_buf[0] = 0;
    6b04:	490b      	ldr	r1, [pc, #44]	; (6b34 <usbdc_get_interface+0x58>)
    6b06:	694b      	ldr	r3, [r1, #20]
    6b08:	2000      	movs	r0, #0
    6b0a:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6b0c:	4603      	mov	r3, r0
    6b0e:	2201      	movs	r2, #1
    6b10:	6949      	ldr	r1, [r1, #20]
    6b12:	4c09      	ldr	r4, [pc, #36]	; (6b38 <usbdc_get_interface+0x5c>)
    6b14:	47a0      	blx	r4
		return true;
    6b16:	2001      	movs	r0, #1
    6b18:	bd38      	pop	{r3, r4, r5, pc}
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    6b1a:	4906      	ldr	r1, [pc, #24]	; (6b34 <usbdc_get_interface+0x58>)
    6b1c:	694b      	ldr	r3, [r1, #20]
    6b1e:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6b20:	2300      	movs	r3, #0
    6b22:	2201      	movs	r2, #1
    6b24:	6949      	ldr	r1, [r1, #20]
    6b26:	4618      	mov	r0, r3
    6b28:	4c03      	ldr	r4, [pc, #12]	; (6b38 <usbdc_get_interface+0x5c>)
    6b2a:	47a0      	blx	r4
			return true;
    6b2c:	2001      	movs	r0, #1
    6b2e:	bd38      	pop	{r3, r4, r5, pc}
	return false;
    6b30:	2000      	movs	r0, #0
}
    6b32:	bd38      	pop	{r3, r4, r5, pc}
    6b34:	2000093c 	.word	0x2000093c
    6b38:	0000676d 	.word	0x0000676d

00006b3c <usbdc_get_req>:
{
    6b3c:	b510      	push	{r4, lr}
	switch (req->bRequest) {
    6b3e:	784b      	ldrb	r3, [r1, #1]
    6b40:	2b0a      	cmp	r3, #10
    6b42:	d81c      	bhi.n	6b7e <usbdc_get_req+0x42>
    6b44:	e8df f003 	tbb	[pc, r3]
    6b48:	1b1b1b14 	.word	0x1b1b1b14
    6b4c:	1b061b1b 	.word	0x1b061b1b
    6b50:	1b09      	.short	0x1b09
    6b52:	17          	.byte	0x17
    6b53:	00          	.byte	0x00
		return usbdc_get_desc_req(ep, req);
    6b54:	4b0b      	ldr	r3, [pc, #44]	; (6b84 <usbdc_get_req+0x48>)
    6b56:	4798      	blx	r3
    6b58:	bd10      	pop	{r4, pc}
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    6b5a:	490b      	ldr	r1, [pc, #44]	; (6b88 <usbdc_get_req+0x4c>)
    6b5c:	694b      	ldr	r3, [r1, #20]
    6b5e:	7eca      	ldrb	r2, [r1, #27]
    6b60:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    6b62:	2300      	movs	r3, #0
    6b64:	2201      	movs	r2, #1
    6b66:	6949      	ldr	r1, [r1, #20]
    6b68:	4c08      	ldr	r4, [pc, #32]	; (6b8c <usbdc_get_req+0x50>)
    6b6a:	47a0      	blx	r4
		return true;
    6b6c:	2001      	movs	r0, #1
    6b6e:	bd10      	pop	{r4, pc}
		return usbdc_get_status_req(ep, req);
    6b70:	4b07      	ldr	r3, [pc, #28]	; (6b90 <usbdc_get_req+0x54>)
    6b72:	4798      	blx	r3
    6b74:	bd10      	pop	{r4, pc}
		return usbdc_get_interface(req);
    6b76:	4608      	mov	r0, r1
    6b78:	4b06      	ldr	r3, [pc, #24]	; (6b94 <usbdc_get_req+0x58>)
    6b7a:	4798      	blx	r3
    6b7c:	bd10      	pop	{r4, pc}
		return false;
    6b7e:	2000      	movs	r0, #0
}
    6b80:	bd10      	pop	{r4, pc}
    6b82:	bf00      	nop
    6b84:	00006a49 	.word	0x00006a49
    6b88:	2000093c 	.word	0x2000093c
    6b8c:	0000676d 	.word	0x0000676d
    6b90:	00006a7d 	.word	0x00006a7d
    6b94:	00006add 	.word	0x00006add

00006b98 <usbdc_cb_ctl_req>:
{
    6b98:	b538      	push	{r3, r4, r5, lr}
    6b9a:	4605      	mov	r5, r0
    6b9c:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    6b9e:	2200      	movs	r2, #0
    6ba0:	4b0d      	ldr	r3, [pc, #52]	; (6bd8 <usbdc_cb_ctl_req+0x40>)
    6ba2:	4798      	blx	r3
    6ba4:	f1b0 3fff 	cmp.w	r0, #4294967295
    6ba8:	d013      	beq.n	6bd2 <usbdc_cb_ctl_req+0x3a>
    6baa:	2801      	cmp	r0, #1
    6bac:	d006      	beq.n	6bbc <usbdc_cb_ctl_req+0x24>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    6bae:	7823      	ldrb	r3, [r4, #0]
    6bb0:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    6bb4:	d003      	beq.n	6bbe <usbdc_cb_ctl_req+0x26>
    6bb6:	2b80      	cmp	r3, #128	; 0x80
    6bb8:	d006      	beq.n	6bc8 <usbdc_cb_ctl_req+0x30>
		return false;
    6bba:	2000      	movs	r0, #0
}
    6bbc:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_set_req(ep, req);
    6bbe:	4621      	mov	r1, r4
    6bc0:	4628      	mov	r0, r5
    6bc2:	4b06      	ldr	r3, [pc, #24]	; (6bdc <usbdc_cb_ctl_req+0x44>)
    6bc4:	4798      	blx	r3
    6bc6:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_get_req(ep, req);
    6bc8:	4621      	mov	r1, r4
    6bca:	4628      	mov	r0, r5
    6bcc:	4b04      	ldr	r3, [pc, #16]	; (6be0 <usbdc_cb_ctl_req+0x48>)
    6bce:	4798      	blx	r3
    6bd0:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6bd2:	2000      	movs	r0, #0
    6bd4:	bd38      	pop	{r3, r4, r5, pc}
    6bd6:	bf00      	nop
    6bd8:	00006579 	.word	0x00006579
    6bdc:	000068c5 	.word	0x000068c5
    6be0:	00006b3d 	.word	0x00006b3d

00006be4 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    6be4:	b508      	push	{r3, lr}
	switch (type) {
    6be6:	2801      	cmp	r0, #1
    6be8:	d007      	beq.n	6bfa <usbdc_register_handler+0x16>
    6bea:	b110      	cbz	r0, 6bf2 <usbdc_register_handler+0xe>
    6bec:	2802      	cmp	r0, #2
    6bee:	d008      	beq.n	6c02 <usbdc_register_handler+0x1e>
    6bf0:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    6bf2:	4806      	ldr	r0, [pc, #24]	; (6c0c <usbdc_register_handler+0x28>)
    6bf4:	4b06      	ldr	r3, [pc, #24]	; (6c10 <usbdc_register_handler+0x2c>)
    6bf6:	4798      	blx	r3
		break;
    6bf8:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    6bfa:	4806      	ldr	r0, [pc, #24]	; (6c14 <usbdc_register_handler+0x30>)
    6bfc:	4b04      	ldr	r3, [pc, #16]	; (6c10 <usbdc_register_handler+0x2c>)
    6bfe:	4798      	blx	r3
		break;
    6c00:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    6c02:	4805      	ldr	r0, [pc, #20]	; (6c18 <usbdc_register_handler+0x34>)
    6c04:	4b02      	ldr	r3, [pc, #8]	; (6c10 <usbdc_register_handler+0x2c>)
    6c06:	4798      	blx	r3
    6c08:	bd08      	pop	{r3, pc}
    6c0a:	bf00      	nop
    6c0c:	20000940 	.word	0x20000940
    6c10:	00002511 	.word	0x00002511
    6c14:	20000944 	.word	0x20000944
    6c18:	20000948 	.word	0x20000948

00006c1c <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    6c1c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    6c1e:	4605      	mov	r5, r0
    6c20:	f240 3255 	movw	r2, #853	; 0x355
    6c24:	490c      	ldr	r1, [pc, #48]	; (6c58 <usbdc_init+0x3c>)
    6c26:	3000      	adds	r0, #0
    6c28:	bf18      	it	ne
    6c2a:	2001      	movne	r0, #1
    6c2c:	4b0b      	ldr	r3, [pc, #44]	; (6c5c <usbdc_init+0x40>)
    6c2e:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    6c30:	4b0b      	ldr	r3, [pc, #44]	; (6c60 <usbdc_init+0x44>)
    6c32:	4798      	blx	r3
	if (rc < 0) {
    6c34:	2800      	cmp	r0, #0
    6c36:	db0e      	blt.n	6c56 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    6c38:	4c0a      	ldr	r4, [pc, #40]	; (6c64 <usbdc_init+0x48>)
    6c3a:	2220      	movs	r2, #32
    6c3c:	2100      	movs	r1, #0
    6c3e:	4620      	mov	r0, r4
    6c40:	4b09      	ldr	r3, [pc, #36]	; (6c68 <usbdc_init+0x4c>)
    6c42:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    6c44:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    6c46:	4909      	ldr	r1, [pc, #36]	; (6c6c <usbdc_init+0x50>)
    6c48:	2000      	movs	r0, #0
    6c4a:	4c09      	ldr	r4, [pc, #36]	; (6c70 <usbdc_init+0x54>)
    6c4c:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    6c4e:	4909      	ldr	r1, [pc, #36]	; (6c74 <usbdc_init+0x58>)
    6c50:	2001      	movs	r0, #1
    6c52:	47a0      	blx	r4

	return 0;
    6c54:	2000      	movs	r0, #0
}
    6c56:	bd38      	pop	{r3, r4, r5, pc}
    6c58:	00007fcc 	.word	0x00007fcc
    6c5c:	000024c1 	.word	0x000024c1
    6c60:	00002169 	.word	0x00002169
    6c64:	2000093c 	.word	0x2000093c
    6c68:	00007087 	.word	0x00007087
    6c6c:	000065b5 	.word	0x000065b5
    6c70:	000021d5 	.word	0x000021d5
    6c74:	0000674d 	.word	0x0000674d

00006c78 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    6c78:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    6c7a:	4601      	mov	r1, r0
    6c7c:	4801      	ldr	r0, [pc, #4]	; (6c84 <usbdc_register_function+0xc>)
    6c7e:	4b02      	ldr	r3, [pc, #8]	; (6c88 <usbdc_register_function+0x10>)
    6c80:	4798      	blx	r3
    6c82:	bd08      	pop	{r3, pc}
    6c84:	2000094c 	.word	0x2000094c
    6c88:	00002511 	.word	0x00002511

00006c8c <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    6c8c:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    6c8e:	4b0a      	ldr	r3, [pc, #40]	; (6cb8 <usbdc_start+0x2c>)
    6c90:	7e9b      	ldrb	r3, [r3, #26]
    6c92:	b95b      	cbnz	r3, 6cac <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    6c94:	b168      	cbz	r0, 6cb2 <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    6c96:	4b08      	ldr	r3, [pc, #32]	; (6cb8 <usbdc_start+0x2c>)
    6c98:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    6c9a:	6802      	ldr	r2, [r0, #0]
    6c9c:	79d2      	ldrb	r2, [r2, #7]
    6c9e:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    6ca0:	2201      	movs	r2, #1
    6ca2:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    6ca4:	4b05      	ldr	r3, [pc, #20]	; (6cbc <usbdc_start+0x30>)
    6ca6:	4798      	blx	r3
	return ERR_NONE;
    6ca8:	2000      	movs	r0, #0
    6caa:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    6cac:	f06f 0003 	mvn.w	r0, #3
    6cb0:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    6cb2:	f06f 0008 	mvn.w	r0, #8
}
    6cb6:	bd08      	pop	{r3, pc}
    6cb8:	2000093c 	.word	0x2000093c
    6cbc:	000021e1 	.word	0x000021e1

00006cc0 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    6cc0:	b508      	push	{r3, lr}
	usb_d_attach();
    6cc2:	4b01      	ldr	r3, [pc, #4]	; (6cc8 <usbdc_attach+0x8>)
    6cc4:	4798      	blx	r3
    6cc6:	bd08      	pop	{r3, pc}
    6cc8:	000021ed 	.word	0x000021ed

00006ccc <usbdc_detach>:

/**
 * \brief Detach the USB device from host
 */
void usbdc_detach(void)
{
    6ccc:	b508      	push	{r3, lr}
	usb_d_detach();
    6cce:	4b01      	ldr	r3, [pc, #4]	; (6cd4 <usbdc_detach+0x8>)
    6cd0:	4798      	blx	r3
    6cd2:	bd08      	pop	{r3, pc}
    6cd4:	000021f9 	.word	0x000021f9

00006cd8 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    6cd8:	4b01      	ldr	r3, [pc, #4]	; (6ce0 <usbdc_get_ctrl_buffer+0x8>)
    6cda:	6958      	ldr	r0, [r3, #20]
    6cdc:	4770      	bx	lr
    6cde:	bf00      	nop
    6ce0:	2000093c 	.word	0x2000093c

00006ce4 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    6ce4:	4b03      	ldr	r3, [pc, #12]	; (6cf4 <usbdc_get_state+0x10>)
    6ce6:	7e98      	ldrb	r0, [r3, #26]
    6ce8:	f010 0f10 	tst.w	r0, #16
    6cec:	d000      	beq.n	6cf0 <usbdc_get_state+0xc>
		return USBD_S_SUSPEND;
    6cee:	2010      	movs	r0, #16
	}
	return usbdc.state;
}
    6cf0:	4770      	bx	lr
    6cf2:	bf00      	nop
    6cf4:	2000093c 	.word	0x2000093c

00006cf8 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6cf8:	4288      	cmp	r0, r1
    6cfa:	d213      	bcs.n	6d24 <usb_find_desc+0x2c>
	return desc[0];
    6cfc:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6cfe:	2b01      	cmp	r3, #1
    6d00:	d912      	bls.n	6d28 <usb_find_desc+0x30>
{
    6d02:	b410      	push	{r4}
    6d04:	e002      	b.n	6d0c <usb_find_desc+0x14>
    6d06:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6d08:	2b01      	cmp	r3, #1
    6d0a:	d909      	bls.n	6d20 <usb_find_desc+0x28>
	return desc[1];
    6d0c:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    6d0e:	4294      	cmp	r4, r2
    6d10:	d003      	beq.n	6d1a <usb_find_desc+0x22>
	return (desc + usb_desc_len(desc));
    6d12:	4418      	add	r0, r3
	while (desc < eof) {
    6d14:	4288      	cmp	r0, r1
    6d16:	d3f6      	bcc.n	6d06 <usb_find_desc+0xe>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6d18:	2000      	movs	r0, #0
}
    6d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
    6d1e:	4770      	bx	lr
		_desc_len_check();
    6d20:	2000      	movs	r0, #0
    6d22:	e7fa      	b.n	6d1a <usb_find_desc+0x22>
	return NULL;
    6d24:	2000      	movs	r0, #0
    6d26:	4770      	bx	lr
		_desc_len_check();
    6d28:	2000      	movs	r0, #0
    6d2a:	4770      	bx	lr

00006d2c <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6d2c:	4288      	cmp	r0, r1
    6d2e:	d209      	bcs.n	6d44 <usb_find_ep_desc+0x18>
	return desc[0];
    6d30:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6d32:	2b01      	cmp	r3, #1
    6d34:	d908      	bls.n	6d48 <usb_find_ep_desc+0x1c>
	return desc[1];
    6d36:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    6d38:	2a04      	cmp	r2, #4
    6d3a:	d007      	beq.n	6d4c <usb_find_ep_desc+0x20>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    6d3c:	2a05      	cmp	r2, #5
    6d3e:	d006      	beq.n	6d4e <usb_find_ep_desc+0x22>
	return (desc + usb_desc_len(desc));
    6d40:	4418      	add	r0, r3
    6d42:	e7f3      	b.n	6d2c <usb_find_ep_desc>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6d44:	2000      	movs	r0, #0
    6d46:	4770      	bx	lr
		_desc_len_check();
    6d48:	2000      	movs	r0, #0
    6d4a:	4770      	bx	lr
	return NULL;
    6d4c:	2000      	movs	r0, #0
}
    6d4e:	4770      	bx	lr

00006d50 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    6d50:	b538      	push	{r3, r4, r5, lr}
    6d52:	460c      	mov	r4, r1
    6d54:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    6d56:	2202      	movs	r2, #2
    6d58:	4b0e      	ldr	r3, [pc, #56]	; (6d94 <usb_find_cfg_desc+0x44>)
    6d5a:	4798      	blx	r3
	if (!desc) {
    6d5c:	4603      	mov	r3, r0
    6d5e:	b190      	cbz	r0, 6d86 <usb_find_cfg_desc+0x36>
		return NULL;
	}
	while (desc < eof) {
    6d60:	42a3      	cmp	r3, r4
    6d62:	d20f      	bcs.n	6d84 <usb_find_cfg_desc+0x34>
	return desc[0];
    6d64:	781a      	ldrb	r2, [r3, #0]
		_desc_len_check();
    6d66:	2a01      	cmp	r2, #1
    6d68:	d90f      	bls.n	6d8a <usb_find_cfg_desc+0x3a>
		if (desc[1] != USB_DT_CONFIG) {
    6d6a:	785a      	ldrb	r2, [r3, #1]
    6d6c:	2a02      	cmp	r2, #2
    6d6e:	d10e      	bne.n	6d8e <usb_find_cfg_desc+0x3e>
			break;
		}
		if (desc[5] == cfg_value) {
    6d70:	795a      	ldrb	r2, [r3, #5]
    6d72:	42aa      	cmp	r2, r5
    6d74:	d007      	beq.n	6d86 <usb_find_cfg_desc+0x36>
	return (ptr[0] + (ptr[1] << 8));
    6d76:	789a      	ldrb	r2, [r3, #2]
    6d78:	78d9      	ldrb	r1, [r3, #3]
    6d7a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    6d7e:	fa13 f382 	uxtah	r3, r3, r2
    6d82:	e7ed      	b.n	6d60 <usb_find_cfg_desc+0x10>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    6d84:	2300      	movs	r3, #0
}
    6d86:	4618      	mov	r0, r3
    6d88:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    6d8a:	2300      	movs	r3, #0
    6d8c:	e7fb      	b.n	6d86 <usb_find_cfg_desc+0x36>
	return NULL;
    6d8e:	2300      	movs	r3, #0
    6d90:	e7f9      	b.n	6d86 <usb_find_cfg_desc+0x36>
    6d92:	bf00      	nop
    6d94:	00006cf9 	.word	0x00006cf9

00006d98 <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    6d98:	b570      	push	{r4, r5, r6, lr}
    6d9a:	460d      	mov	r5, r1
    6d9c:	4616      	mov	r6, r2
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    6d9e:	2400      	movs	r4, #0
    6da0:	42a8      	cmp	r0, r5
    6da2:	d20e      	bcs.n	6dc2 <usb_find_str_desc+0x2a>
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    6da4:	2203      	movs	r2, #3
    6da6:	4629      	mov	r1, r5
    6da8:	4b08      	ldr	r3, [pc, #32]	; (6dcc <usb_find_str_desc+0x34>)
    6daa:	4798      	blx	r3
		if (desc) {
    6dac:	4603      	mov	r3, r0
    6dae:	b148      	cbz	r0, 6dc4 <usb_find_str_desc+0x2c>
	return desc[0];
    6db0:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    6db2:	2801      	cmp	r0, #1
    6db4:	d908      	bls.n	6dc8 <usb_find_str_desc+0x30>
			if (i == str_index) {
    6db6:	42b4      	cmp	r4, r6
    6db8:	d004      	beq.n	6dc4 <usb_find_str_desc+0x2c>
				return desc;
			}
			i++;
    6dba:	3401      	adds	r4, #1
    6dbc:	b2e4      	uxtb	r4, r4
	return (desc + usb_desc_len(desc));
    6dbe:	4418      	add	r0, r3
    6dc0:	e7ee      	b.n	6da0 <usb_find_str_desc+0x8>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    6dc2:	2300      	movs	r3, #0
}
    6dc4:	4618      	mov	r0, r3
    6dc6:	bd70      	pop	{r4, r5, r6, pc}
			_desc_len_check();
    6dc8:	2300      	movs	r3, #0
    6dca:	e7fb      	b.n	6dc4 <usb_find_str_desc+0x2c>
    6dcc:	00006cf9 	.word	0x00006cf9

00006dd0 <cdc_write_finished>:
/**
 * \brief Callback invoked when bulk IN data received
 */
static bool cdc_write_finished(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    pending_write = false;
    6dd0:	2000      	movs	r0, #0
    6dd2:	4b01      	ldr	r3, [pc, #4]	; (6dd8 <cdc_write_finished+0x8>)
    6dd4:	7018      	strb	r0, [r3, #0]

	/* No error. */
	return false;
}
    6dd6:	4770      	bx	lr
    6dd8:	2000095c 	.word	0x2000095c

00006ddc <cdc_read_start>:
{
    6ddc:	b508      	push	{r3, lr}
    pending_read = true;
    6dde:	2201      	movs	r2, #1
    6de0:	4b03      	ldr	r3, [pc, #12]	; (6df0 <cdc_read_start+0x14>)
    6de2:	705a      	strb	r2, [r3, #1]
    return cdcdf_acm_read(usbd_cdc_buffer, USBD_CDC_BUFFER_SIZE);
    6de4:	2140      	movs	r1, #64	; 0x40
    6de6:	4803      	ldr	r0, [pc, #12]	; (6df4 <cdc_read_start+0x18>)
    6de8:	4b03      	ldr	r3, [pc, #12]	; (6df8 <cdc_read_start+0x1c>)
    6dea:	4798      	blx	r3
}
    6dec:	bd08      	pop	{r3, pc}
    6dee:	bf00      	nop
    6df0:	2000095c 	.word	0x2000095c
    6df4:	20000be4 	.word	0x20000be4
    6df8:	000064b9 	.word	0x000064b9

00006dfc <usb_device_state_changed_handler>:

/**
 * \brief Callback invoked when Line State Change
 */
static bool usb_device_state_changed_handler(usb_cdc_control_signal_t state)
{
    6dfc:	b510      	push	{r4, lr}
    6dfe:	b082      	sub	sp, #8
    6e00:	f8ad 0004 	strh.w	r0, [sp, #4]
	if (state.rs232.DTR) 
    6e04:	f010 0f01 	tst.w	r0, #1
    6e08:	d105      	bne.n	6e16 <usb_device_state_changed_handler+0x1a>
		cdc_read_start();
		cdc_connected = true;
	}
	else
	{
		cdc_connected = false;
    6e0a:	2200      	movs	r2, #0
    6e0c:	4b08      	ldr	r3, [pc, #32]	; (6e30 <usb_device_state_changed_handler+0x34>)
    6e0e:	709a      	strb	r2, [r3, #2]
	}

	/* No error. */
	return false;
}
    6e10:	2000      	movs	r0, #0
    6e12:	b002      	add	sp, #8
    6e14:	bd10      	pop	{r4, pc}
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)cdc_read_finished);
    6e16:	4907      	ldr	r1, [pc, #28]	; (6e34 <usb_device_state_changed_handler+0x38>)
    6e18:	2000      	movs	r0, #0
    6e1a:	4c07      	ldr	r4, [pc, #28]	; (6e38 <usb_device_state_changed_handler+0x3c>)
    6e1c:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)cdc_write_finished);
    6e1e:	4907      	ldr	r1, [pc, #28]	; (6e3c <usb_device_state_changed_handler+0x40>)
    6e20:	2001      	movs	r0, #1
    6e22:	47a0      	blx	r4
		cdc_read_start();
    6e24:	4b06      	ldr	r3, [pc, #24]	; (6e40 <usb_device_state_changed_handler+0x44>)
    6e26:	4798      	blx	r3
		cdc_connected = true;
    6e28:	2201      	movs	r2, #1
    6e2a:	4b01      	ldr	r3, [pc, #4]	; (6e30 <usb_device_state_changed_handler+0x34>)
    6e2c:	709a      	strb	r2, [r3, #2]
    6e2e:	e7ef      	b.n	6e10 <usb_device_state_changed_handler+0x14>
    6e30:	2000095c 	.word	0x2000095c
    6e34:	00006e45 	.word	0x00006e45
    6e38:	00006461 	.word	0x00006461
    6e3c:	00006dd1 	.word	0x00006dd1
    6e40:	00006ddd 	.word	0x00006ddd

00006e44 <cdc_read_finished>:
{
    6e44:	b530      	push	{r4, r5, lr}
    6e46:	b083      	sub	sp, #12
    if (rc == USB_XFER_DONE)
    6e48:	b119      	cbz	r1, 6e52 <cdc_read_finished+0xe>
    bool result = false;
    6e4a:	2400      	movs	r4, #0
}
    6e4c:	4620      	mov	r0, r4
    6e4e:	b003      	add	sp, #12
    6e50:	bd30      	pop	{r4, r5, pc}
    6e52:	4614      	mov	r4, r2
        pending_read = false;
    6e54:	4b15      	ldr	r3, [pc, #84]	; (6eac <cdc_read_finished+0x68>)
    6e56:	2200      	movs	r2, #0
    6e58:	705a      	strb	r2, [r3, #1]
        uint8_t input_buffer_bytes_remaining = (uint8_t) (USBD_CDC_BUFFER_SIZE - input_length);
    6e5a:	791d      	ldrb	r5, [r3, #4]
    6e5c:	f1c5 0540 	rsb	r5, r5, #64	; 0x40
    6e60:	b2ed      	uxtb	r5, r5
        atomic_enter_critical(&flags);
    6e62:	a801      	add	r0, sp, #4
    6e64:	4b12      	ldr	r3, [pc, #72]	; (6eb0 <cdc_read_finished+0x6c>)
    6e66:	4798      	blx	r3
        if (count <= input_buffer_bytes_remaining)
    6e68:	42a5      	cmp	r5, r4
    6e6a:	d20b      	bcs.n	6e84 <cdc_read_finished+0x40>
            result = true;
    6e6c:	2401      	movs	r4, #1
        memset(usbd_cdc_buffer, 0, USBD_CDC_BUFFER_SIZE);
    6e6e:	2240      	movs	r2, #64	; 0x40
    6e70:	2100      	movs	r1, #0
    6e72:	4810      	ldr	r0, [pc, #64]	; (6eb4 <cdc_read_finished+0x70>)
    6e74:	4b10      	ldr	r3, [pc, #64]	; (6eb8 <cdc_read_finished+0x74>)
    6e76:	4798      	blx	r3
        atomic_leave_critical(&flags);
    6e78:	a801      	add	r0, sp, #4
    6e7a:	4b10      	ldr	r3, [pc, #64]	; (6ebc <cdc_read_finished+0x78>)
    6e7c:	4798      	blx	r3
        cdc_read_start();
    6e7e:	4b10      	ldr	r3, [pc, #64]	; (6ec0 <cdc_read_finished+0x7c>)
    6e80:	4798      	blx	r3
    6e82:	e7e3      	b.n	6e4c <cdc_read_finished+0x8>
    6e84:	2100      	movs	r1, #0
            for (uint16_t i = 0; i < count; i++)
    6e86:	428c      	cmp	r4, r1
    6e88:	d90c      	bls.n	6ea4 <cdc_read_finished+0x60>
                uint8_t c = usbd_cdc_buffer[i];
    6e8a:	4b0a      	ldr	r3, [pc, #40]	; (6eb4 <cdc_read_finished+0x70>)
    6e8c:	5c5d      	ldrb	r5, [r3, r1]
                input_buffer[input_length] = c;
    6e8e:	4807      	ldr	r0, [pc, #28]	; (6eac <cdc_read_finished+0x68>)
    6e90:	6843      	ldr	r3, [r0, #4]
    6e92:	18c2      	adds	r2, r0, r3
    6e94:	7215      	strb	r5, [r2, #8]
                input_length++;
    6e96:	3301      	adds	r3, #1
    6e98:	6043      	str	r3, [r0, #4]
                if (input_length == USBD_CDC_BUFFER_SIZE)
    6e9a:	2b40      	cmp	r3, #64	; 0x40
    6e9c:	d004      	beq.n	6ea8 <cdc_read_finished+0x64>
            for (uint16_t i = 0; i < count; i++)
    6e9e:	3101      	adds	r1, #1
    6ea0:	b289      	uxth	r1, r1
    6ea2:	e7f0      	b.n	6e86 <cdc_read_finished+0x42>
    bool result = false;
    6ea4:	2400      	movs	r4, #0
    6ea6:	e7e2      	b.n	6e6e <cdc_read_finished+0x2a>
    6ea8:	2400      	movs	r4, #0
    6eaa:	e7e0      	b.n	6e6e <cdc_read_finished+0x2a>
    6eac:	2000095c 	.word	0x2000095c
    6eb0:	00001045 	.word	0x00001045
    6eb4:	20000be4 	.word	0x20000be4
    6eb8:	00007087 	.word	0x00007087
    6ebc:	00001053 	.word	0x00001053
    6ec0:	00006ddd 	.word	0x00006ddd

00006ec4 <cdc_write>:
{
    6ec4:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < length && cdc_connected; i++)
    6ec6:	2200      	movs	r2, #0
    6ec8:	e008      	b.n	6edc <cdc_write+0x18>
		char p = buf[i];
    6eca:	5c85      	ldrb	r5, [r0, r2]
		output_buffer[output_length++] = p;
    6ecc:	4b0c      	ldr	r3, [pc, #48]	; (6f00 <cdc_write+0x3c>)
    6ece:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    6ed0:	1c66      	adds	r6, r4, #1
    6ed2:	649e      	str	r6, [r3, #72]	; 0x48
    6ed4:	4423      	add	r3, r4
    6ed6:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
	for (int i = 0; i < length && cdc_connected; i++)
    6eda:	3201      	adds	r2, #1
    6edc:	460c      	mov	r4, r1
    6ede:	428a      	cmp	r2, r1
    6ee0:	da03      	bge.n	6eea <cdc_write+0x26>
    6ee2:	4b07      	ldr	r3, [pc, #28]	; (6f00 <cdc_write+0x3c>)
    6ee4:	789b      	ldrb	r3, [r3, #2]
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	d1ef      	bne.n	6eca <cdc_write+0x6>
	cdcdf_acm_write(output_buffer, output_length);
    6eea:	4d05      	ldr	r5, [pc, #20]	; (6f00 <cdc_write+0x3c>)
    6eec:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    6eee:	f105 004c 	add.w	r0, r5, #76	; 0x4c
    6ef2:	4b04      	ldr	r3, [pc, #16]	; (6f04 <cdc_write+0x40>)
    6ef4:	4798      	blx	r3
	output_length = 0;
    6ef6:	2300      	movs	r3, #0
    6ef8:	64ab      	str	r3, [r5, #72]	; 0x48
}
    6efa:	4620      	mov	r0, r4
    6efc:	bd70      	pop	{r4, r5, r6, pc}
    6efe:	bf00      	nop
    6f00:	2000095c 	.word	0x2000095c
    6f04:	000064e9 	.word	0x000064e9

00006f08 <cdc_device_acm_init>:

/**
 * \brief CDC ACM Init
 */
void cdc_device_acm_init(void)
{
    6f08:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    6f0a:	4804      	ldr	r0, [pc, #16]	; (6f1c <cdc_device_acm_init+0x14>)
    6f0c:	4b04      	ldr	r3, [pc, #16]	; (6f20 <cdc_device_acm_init+0x18>)
    6f0e:	4798      	blx	r3

	/* usbdc_register_funcion inside */
	cdcdf_acm_init();
    6f10:	4b04      	ldr	r3, [pc, #16]	; (6f24 <cdc_device_acm_init+0x1c>)
    6f12:	4798      	blx	r3

	usbdc_start(single_desc);
    6f14:	4804      	ldr	r0, [pc, #16]	; (6f28 <cdc_device_acm_init+0x20>)
    6f16:	4b05      	ldr	r3, [pc, #20]	; (6f2c <cdc_device_acm_init+0x24>)
    6f18:	4798      	blx	r3
    6f1a:	bd08      	pop	{r3, pc}
    6f1c:	200009e8 	.word	0x200009e8
    6f20:	00006c1d 	.word	0x00006c1d
    6f24:	00006419 	.word	0x00006419
    6f28:	20000024 	.word	0x20000024
    6f2c:	00006c8d 	.word	0x00006c8d

00006f30 <usb_init>:
	//usbdc_attach();
}

void usb_init(void)
{
    6f30:	b508      	push	{r3, lr}
	cdc_device_acm_init();
    6f32:	4b01      	ldr	r3, [pc, #4]	; (6f38 <usb_init+0x8>)
    6f34:	4798      	blx	r3
    6f36:	bd08      	pop	{r3, pc}
    6f38:	00006f09 	.word	0x00006f09

00006f3c <usb_serial_begin>:
}

void usb_serial_begin (void)
{
    6f3c:	b508      	push	{r3, lr}
	while (!cdcdf_acm_is_enabled()) {
    6f3e:	4b04      	ldr	r3, [pc, #16]	; (6f50 <usb_serial_begin+0x14>)
    6f40:	4798      	blx	r3
    6f42:	2800      	cmp	r0, #0
    6f44:	d0fb      	beq.n	6f3e <usb_serial_begin+0x2>
		// wait cdc acm to be installed
	};

	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)usb_device_state_changed_handler);
    6f46:	4903      	ldr	r1, [pc, #12]	; (6f54 <usb_serial_begin+0x18>)
    6f48:	2003      	movs	r0, #3
    6f4a:	4b03      	ldr	r3, [pc, #12]	; (6f58 <usb_serial_begin+0x1c>)
    6f4c:	4798      	blx	r3
    6f4e:	bd08      	pop	{r3, pc}
    6f50:	000064ad 	.word	0x000064ad
    6f54:	00006dfd 	.word	0x00006dfd
    6f58:	00006461 	.word	0x00006461

00006f5c <usb_serial_bytes_available>:
}

int32_t usb_serial_bytes_available (void)
{
    6f5c:	b508      	push	{r3, lr}
    if (!pending_read)
    6f5e:	4b04      	ldr	r3, [pc, #16]	; (6f70 <usb_serial_bytes_available+0x14>)
    6f60:	785b      	ldrb	r3, [r3, #1]
    6f62:	b113      	cbz	r3, 6f6a <usb_serial_bytes_available+0xe>
    {
        cdc_read_start();
    }

    return input_length;
}
    6f64:	4b02      	ldr	r3, [pc, #8]	; (6f70 <usb_serial_bytes_available+0x14>)
    6f66:	6858      	ldr	r0, [r3, #4]
    6f68:	bd08      	pop	{r3, pc}
        cdc_read_start();
    6f6a:	4b02      	ldr	r3, [pc, #8]	; (6f74 <usb_serial_bytes_available+0x18>)
    6f6c:	4798      	blx	r3
    6f6e:	e7f9      	b.n	6f64 <usb_serial_bytes_available+0x8>
    6f70:	2000095c 	.word	0x2000095c
    6f74:	00006ddd 	.word	0x00006ddd

00006f78 <usb_serial_read>:

int32_t usb_serial_read (char *const user_input_buffer, const uint16_t user_input_buffer_length)
{
    6f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6f7c:	b082      	sub	sp, #8
    int result = 0;

    if (input_length > 0)
    6f7e:	4b20      	ldr	r3, [pc, #128]	; (7000 <usb_serial_read+0x88>)
    6f80:	685c      	ldr	r4, [r3, #4]
    6f82:	2c00      	cmp	r4, #0
    6f84:	d037      	beq.n	6ff6 <usb_serial_read+0x7e>
    {
        int bytes_to_copy = 0;
        int bytes_remaining = 0;
        int idx_of_first_remaining = 0;
        if (input_length >= user_input_buffer_length)
    6f86:	428c      	cmp	r4, r1
    6f88:	d327      	bcc.n	6fda <usb_serial_read+0x62>
        {
            bytes_to_copy = user_input_buffer_length;
    6f8a:	460f      	mov	r7, r1
            bytes_remaining = input_length - user_input_buffer_length;
    6f8c:	1a64      	subs	r4, r4, r1
            idx_of_first_remaining = user_input_buffer_length;
    6f8e:	460e      	mov	r6, r1
    6f90:	4605      	mov	r5, r0
            bytes_to_copy = input_length;
        }

        result = bytes_to_copy;

        CRITICAL_SECTION_ENTER()
    6f92:	a801      	add	r0, sp, #4
    6f94:	4b1b      	ldr	r3, [pc, #108]	; (7004 <usb_serial_read+0x8c>)
    6f96:	4798      	blx	r3

        memcpy(user_input_buffer, input_buffer, bytes_to_copy);
    6f98:	463a      	mov	r2, r7
    6f9a:	491b      	ldr	r1, [pc, #108]	; (7008 <usb_serial_read+0x90>)
    6f9c:	4628      	mov	r0, r5
    6f9e:	4b1b      	ldr	r3, [pc, #108]	; (700c <usb_serial_read+0x94>)
    6fa0:	4798      	blx	r3

        if (bytes_remaining > 0)
    6fa2:	2c00      	cmp	r4, #0
    6fa4:	dd1d      	ble.n	6fe2 <usb_serial_read+0x6a>
        {
            memcpy(input_buffer, (input_buffer + idx_of_first_remaining), bytes_remaining);
    6fa6:	4d16      	ldr	r5, [pc, #88]	; (7000 <usb_serial_read+0x88>)
    6fa8:	f105 0808 	add.w	r8, r5, #8
    6fac:	4622      	mov	r2, r4
    6fae:	eb08 0106 	add.w	r1, r8, r6
    6fb2:	4640      	mov	r0, r8
    6fb4:	4b15      	ldr	r3, [pc, #84]	; (700c <usb_serial_read+0x94>)
    6fb6:	4798      	blx	r3
            memset((input_buffer + bytes_remaining), 0, (input_length - bytes_remaining));
    6fb8:	686a      	ldr	r2, [r5, #4]
    6fba:	1b12      	subs	r2, r2, r4
    6fbc:	2100      	movs	r1, #0
    6fbe:	eb08 0004 	add.w	r0, r8, r4
    6fc2:	4b13      	ldr	r3, [pc, #76]	; (7010 <usb_serial_read+0x98>)
    6fc4:	4798      	blx	r3
            input_length = bytes_remaining;
    6fc6:	606c      	str	r4, [r5, #4]
        {
            memset(input_buffer, 0, input_length);
            input_length = 0;
        }

        CRITICAL_SECTION_LEAVE()
    6fc8:	a801      	add	r0, sp, #4
    6fca:	4b12      	ldr	r3, [pc, #72]	; (7014 <usb_serial_read+0x9c>)
    6fcc:	4798      	blx	r3

        if (!pending_read)
    6fce:	4b0c      	ldr	r3, [pc, #48]	; (7000 <usb_serial_read+0x88>)
    6fd0:	785b      	ldrb	r3, [r3, #1]
    6fd2:	b98b      	cbnz	r3, 6ff8 <usb_serial_read+0x80>
        {
            cdc_read_start();
    6fd4:	4b10      	ldr	r3, [pc, #64]	; (7018 <usb_serial_read+0xa0>)
    6fd6:	4798      	blx	r3
    6fd8:	e00e      	b.n	6ff8 <usb_serial_read+0x80>
            bytes_to_copy = input_length;
    6fda:	4627      	mov	r7, r4
        int idx_of_first_remaining = 0;
    6fdc:	2600      	movs	r6, #0
        int bytes_remaining = 0;
    6fde:	4634      	mov	r4, r6
    6fe0:	e7d6      	b.n	6f90 <usb_serial_read+0x18>
            memset(input_buffer, 0, input_length);
    6fe2:	4c07      	ldr	r4, [pc, #28]	; (7000 <usb_serial_read+0x88>)
    6fe4:	6862      	ldr	r2, [r4, #4]
    6fe6:	2100      	movs	r1, #0
    6fe8:	f104 0008 	add.w	r0, r4, #8
    6fec:	4b08      	ldr	r3, [pc, #32]	; (7010 <usb_serial_read+0x98>)
    6fee:	4798      	blx	r3
            input_length = 0;
    6ff0:	2300      	movs	r3, #0
    6ff2:	6063      	str	r3, [r4, #4]
    6ff4:	e7e8      	b.n	6fc8 <usb_serial_read+0x50>
    int result = 0;
    6ff6:	2700      	movs	r7, #0
        }
    }

    return result;
}
    6ff8:	4638      	mov	r0, r7
    6ffa:	b002      	add	sp, #8
    6ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7000:	2000095c 	.word	0x2000095c
    7004:	00001045 	.word	0x00001045
    7008:	20000964 	.word	0x20000964
    700c:	00007071 	.word	0x00007071
    7010:	00007087 	.word	0x00007087
    7014:	00001053 	.word	0x00001053
    7018:	00006ddd 	.word	0x00006ddd

0000701c <usb_serial_write>:

int32_t usb_serial_write (const char *const user_output_buffer, const uint16_t user_output_buffer_length)
{
    701c:	b508      	push	{r3, lr}
    return cdc_write(user_output_buffer, user_output_buffer_length);
    701e:	4b01      	ldr	r3, [pc, #4]	; (7024 <usb_serial_write+0x8>)
    7020:	4798      	blx	r3
    7022:	bd08      	pop	{r3, pc}
    7024:	00006ec5 	.word	0x00006ec5

00007028 <__libc_init_array>:
    7028:	b570      	push	{r4, r5, r6, lr}
    702a:	4e0d      	ldr	r6, [pc, #52]	; (7060 <__libc_init_array+0x38>)
    702c:	4c0d      	ldr	r4, [pc, #52]	; (7064 <__libc_init_array+0x3c>)
    702e:	1ba4      	subs	r4, r4, r6
    7030:	10a4      	asrs	r4, r4, #2
    7032:	2500      	movs	r5, #0
    7034:	42a5      	cmp	r5, r4
    7036:	d109      	bne.n	704c <__libc_init_array+0x24>
    7038:	4e0b      	ldr	r6, [pc, #44]	; (7068 <__libc_init_array+0x40>)
    703a:	4c0c      	ldr	r4, [pc, #48]	; (706c <__libc_init_array+0x44>)
    703c:	f001 f81c 	bl	8078 <_init>
    7040:	1ba4      	subs	r4, r4, r6
    7042:	10a4      	asrs	r4, r4, #2
    7044:	2500      	movs	r5, #0
    7046:	42a5      	cmp	r5, r4
    7048:	d105      	bne.n	7056 <__libc_init_array+0x2e>
    704a:	bd70      	pop	{r4, r5, r6, pc}
    704c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    7050:	4798      	blx	r3
    7052:	3501      	adds	r5, #1
    7054:	e7ee      	b.n	7034 <__libc_init_array+0xc>
    7056:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    705a:	4798      	blx	r3
    705c:	3501      	adds	r5, #1
    705e:	e7f2      	b.n	7046 <__libc_init_array+0x1e>
    7060:	00008084 	.word	0x00008084
    7064:	00008084 	.word	0x00008084
    7068:	00008084 	.word	0x00008084
    706c:	00008088 	.word	0x00008088

00007070 <memcpy>:
    7070:	b510      	push	{r4, lr}
    7072:	1e43      	subs	r3, r0, #1
    7074:	440a      	add	r2, r1
    7076:	4291      	cmp	r1, r2
    7078:	d100      	bne.n	707c <memcpy+0xc>
    707a:	bd10      	pop	{r4, pc}
    707c:	f811 4b01 	ldrb.w	r4, [r1], #1
    7080:	f803 4f01 	strb.w	r4, [r3, #1]!
    7084:	e7f7      	b.n	7076 <memcpy+0x6>

00007086 <memset>:
    7086:	4402      	add	r2, r0
    7088:	4603      	mov	r3, r0
    708a:	4293      	cmp	r3, r2
    708c:	d100      	bne.n	7090 <memset+0xa>
    708e:	4770      	bx	lr
    7090:	f803 1b01 	strb.w	r1, [r3], #1
    7094:	e7f9      	b.n	708a <memset+0x4>
	...

00007098 <siprintf>:
    7098:	b40e      	push	{r1, r2, r3}
    709a:	b500      	push	{lr}
    709c:	b09c      	sub	sp, #112	; 0x70
    709e:	f44f 7102 	mov.w	r1, #520	; 0x208
    70a2:	ab1d      	add	r3, sp, #116	; 0x74
    70a4:	f8ad 1014 	strh.w	r1, [sp, #20]
    70a8:	9002      	str	r0, [sp, #8]
    70aa:	9006      	str	r0, [sp, #24]
    70ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    70b0:	480a      	ldr	r0, [pc, #40]	; (70dc <siprintf+0x44>)
    70b2:	9104      	str	r1, [sp, #16]
    70b4:	9107      	str	r1, [sp, #28]
    70b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    70ba:	f853 2b04 	ldr.w	r2, [r3], #4
    70be:	f8ad 1016 	strh.w	r1, [sp, #22]
    70c2:	6800      	ldr	r0, [r0, #0]
    70c4:	9301      	str	r3, [sp, #4]
    70c6:	a902      	add	r1, sp, #8
    70c8:	f000 f8f8 	bl	72bc <_svfiprintf_r>
    70cc:	9b02      	ldr	r3, [sp, #8]
    70ce:	2200      	movs	r2, #0
    70d0:	701a      	strb	r2, [r3, #0]
    70d2:	b01c      	add	sp, #112	; 0x70
    70d4:	f85d eb04 	ldr.w	lr, [sp], #4
    70d8:	b003      	add	sp, #12
    70da:	4770      	bx	lr
    70dc:	20000084 	.word	0x20000084

000070e0 <strcat>:
    70e0:	b510      	push	{r4, lr}
    70e2:	4602      	mov	r2, r0
    70e4:	4613      	mov	r3, r2
    70e6:	3201      	adds	r2, #1
    70e8:	781c      	ldrb	r4, [r3, #0]
    70ea:	2c00      	cmp	r4, #0
    70ec:	d1fa      	bne.n	70e4 <strcat+0x4>
    70ee:	3b01      	subs	r3, #1
    70f0:	f811 2b01 	ldrb.w	r2, [r1], #1
    70f4:	f803 2f01 	strb.w	r2, [r3, #1]!
    70f8:	2a00      	cmp	r2, #0
    70fa:	d1f9      	bne.n	70f0 <strcat+0x10>
    70fc:	bd10      	pop	{r4, pc}

000070fe <strcmp>:
    70fe:	f810 2b01 	ldrb.w	r2, [r0], #1
    7102:	f811 3b01 	ldrb.w	r3, [r1], #1
    7106:	2a01      	cmp	r2, #1
    7108:	bf28      	it	cs
    710a:	429a      	cmpcs	r2, r3
    710c:	d0f7      	beq.n	70fe <strcmp>
    710e:	1ad0      	subs	r0, r2, r3
    7110:	4770      	bx	lr

00007112 <strlen>:
    7112:	4603      	mov	r3, r0
    7114:	f813 2b01 	ldrb.w	r2, [r3], #1
    7118:	2a00      	cmp	r2, #0
    711a:	d1fb      	bne.n	7114 <strlen+0x2>
    711c:	1a18      	subs	r0, r3, r0
    711e:	3801      	subs	r0, #1
    7120:	4770      	bx	lr

00007122 <strncmp>:
    7122:	b510      	push	{r4, lr}
    7124:	b16a      	cbz	r2, 7142 <strncmp+0x20>
    7126:	3901      	subs	r1, #1
    7128:	1884      	adds	r4, r0, r2
    712a:	f810 3b01 	ldrb.w	r3, [r0], #1
    712e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    7132:	4293      	cmp	r3, r2
    7134:	d103      	bne.n	713e <strncmp+0x1c>
    7136:	42a0      	cmp	r0, r4
    7138:	d001      	beq.n	713e <strncmp+0x1c>
    713a:	2b00      	cmp	r3, #0
    713c:	d1f5      	bne.n	712a <strncmp+0x8>
    713e:	1a98      	subs	r0, r3, r2
    7140:	bd10      	pop	{r4, pc}
    7142:	4610      	mov	r0, r2
    7144:	bd10      	pop	{r4, pc}
	...

00007148 <_malloc_r>:
    7148:	b570      	push	{r4, r5, r6, lr}
    714a:	1ccd      	adds	r5, r1, #3
    714c:	f025 0503 	bic.w	r5, r5, #3
    7150:	3508      	adds	r5, #8
    7152:	2d0c      	cmp	r5, #12
    7154:	bf38      	it	cc
    7156:	250c      	movcc	r5, #12
    7158:	2d00      	cmp	r5, #0
    715a:	4606      	mov	r6, r0
    715c:	db01      	blt.n	7162 <_malloc_r+0x1a>
    715e:	42a9      	cmp	r1, r5
    7160:	d903      	bls.n	716a <_malloc_r+0x22>
    7162:	230c      	movs	r3, #12
    7164:	6033      	str	r3, [r6, #0]
    7166:	2000      	movs	r0, #0
    7168:	bd70      	pop	{r4, r5, r6, pc}
    716a:	f000 fbab 	bl	78c4 <__malloc_lock>
    716e:	4a23      	ldr	r2, [pc, #140]	; (71fc <_malloc_r+0xb4>)
    7170:	6814      	ldr	r4, [r2, #0]
    7172:	4621      	mov	r1, r4
    7174:	b991      	cbnz	r1, 719c <_malloc_r+0x54>
    7176:	4c22      	ldr	r4, [pc, #136]	; (7200 <_malloc_r+0xb8>)
    7178:	6823      	ldr	r3, [r4, #0]
    717a:	b91b      	cbnz	r3, 7184 <_malloc_r+0x3c>
    717c:	4630      	mov	r0, r6
    717e:	f000 fb27 	bl	77d0 <_sbrk_r>
    7182:	6020      	str	r0, [r4, #0]
    7184:	4629      	mov	r1, r5
    7186:	4630      	mov	r0, r6
    7188:	f000 fb22 	bl	77d0 <_sbrk_r>
    718c:	1c43      	adds	r3, r0, #1
    718e:	d126      	bne.n	71de <_malloc_r+0x96>
    7190:	230c      	movs	r3, #12
    7192:	6033      	str	r3, [r6, #0]
    7194:	4630      	mov	r0, r6
    7196:	f000 fb96 	bl	78c6 <__malloc_unlock>
    719a:	e7e4      	b.n	7166 <_malloc_r+0x1e>
    719c:	680b      	ldr	r3, [r1, #0]
    719e:	1b5b      	subs	r3, r3, r5
    71a0:	d41a      	bmi.n	71d8 <_malloc_r+0x90>
    71a2:	2b0b      	cmp	r3, #11
    71a4:	d90f      	bls.n	71c6 <_malloc_r+0x7e>
    71a6:	600b      	str	r3, [r1, #0]
    71a8:	50cd      	str	r5, [r1, r3]
    71aa:	18cc      	adds	r4, r1, r3
    71ac:	4630      	mov	r0, r6
    71ae:	f000 fb8a 	bl	78c6 <__malloc_unlock>
    71b2:	f104 000b 	add.w	r0, r4, #11
    71b6:	1d23      	adds	r3, r4, #4
    71b8:	f020 0007 	bic.w	r0, r0, #7
    71bc:	1ac3      	subs	r3, r0, r3
    71be:	d01b      	beq.n	71f8 <_malloc_r+0xb0>
    71c0:	425a      	negs	r2, r3
    71c2:	50e2      	str	r2, [r4, r3]
    71c4:	bd70      	pop	{r4, r5, r6, pc}
    71c6:	428c      	cmp	r4, r1
    71c8:	bf0d      	iteet	eq
    71ca:	6863      	ldreq	r3, [r4, #4]
    71cc:	684b      	ldrne	r3, [r1, #4]
    71ce:	6063      	strne	r3, [r4, #4]
    71d0:	6013      	streq	r3, [r2, #0]
    71d2:	bf18      	it	ne
    71d4:	460c      	movne	r4, r1
    71d6:	e7e9      	b.n	71ac <_malloc_r+0x64>
    71d8:	460c      	mov	r4, r1
    71da:	6849      	ldr	r1, [r1, #4]
    71dc:	e7ca      	b.n	7174 <_malloc_r+0x2c>
    71de:	1cc4      	adds	r4, r0, #3
    71e0:	f024 0403 	bic.w	r4, r4, #3
    71e4:	42a0      	cmp	r0, r4
    71e6:	d005      	beq.n	71f4 <_malloc_r+0xac>
    71e8:	1a21      	subs	r1, r4, r0
    71ea:	4630      	mov	r0, r6
    71ec:	f000 faf0 	bl	77d0 <_sbrk_r>
    71f0:	3001      	adds	r0, #1
    71f2:	d0cd      	beq.n	7190 <_malloc_r+0x48>
    71f4:	6025      	str	r5, [r4, #0]
    71f6:	e7d9      	b.n	71ac <_malloc_r+0x64>
    71f8:	bd70      	pop	{r4, r5, r6, pc}
    71fa:	bf00      	nop
    71fc:	20000a28 	.word	0x20000a28
    7200:	20000a2c 	.word	0x20000a2c

00007204 <__ssputs_r>:
    7204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7208:	688e      	ldr	r6, [r1, #8]
    720a:	429e      	cmp	r6, r3
    720c:	4682      	mov	sl, r0
    720e:	460c      	mov	r4, r1
    7210:	4691      	mov	r9, r2
    7212:	4698      	mov	r8, r3
    7214:	d835      	bhi.n	7282 <__ssputs_r+0x7e>
    7216:	898a      	ldrh	r2, [r1, #12]
    7218:	f412 6f90 	tst.w	r2, #1152	; 0x480
    721c:	d031      	beq.n	7282 <__ssputs_r+0x7e>
    721e:	6825      	ldr	r5, [r4, #0]
    7220:	6909      	ldr	r1, [r1, #16]
    7222:	1a6f      	subs	r7, r5, r1
    7224:	6965      	ldr	r5, [r4, #20]
    7226:	2302      	movs	r3, #2
    7228:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    722c:	fb95 f5f3 	sdiv	r5, r5, r3
    7230:	f108 0301 	add.w	r3, r8, #1
    7234:	443b      	add	r3, r7
    7236:	429d      	cmp	r5, r3
    7238:	bf38      	it	cc
    723a:	461d      	movcc	r5, r3
    723c:	0553      	lsls	r3, r2, #21
    723e:	d531      	bpl.n	72a4 <__ssputs_r+0xa0>
    7240:	4629      	mov	r1, r5
    7242:	f7ff ff81 	bl	7148 <_malloc_r>
    7246:	4606      	mov	r6, r0
    7248:	b950      	cbnz	r0, 7260 <__ssputs_r+0x5c>
    724a:	230c      	movs	r3, #12
    724c:	f8ca 3000 	str.w	r3, [sl]
    7250:	89a3      	ldrh	r3, [r4, #12]
    7252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7256:	81a3      	strh	r3, [r4, #12]
    7258:	f04f 30ff 	mov.w	r0, #4294967295
    725c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7260:	463a      	mov	r2, r7
    7262:	6921      	ldr	r1, [r4, #16]
    7264:	f7ff ff04 	bl	7070 <memcpy>
    7268:	89a3      	ldrh	r3, [r4, #12]
    726a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    726e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    7272:	81a3      	strh	r3, [r4, #12]
    7274:	6126      	str	r6, [r4, #16]
    7276:	6165      	str	r5, [r4, #20]
    7278:	443e      	add	r6, r7
    727a:	1bed      	subs	r5, r5, r7
    727c:	6026      	str	r6, [r4, #0]
    727e:	60a5      	str	r5, [r4, #8]
    7280:	4646      	mov	r6, r8
    7282:	4546      	cmp	r6, r8
    7284:	bf28      	it	cs
    7286:	4646      	movcs	r6, r8
    7288:	4632      	mov	r2, r6
    728a:	4649      	mov	r1, r9
    728c:	6820      	ldr	r0, [r4, #0]
    728e:	f000 faff 	bl	7890 <memmove>
    7292:	68a3      	ldr	r3, [r4, #8]
    7294:	1b9b      	subs	r3, r3, r6
    7296:	60a3      	str	r3, [r4, #8]
    7298:	6823      	ldr	r3, [r4, #0]
    729a:	441e      	add	r6, r3
    729c:	6026      	str	r6, [r4, #0]
    729e:	2000      	movs	r0, #0
    72a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    72a4:	462a      	mov	r2, r5
    72a6:	f000 fb5d 	bl	7964 <_realloc_r>
    72aa:	4606      	mov	r6, r0
    72ac:	2800      	cmp	r0, #0
    72ae:	d1e1      	bne.n	7274 <__ssputs_r+0x70>
    72b0:	6921      	ldr	r1, [r4, #16]
    72b2:	4650      	mov	r0, sl
    72b4:	f000 fb08 	bl	78c8 <_free_r>
    72b8:	e7c7      	b.n	724a <__ssputs_r+0x46>
	...

000072bc <_svfiprintf_r>:
    72bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    72c0:	b09d      	sub	sp, #116	; 0x74
    72c2:	4680      	mov	r8, r0
    72c4:	9303      	str	r3, [sp, #12]
    72c6:	898b      	ldrh	r3, [r1, #12]
    72c8:	061c      	lsls	r4, r3, #24
    72ca:	460d      	mov	r5, r1
    72cc:	4616      	mov	r6, r2
    72ce:	d50f      	bpl.n	72f0 <_svfiprintf_r+0x34>
    72d0:	690b      	ldr	r3, [r1, #16]
    72d2:	b96b      	cbnz	r3, 72f0 <_svfiprintf_r+0x34>
    72d4:	2140      	movs	r1, #64	; 0x40
    72d6:	f7ff ff37 	bl	7148 <_malloc_r>
    72da:	6028      	str	r0, [r5, #0]
    72dc:	6128      	str	r0, [r5, #16]
    72de:	b928      	cbnz	r0, 72ec <_svfiprintf_r+0x30>
    72e0:	230c      	movs	r3, #12
    72e2:	f8c8 3000 	str.w	r3, [r8]
    72e6:	f04f 30ff 	mov.w	r0, #4294967295
    72ea:	e0c5      	b.n	7478 <_svfiprintf_r+0x1bc>
    72ec:	2340      	movs	r3, #64	; 0x40
    72ee:	616b      	str	r3, [r5, #20]
    72f0:	2300      	movs	r3, #0
    72f2:	9309      	str	r3, [sp, #36]	; 0x24
    72f4:	2320      	movs	r3, #32
    72f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    72fa:	2330      	movs	r3, #48	; 0x30
    72fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    7300:	f04f 0b01 	mov.w	fp, #1
    7304:	4637      	mov	r7, r6
    7306:	463c      	mov	r4, r7
    7308:	f814 3b01 	ldrb.w	r3, [r4], #1
    730c:	2b00      	cmp	r3, #0
    730e:	d13c      	bne.n	738a <_svfiprintf_r+0xce>
    7310:	ebb7 0a06 	subs.w	sl, r7, r6
    7314:	d00b      	beq.n	732e <_svfiprintf_r+0x72>
    7316:	4653      	mov	r3, sl
    7318:	4632      	mov	r2, r6
    731a:	4629      	mov	r1, r5
    731c:	4640      	mov	r0, r8
    731e:	f7ff ff71 	bl	7204 <__ssputs_r>
    7322:	3001      	adds	r0, #1
    7324:	f000 80a3 	beq.w	746e <_svfiprintf_r+0x1b2>
    7328:	9b09      	ldr	r3, [sp, #36]	; 0x24
    732a:	4453      	add	r3, sl
    732c:	9309      	str	r3, [sp, #36]	; 0x24
    732e:	783b      	ldrb	r3, [r7, #0]
    7330:	2b00      	cmp	r3, #0
    7332:	f000 809c 	beq.w	746e <_svfiprintf_r+0x1b2>
    7336:	2300      	movs	r3, #0
    7338:	f04f 32ff 	mov.w	r2, #4294967295
    733c:	9304      	str	r3, [sp, #16]
    733e:	9307      	str	r3, [sp, #28]
    7340:	9205      	str	r2, [sp, #20]
    7342:	9306      	str	r3, [sp, #24]
    7344:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    7348:	931a      	str	r3, [sp, #104]	; 0x68
    734a:	2205      	movs	r2, #5
    734c:	7821      	ldrb	r1, [r4, #0]
    734e:	4850      	ldr	r0, [pc, #320]	; (7490 <_svfiprintf_r+0x1d4>)
    7350:	f000 fa4e 	bl	77f0 <memchr>
    7354:	1c67      	adds	r7, r4, #1
    7356:	9b04      	ldr	r3, [sp, #16]
    7358:	b9d8      	cbnz	r0, 7392 <_svfiprintf_r+0xd6>
    735a:	06d9      	lsls	r1, r3, #27
    735c:	bf44      	itt	mi
    735e:	2220      	movmi	r2, #32
    7360:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    7364:	071a      	lsls	r2, r3, #28
    7366:	bf44      	itt	mi
    7368:	222b      	movmi	r2, #43	; 0x2b
    736a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    736e:	7822      	ldrb	r2, [r4, #0]
    7370:	2a2a      	cmp	r2, #42	; 0x2a
    7372:	d016      	beq.n	73a2 <_svfiprintf_r+0xe6>
    7374:	9a07      	ldr	r2, [sp, #28]
    7376:	2100      	movs	r1, #0
    7378:	200a      	movs	r0, #10
    737a:	4627      	mov	r7, r4
    737c:	3401      	adds	r4, #1
    737e:	783b      	ldrb	r3, [r7, #0]
    7380:	3b30      	subs	r3, #48	; 0x30
    7382:	2b09      	cmp	r3, #9
    7384:	d951      	bls.n	742a <_svfiprintf_r+0x16e>
    7386:	b1c9      	cbz	r1, 73bc <_svfiprintf_r+0x100>
    7388:	e011      	b.n	73ae <_svfiprintf_r+0xf2>
    738a:	2b25      	cmp	r3, #37	; 0x25
    738c:	d0c0      	beq.n	7310 <_svfiprintf_r+0x54>
    738e:	4627      	mov	r7, r4
    7390:	e7b9      	b.n	7306 <_svfiprintf_r+0x4a>
    7392:	4a3f      	ldr	r2, [pc, #252]	; (7490 <_svfiprintf_r+0x1d4>)
    7394:	1a80      	subs	r0, r0, r2
    7396:	fa0b f000 	lsl.w	r0, fp, r0
    739a:	4318      	orrs	r0, r3
    739c:	9004      	str	r0, [sp, #16]
    739e:	463c      	mov	r4, r7
    73a0:	e7d3      	b.n	734a <_svfiprintf_r+0x8e>
    73a2:	9a03      	ldr	r2, [sp, #12]
    73a4:	1d11      	adds	r1, r2, #4
    73a6:	6812      	ldr	r2, [r2, #0]
    73a8:	9103      	str	r1, [sp, #12]
    73aa:	2a00      	cmp	r2, #0
    73ac:	db01      	blt.n	73b2 <_svfiprintf_r+0xf6>
    73ae:	9207      	str	r2, [sp, #28]
    73b0:	e004      	b.n	73bc <_svfiprintf_r+0x100>
    73b2:	4252      	negs	r2, r2
    73b4:	f043 0302 	orr.w	r3, r3, #2
    73b8:	9207      	str	r2, [sp, #28]
    73ba:	9304      	str	r3, [sp, #16]
    73bc:	783b      	ldrb	r3, [r7, #0]
    73be:	2b2e      	cmp	r3, #46	; 0x2e
    73c0:	d10e      	bne.n	73e0 <_svfiprintf_r+0x124>
    73c2:	787b      	ldrb	r3, [r7, #1]
    73c4:	2b2a      	cmp	r3, #42	; 0x2a
    73c6:	f107 0101 	add.w	r1, r7, #1
    73ca:	d132      	bne.n	7432 <_svfiprintf_r+0x176>
    73cc:	9b03      	ldr	r3, [sp, #12]
    73ce:	1d1a      	adds	r2, r3, #4
    73d0:	681b      	ldr	r3, [r3, #0]
    73d2:	9203      	str	r2, [sp, #12]
    73d4:	2b00      	cmp	r3, #0
    73d6:	bfb8      	it	lt
    73d8:	f04f 33ff 	movlt.w	r3, #4294967295
    73dc:	3702      	adds	r7, #2
    73de:	9305      	str	r3, [sp, #20]
    73e0:	4c2c      	ldr	r4, [pc, #176]	; (7494 <_svfiprintf_r+0x1d8>)
    73e2:	7839      	ldrb	r1, [r7, #0]
    73e4:	2203      	movs	r2, #3
    73e6:	4620      	mov	r0, r4
    73e8:	f000 fa02 	bl	77f0 <memchr>
    73ec:	b138      	cbz	r0, 73fe <_svfiprintf_r+0x142>
    73ee:	2340      	movs	r3, #64	; 0x40
    73f0:	1b00      	subs	r0, r0, r4
    73f2:	fa03 f000 	lsl.w	r0, r3, r0
    73f6:	9b04      	ldr	r3, [sp, #16]
    73f8:	4303      	orrs	r3, r0
    73fa:	9304      	str	r3, [sp, #16]
    73fc:	3701      	adds	r7, #1
    73fe:	7839      	ldrb	r1, [r7, #0]
    7400:	4825      	ldr	r0, [pc, #148]	; (7498 <_svfiprintf_r+0x1dc>)
    7402:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    7406:	2206      	movs	r2, #6
    7408:	1c7e      	adds	r6, r7, #1
    740a:	f000 f9f1 	bl	77f0 <memchr>
    740e:	2800      	cmp	r0, #0
    7410:	d035      	beq.n	747e <_svfiprintf_r+0x1c2>
    7412:	4b22      	ldr	r3, [pc, #136]	; (749c <_svfiprintf_r+0x1e0>)
    7414:	b9fb      	cbnz	r3, 7456 <_svfiprintf_r+0x19a>
    7416:	9b03      	ldr	r3, [sp, #12]
    7418:	3307      	adds	r3, #7
    741a:	f023 0307 	bic.w	r3, r3, #7
    741e:	3308      	adds	r3, #8
    7420:	9303      	str	r3, [sp, #12]
    7422:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7424:	444b      	add	r3, r9
    7426:	9309      	str	r3, [sp, #36]	; 0x24
    7428:	e76c      	b.n	7304 <_svfiprintf_r+0x48>
    742a:	fb00 3202 	mla	r2, r0, r2, r3
    742e:	2101      	movs	r1, #1
    7430:	e7a3      	b.n	737a <_svfiprintf_r+0xbe>
    7432:	2300      	movs	r3, #0
    7434:	9305      	str	r3, [sp, #20]
    7436:	4618      	mov	r0, r3
    7438:	240a      	movs	r4, #10
    743a:	460f      	mov	r7, r1
    743c:	3101      	adds	r1, #1
    743e:	783a      	ldrb	r2, [r7, #0]
    7440:	3a30      	subs	r2, #48	; 0x30
    7442:	2a09      	cmp	r2, #9
    7444:	d903      	bls.n	744e <_svfiprintf_r+0x192>
    7446:	2b00      	cmp	r3, #0
    7448:	d0ca      	beq.n	73e0 <_svfiprintf_r+0x124>
    744a:	9005      	str	r0, [sp, #20]
    744c:	e7c8      	b.n	73e0 <_svfiprintf_r+0x124>
    744e:	fb04 2000 	mla	r0, r4, r0, r2
    7452:	2301      	movs	r3, #1
    7454:	e7f1      	b.n	743a <_svfiprintf_r+0x17e>
    7456:	ab03      	add	r3, sp, #12
    7458:	9300      	str	r3, [sp, #0]
    745a:	462a      	mov	r2, r5
    745c:	4b10      	ldr	r3, [pc, #64]	; (74a0 <_svfiprintf_r+0x1e4>)
    745e:	a904      	add	r1, sp, #16
    7460:	4640      	mov	r0, r8
    7462:	f3af 8000 	nop.w
    7466:	f1b0 3fff 	cmp.w	r0, #4294967295
    746a:	4681      	mov	r9, r0
    746c:	d1d9      	bne.n	7422 <_svfiprintf_r+0x166>
    746e:	89ab      	ldrh	r3, [r5, #12]
    7470:	065b      	lsls	r3, r3, #25
    7472:	f53f af38 	bmi.w	72e6 <_svfiprintf_r+0x2a>
    7476:	9809      	ldr	r0, [sp, #36]	; 0x24
    7478:	b01d      	add	sp, #116	; 0x74
    747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    747e:	ab03      	add	r3, sp, #12
    7480:	9300      	str	r3, [sp, #0]
    7482:	462a      	mov	r2, r5
    7484:	4b06      	ldr	r3, [pc, #24]	; (74a0 <_svfiprintf_r+0x1e4>)
    7486:	a904      	add	r1, sp, #16
    7488:	4640      	mov	r0, r8
    748a:	f000 f881 	bl	7590 <_printf_i>
    748e:	e7ea      	b.n	7466 <_svfiprintf_r+0x1aa>
    7490:	00008044 	.word	0x00008044
    7494:	0000804a 	.word	0x0000804a
    7498:	0000804e 	.word	0x0000804e
    749c:	00000000 	.word	0x00000000
    74a0:	00007205 	.word	0x00007205

000074a4 <_printf_common>:
    74a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    74a8:	4691      	mov	r9, r2
    74aa:	461f      	mov	r7, r3
    74ac:	688a      	ldr	r2, [r1, #8]
    74ae:	690b      	ldr	r3, [r1, #16]
    74b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
    74b4:	4293      	cmp	r3, r2
    74b6:	bfb8      	it	lt
    74b8:	4613      	movlt	r3, r2
    74ba:	f8c9 3000 	str.w	r3, [r9]
    74be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    74c2:	4606      	mov	r6, r0
    74c4:	460c      	mov	r4, r1
    74c6:	b112      	cbz	r2, 74ce <_printf_common+0x2a>
    74c8:	3301      	adds	r3, #1
    74ca:	f8c9 3000 	str.w	r3, [r9]
    74ce:	6823      	ldr	r3, [r4, #0]
    74d0:	0699      	lsls	r1, r3, #26
    74d2:	bf42      	ittt	mi
    74d4:	f8d9 3000 	ldrmi.w	r3, [r9]
    74d8:	3302      	addmi	r3, #2
    74da:	f8c9 3000 	strmi.w	r3, [r9]
    74de:	6825      	ldr	r5, [r4, #0]
    74e0:	f015 0506 	ands.w	r5, r5, #6
    74e4:	d107      	bne.n	74f6 <_printf_common+0x52>
    74e6:	f104 0a19 	add.w	sl, r4, #25
    74ea:	68e3      	ldr	r3, [r4, #12]
    74ec:	f8d9 2000 	ldr.w	r2, [r9]
    74f0:	1a9b      	subs	r3, r3, r2
    74f2:	429d      	cmp	r5, r3
    74f4:	db29      	blt.n	754a <_printf_common+0xa6>
    74f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    74fa:	6822      	ldr	r2, [r4, #0]
    74fc:	3300      	adds	r3, #0
    74fe:	bf18      	it	ne
    7500:	2301      	movne	r3, #1
    7502:	0692      	lsls	r2, r2, #26
    7504:	d42e      	bmi.n	7564 <_printf_common+0xc0>
    7506:	f104 0243 	add.w	r2, r4, #67	; 0x43
    750a:	4639      	mov	r1, r7
    750c:	4630      	mov	r0, r6
    750e:	47c0      	blx	r8
    7510:	3001      	adds	r0, #1
    7512:	d021      	beq.n	7558 <_printf_common+0xb4>
    7514:	6823      	ldr	r3, [r4, #0]
    7516:	68e5      	ldr	r5, [r4, #12]
    7518:	f8d9 2000 	ldr.w	r2, [r9]
    751c:	f003 0306 	and.w	r3, r3, #6
    7520:	2b04      	cmp	r3, #4
    7522:	bf08      	it	eq
    7524:	1aad      	subeq	r5, r5, r2
    7526:	68a3      	ldr	r3, [r4, #8]
    7528:	6922      	ldr	r2, [r4, #16]
    752a:	bf0c      	ite	eq
    752c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    7530:	2500      	movne	r5, #0
    7532:	4293      	cmp	r3, r2
    7534:	bfc4      	itt	gt
    7536:	1a9b      	subgt	r3, r3, r2
    7538:	18ed      	addgt	r5, r5, r3
    753a:	f04f 0900 	mov.w	r9, #0
    753e:	341a      	adds	r4, #26
    7540:	454d      	cmp	r5, r9
    7542:	d11b      	bne.n	757c <_printf_common+0xd8>
    7544:	2000      	movs	r0, #0
    7546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    754a:	2301      	movs	r3, #1
    754c:	4652      	mov	r2, sl
    754e:	4639      	mov	r1, r7
    7550:	4630      	mov	r0, r6
    7552:	47c0      	blx	r8
    7554:	3001      	adds	r0, #1
    7556:	d103      	bne.n	7560 <_printf_common+0xbc>
    7558:	f04f 30ff 	mov.w	r0, #4294967295
    755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7560:	3501      	adds	r5, #1
    7562:	e7c2      	b.n	74ea <_printf_common+0x46>
    7564:	18e1      	adds	r1, r4, r3
    7566:	1c5a      	adds	r2, r3, #1
    7568:	2030      	movs	r0, #48	; 0x30
    756a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    756e:	4422      	add	r2, r4
    7570:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    7574:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    7578:	3302      	adds	r3, #2
    757a:	e7c4      	b.n	7506 <_printf_common+0x62>
    757c:	2301      	movs	r3, #1
    757e:	4622      	mov	r2, r4
    7580:	4639      	mov	r1, r7
    7582:	4630      	mov	r0, r6
    7584:	47c0      	blx	r8
    7586:	3001      	adds	r0, #1
    7588:	d0e6      	beq.n	7558 <_printf_common+0xb4>
    758a:	f109 0901 	add.w	r9, r9, #1
    758e:	e7d7      	b.n	7540 <_printf_common+0x9c>

00007590 <_printf_i>:
    7590:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7594:	4617      	mov	r7, r2
    7596:	7e0a      	ldrb	r2, [r1, #24]
    7598:	b085      	sub	sp, #20
    759a:	2a6e      	cmp	r2, #110	; 0x6e
    759c:	4698      	mov	r8, r3
    759e:	4606      	mov	r6, r0
    75a0:	460c      	mov	r4, r1
    75a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    75a4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    75a8:	f000 80bc 	beq.w	7724 <_printf_i+0x194>
    75ac:	d81a      	bhi.n	75e4 <_printf_i+0x54>
    75ae:	2a63      	cmp	r2, #99	; 0x63
    75b0:	d02e      	beq.n	7610 <_printf_i+0x80>
    75b2:	d80a      	bhi.n	75ca <_printf_i+0x3a>
    75b4:	2a00      	cmp	r2, #0
    75b6:	f000 80c8 	beq.w	774a <_printf_i+0x1ba>
    75ba:	2a58      	cmp	r2, #88	; 0x58
    75bc:	f000 808a 	beq.w	76d4 <_printf_i+0x144>
    75c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
    75c4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    75c8:	e02a      	b.n	7620 <_printf_i+0x90>
    75ca:	2a64      	cmp	r2, #100	; 0x64
    75cc:	d001      	beq.n	75d2 <_printf_i+0x42>
    75ce:	2a69      	cmp	r2, #105	; 0x69
    75d0:	d1f6      	bne.n	75c0 <_printf_i+0x30>
    75d2:	6821      	ldr	r1, [r4, #0]
    75d4:	681a      	ldr	r2, [r3, #0]
    75d6:	f011 0f80 	tst.w	r1, #128	; 0x80
    75da:	d023      	beq.n	7624 <_printf_i+0x94>
    75dc:	1d11      	adds	r1, r2, #4
    75de:	6019      	str	r1, [r3, #0]
    75e0:	6813      	ldr	r3, [r2, #0]
    75e2:	e027      	b.n	7634 <_printf_i+0xa4>
    75e4:	2a73      	cmp	r2, #115	; 0x73
    75e6:	f000 80b4 	beq.w	7752 <_printf_i+0x1c2>
    75ea:	d808      	bhi.n	75fe <_printf_i+0x6e>
    75ec:	2a6f      	cmp	r2, #111	; 0x6f
    75ee:	d02a      	beq.n	7646 <_printf_i+0xb6>
    75f0:	2a70      	cmp	r2, #112	; 0x70
    75f2:	d1e5      	bne.n	75c0 <_printf_i+0x30>
    75f4:	680a      	ldr	r2, [r1, #0]
    75f6:	f042 0220 	orr.w	r2, r2, #32
    75fa:	600a      	str	r2, [r1, #0]
    75fc:	e003      	b.n	7606 <_printf_i+0x76>
    75fe:	2a75      	cmp	r2, #117	; 0x75
    7600:	d021      	beq.n	7646 <_printf_i+0xb6>
    7602:	2a78      	cmp	r2, #120	; 0x78
    7604:	d1dc      	bne.n	75c0 <_printf_i+0x30>
    7606:	2278      	movs	r2, #120	; 0x78
    7608:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    760c:	496e      	ldr	r1, [pc, #440]	; (77c8 <_printf_i+0x238>)
    760e:	e064      	b.n	76da <_printf_i+0x14a>
    7610:	681a      	ldr	r2, [r3, #0]
    7612:	f101 0542 	add.w	r5, r1, #66	; 0x42
    7616:	1d11      	adds	r1, r2, #4
    7618:	6019      	str	r1, [r3, #0]
    761a:	6813      	ldr	r3, [r2, #0]
    761c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    7620:	2301      	movs	r3, #1
    7622:	e0a3      	b.n	776c <_printf_i+0x1dc>
    7624:	f011 0f40 	tst.w	r1, #64	; 0x40
    7628:	f102 0104 	add.w	r1, r2, #4
    762c:	6019      	str	r1, [r3, #0]
    762e:	d0d7      	beq.n	75e0 <_printf_i+0x50>
    7630:	f9b2 3000 	ldrsh.w	r3, [r2]
    7634:	2b00      	cmp	r3, #0
    7636:	da03      	bge.n	7640 <_printf_i+0xb0>
    7638:	222d      	movs	r2, #45	; 0x2d
    763a:	425b      	negs	r3, r3
    763c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    7640:	4962      	ldr	r1, [pc, #392]	; (77cc <_printf_i+0x23c>)
    7642:	220a      	movs	r2, #10
    7644:	e017      	b.n	7676 <_printf_i+0xe6>
    7646:	6820      	ldr	r0, [r4, #0]
    7648:	6819      	ldr	r1, [r3, #0]
    764a:	f010 0f80 	tst.w	r0, #128	; 0x80
    764e:	d003      	beq.n	7658 <_printf_i+0xc8>
    7650:	1d08      	adds	r0, r1, #4
    7652:	6018      	str	r0, [r3, #0]
    7654:	680b      	ldr	r3, [r1, #0]
    7656:	e006      	b.n	7666 <_printf_i+0xd6>
    7658:	f010 0f40 	tst.w	r0, #64	; 0x40
    765c:	f101 0004 	add.w	r0, r1, #4
    7660:	6018      	str	r0, [r3, #0]
    7662:	d0f7      	beq.n	7654 <_printf_i+0xc4>
    7664:	880b      	ldrh	r3, [r1, #0]
    7666:	4959      	ldr	r1, [pc, #356]	; (77cc <_printf_i+0x23c>)
    7668:	2a6f      	cmp	r2, #111	; 0x6f
    766a:	bf14      	ite	ne
    766c:	220a      	movne	r2, #10
    766e:	2208      	moveq	r2, #8
    7670:	2000      	movs	r0, #0
    7672:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    7676:	6865      	ldr	r5, [r4, #4]
    7678:	60a5      	str	r5, [r4, #8]
    767a:	2d00      	cmp	r5, #0
    767c:	f2c0 809c 	blt.w	77b8 <_printf_i+0x228>
    7680:	6820      	ldr	r0, [r4, #0]
    7682:	f020 0004 	bic.w	r0, r0, #4
    7686:	6020      	str	r0, [r4, #0]
    7688:	2b00      	cmp	r3, #0
    768a:	d13f      	bne.n	770c <_printf_i+0x17c>
    768c:	2d00      	cmp	r5, #0
    768e:	f040 8095 	bne.w	77bc <_printf_i+0x22c>
    7692:	4675      	mov	r5, lr
    7694:	2a08      	cmp	r2, #8
    7696:	d10b      	bne.n	76b0 <_printf_i+0x120>
    7698:	6823      	ldr	r3, [r4, #0]
    769a:	07da      	lsls	r2, r3, #31
    769c:	d508      	bpl.n	76b0 <_printf_i+0x120>
    769e:	6923      	ldr	r3, [r4, #16]
    76a0:	6862      	ldr	r2, [r4, #4]
    76a2:	429a      	cmp	r2, r3
    76a4:	bfde      	ittt	le
    76a6:	2330      	movle	r3, #48	; 0x30
    76a8:	f805 3c01 	strble.w	r3, [r5, #-1]
    76ac:	f105 35ff 	addle.w	r5, r5, #4294967295
    76b0:	ebae 0305 	sub.w	r3, lr, r5
    76b4:	6123      	str	r3, [r4, #16]
    76b6:	f8cd 8000 	str.w	r8, [sp]
    76ba:	463b      	mov	r3, r7
    76bc:	aa03      	add	r2, sp, #12
    76be:	4621      	mov	r1, r4
    76c0:	4630      	mov	r0, r6
    76c2:	f7ff feef 	bl	74a4 <_printf_common>
    76c6:	3001      	adds	r0, #1
    76c8:	d155      	bne.n	7776 <_printf_i+0x1e6>
    76ca:	f04f 30ff 	mov.w	r0, #4294967295
    76ce:	b005      	add	sp, #20
    76d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    76d4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    76d8:	493c      	ldr	r1, [pc, #240]	; (77cc <_printf_i+0x23c>)
    76da:	6822      	ldr	r2, [r4, #0]
    76dc:	6818      	ldr	r0, [r3, #0]
    76de:	f012 0f80 	tst.w	r2, #128	; 0x80
    76e2:	f100 0504 	add.w	r5, r0, #4
    76e6:	601d      	str	r5, [r3, #0]
    76e8:	d001      	beq.n	76ee <_printf_i+0x15e>
    76ea:	6803      	ldr	r3, [r0, #0]
    76ec:	e002      	b.n	76f4 <_printf_i+0x164>
    76ee:	0655      	lsls	r5, r2, #25
    76f0:	d5fb      	bpl.n	76ea <_printf_i+0x15a>
    76f2:	8803      	ldrh	r3, [r0, #0]
    76f4:	07d0      	lsls	r0, r2, #31
    76f6:	bf44      	itt	mi
    76f8:	f042 0220 	orrmi.w	r2, r2, #32
    76fc:	6022      	strmi	r2, [r4, #0]
    76fe:	b91b      	cbnz	r3, 7708 <_printf_i+0x178>
    7700:	6822      	ldr	r2, [r4, #0]
    7702:	f022 0220 	bic.w	r2, r2, #32
    7706:	6022      	str	r2, [r4, #0]
    7708:	2210      	movs	r2, #16
    770a:	e7b1      	b.n	7670 <_printf_i+0xe0>
    770c:	4675      	mov	r5, lr
    770e:	fbb3 f0f2 	udiv	r0, r3, r2
    7712:	fb02 3310 	mls	r3, r2, r0, r3
    7716:	5ccb      	ldrb	r3, [r1, r3]
    7718:	f805 3d01 	strb.w	r3, [r5, #-1]!
    771c:	4603      	mov	r3, r0
    771e:	2800      	cmp	r0, #0
    7720:	d1f5      	bne.n	770e <_printf_i+0x17e>
    7722:	e7b7      	b.n	7694 <_printf_i+0x104>
    7724:	6808      	ldr	r0, [r1, #0]
    7726:	681a      	ldr	r2, [r3, #0]
    7728:	6949      	ldr	r1, [r1, #20]
    772a:	f010 0f80 	tst.w	r0, #128	; 0x80
    772e:	d004      	beq.n	773a <_printf_i+0x1aa>
    7730:	1d10      	adds	r0, r2, #4
    7732:	6018      	str	r0, [r3, #0]
    7734:	6813      	ldr	r3, [r2, #0]
    7736:	6019      	str	r1, [r3, #0]
    7738:	e007      	b.n	774a <_printf_i+0x1ba>
    773a:	f010 0f40 	tst.w	r0, #64	; 0x40
    773e:	f102 0004 	add.w	r0, r2, #4
    7742:	6018      	str	r0, [r3, #0]
    7744:	6813      	ldr	r3, [r2, #0]
    7746:	d0f6      	beq.n	7736 <_printf_i+0x1a6>
    7748:	8019      	strh	r1, [r3, #0]
    774a:	2300      	movs	r3, #0
    774c:	6123      	str	r3, [r4, #16]
    774e:	4675      	mov	r5, lr
    7750:	e7b1      	b.n	76b6 <_printf_i+0x126>
    7752:	681a      	ldr	r2, [r3, #0]
    7754:	1d11      	adds	r1, r2, #4
    7756:	6019      	str	r1, [r3, #0]
    7758:	6815      	ldr	r5, [r2, #0]
    775a:	6862      	ldr	r2, [r4, #4]
    775c:	2100      	movs	r1, #0
    775e:	4628      	mov	r0, r5
    7760:	f000 f846 	bl	77f0 <memchr>
    7764:	b108      	cbz	r0, 776a <_printf_i+0x1da>
    7766:	1b40      	subs	r0, r0, r5
    7768:	6060      	str	r0, [r4, #4]
    776a:	6863      	ldr	r3, [r4, #4]
    776c:	6123      	str	r3, [r4, #16]
    776e:	2300      	movs	r3, #0
    7770:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    7774:	e79f      	b.n	76b6 <_printf_i+0x126>
    7776:	6923      	ldr	r3, [r4, #16]
    7778:	462a      	mov	r2, r5
    777a:	4639      	mov	r1, r7
    777c:	4630      	mov	r0, r6
    777e:	47c0      	blx	r8
    7780:	3001      	adds	r0, #1
    7782:	d0a2      	beq.n	76ca <_printf_i+0x13a>
    7784:	6823      	ldr	r3, [r4, #0]
    7786:	079b      	lsls	r3, r3, #30
    7788:	d507      	bpl.n	779a <_printf_i+0x20a>
    778a:	2500      	movs	r5, #0
    778c:	f104 0919 	add.w	r9, r4, #25
    7790:	68e3      	ldr	r3, [r4, #12]
    7792:	9a03      	ldr	r2, [sp, #12]
    7794:	1a9b      	subs	r3, r3, r2
    7796:	429d      	cmp	r5, r3
    7798:	db05      	blt.n	77a6 <_printf_i+0x216>
    779a:	68e0      	ldr	r0, [r4, #12]
    779c:	9b03      	ldr	r3, [sp, #12]
    779e:	4298      	cmp	r0, r3
    77a0:	bfb8      	it	lt
    77a2:	4618      	movlt	r0, r3
    77a4:	e793      	b.n	76ce <_printf_i+0x13e>
    77a6:	2301      	movs	r3, #1
    77a8:	464a      	mov	r2, r9
    77aa:	4639      	mov	r1, r7
    77ac:	4630      	mov	r0, r6
    77ae:	47c0      	blx	r8
    77b0:	3001      	adds	r0, #1
    77b2:	d08a      	beq.n	76ca <_printf_i+0x13a>
    77b4:	3501      	adds	r5, #1
    77b6:	e7eb      	b.n	7790 <_printf_i+0x200>
    77b8:	2b00      	cmp	r3, #0
    77ba:	d1a7      	bne.n	770c <_printf_i+0x17c>
    77bc:	780b      	ldrb	r3, [r1, #0]
    77be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    77c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
    77c6:	e765      	b.n	7694 <_printf_i+0x104>
    77c8:	00008066 	.word	0x00008066
    77cc:	00008055 	.word	0x00008055

000077d0 <_sbrk_r>:
    77d0:	b538      	push	{r3, r4, r5, lr}
    77d2:	4c06      	ldr	r4, [pc, #24]	; (77ec <_sbrk_r+0x1c>)
    77d4:	2300      	movs	r3, #0
    77d6:	4605      	mov	r5, r0
    77d8:	4608      	mov	r0, r1
    77da:	6023      	str	r3, [r4, #0]
    77dc:	f7fa ff52 	bl	2684 <_sbrk>
    77e0:	1c43      	adds	r3, r0, #1
    77e2:	d102      	bne.n	77ea <_sbrk_r+0x1a>
    77e4:	6823      	ldr	r3, [r4, #0]
    77e6:	b103      	cbz	r3, 77ea <_sbrk_r+0x1a>
    77e8:	602b      	str	r3, [r5, #0]
    77ea:	bd38      	pop	{r3, r4, r5, pc}
    77ec:	20000c24 	.word	0x20000c24

000077f0 <memchr>:
    77f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    77f4:	2a10      	cmp	r2, #16
    77f6:	db2b      	blt.n	7850 <memchr+0x60>
    77f8:	f010 0f07 	tst.w	r0, #7
    77fc:	d008      	beq.n	7810 <memchr+0x20>
    77fe:	f810 3b01 	ldrb.w	r3, [r0], #1
    7802:	3a01      	subs	r2, #1
    7804:	428b      	cmp	r3, r1
    7806:	d02d      	beq.n	7864 <memchr+0x74>
    7808:	f010 0f07 	tst.w	r0, #7
    780c:	b342      	cbz	r2, 7860 <memchr+0x70>
    780e:	d1f6      	bne.n	77fe <memchr+0xe>
    7810:	b4f0      	push	{r4, r5, r6, r7}
    7812:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    7816:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    781a:	f022 0407 	bic.w	r4, r2, #7
    781e:	f07f 0700 	mvns.w	r7, #0
    7822:	2300      	movs	r3, #0
    7824:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    7828:	3c08      	subs	r4, #8
    782a:	ea85 0501 	eor.w	r5, r5, r1
    782e:	ea86 0601 	eor.w	r6, r6, r1
    7832:	fa85 f547 	uadd8	r5, r5, r7
    7836:	faa3 f587 	sel	r5, r3, r7
    783a:	fa86 f647 	uadd8	r6, r6, r7
    783e:	faa5 f687 	sel	r6, r5, r7
    7842:	b98e      	cbnz	r6, 7868 <memchr+0x78>
    7844:	d1ee      	bne.n	7824 <memchr+0x34>
    7846:	bcf0      	pop	{r4, r5, r6, r7}
    7848:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    784c:	f002 0207 	and.w	r2, r2, #7
    7850:	b132      	cbz	r2, 7860 <memchr+0x70>
    7852:	f810 3b01 	ldrb.w	r3, [r0], #1
    7856:	3a01      	subs	r2, #1
    7858:	ea83 0301 	eor.w	r3, r3, r1
    785c:	b113      	cbz	r3, 7864 <memchr+0x74>
    785e:	d1f8      	bne.n	7852 <memchr+0x62>
    7860:	2000      	movs	r0, #0
    7862:	4770      	bx	lr
    7864:	3801      	subs	r0, #1
    7866:	4770      	bx	lr
    7868:	2d00      	cmp	r5, #0
    786a:	bf06      	itte	eq
    786c:	4635      	moveq	r5, r6
    786e:	3803      	subeq	r0, #3
    7870:	3807      	subne	r0, #7
    7872:	f015 0f01 	tst.w	r5, #1
    7876:	d107      	bne.n	7888 <memchr+0x98>
    7878:	3001      	adds	r0, #1
    787a:	f415 7f80 	tst.w	r5, #256	; 0x100
    787e:	bf02      	ittt	eq
    7880:	3001      	addeq	r0, #1
    7882:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    7886:	3001      	addeq	r0, #1
    7888:	bcf0      	pop	{r4, r5, r6, r7}
    788a:	3801      	subs	r0, #1
    788c:	4770      	bx	lr
    788e:	bf00      	nop

00007890 <memmove>:
    7890:	4288      	cmp	r0, r1
    7892:	b510      	push	{r4, lr}
    7894:	eb01 0302 	add.w	r3, r1, r2
    7898:	d803      	bhi.n	78a2 <memmove+0x12>
    789a:	1e42      	subs	r2, r0, #1
    789c:	4299      	cmp	r1, r3
    789e:	d10c      	bne.n	78ba <memmove+0x2a>
    78a0:	bd10      	pop	{r4, pc}
    78a2:	4298      	cmp	r0, r3
    78a4:	d2f9      	bcs.n	789a <memmove+0xa>
    78a6:	1881      	adds	r1, r0, r2
    78a8:	1ad2      	subs	r2, r2, r3
    78aa:	42d3      	cmn	r3, r2
    78ac:	d100      	bne.n	78b0 <memmove+0x20>
    78ae:	bd10      	pop	{r4, pc}
    78b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    78b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
    78b8:	e7f7      	b.n	78aa <memmove+0x1a>
    78ba:	f811 4b01 	ldrb.w	r4, [r1], #1
    78be:	f802 4f01 	strb.w	r4, [r2, #1]!
    78c2:	e7eb      	b.n	789c <memmove+0xc>

000078c4 <__malloc_lock>:
    78c4:	4770      	bx	lr

000078c6 <__malloc_unlock>:
    78c6:	4770      	bx	lr

000078c8 <_free_r>:
    78c8:	b538      	push	{r3, r4, r5, lr}
    78ca:	4605      	mov	r5, r0
    78cc:	2900      	cmp	r1, #0
    78ce:	d045      	beq.n	795c <_free_r+0x94>
    78d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
    78d4:	1f0c      	subs	r4, r1, #4
    78d6:	2b00      	cmp	r3, #0
    78d8:	bfb8      	it	lt
    78da:	18e4      	addlt	r4, r4, r3
    78dc:	f7ff fff2 	bl	78c4 <__malloc_lock>
    78e0:	4a1f      	ldr	r2, [pc, #124]	; (7960 <_free_r+0x98>)
    78e2:	6813      	ldr	r3, [r2, #0]
    78e4:	4610      	mov	r0, r2
    78e6:	b933      	cbnz	r3, 78f6 <_free_r+0x2e>
    78e8:	6063      	str	r3, [r4, #4]
    78ea:	6014      	str	r4, [r2, #0]
    78ec:	4628      	mov	r0, r5
    78ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    78f2:	f7ff bfe8 	b.w	78c6 <__malloc_unlock>
    78f6:	42a3      	cmp	r3, r4
    78f8:	d90c      	bls.n	7914 <_free_r+0x4c>
    78fa:	6821      	ldr	r1, [r4, #0]
    78fc:	1862      	adds	r2, r4, r1
    78fe:	4293      	cmp	r3, r2
    7900:	bf04      	itt	eq
    7902:	681a      	ldreq	r2, [r3, #0]
    7904:	685b      	ldreq	r3, [r3, #4]
    7906:	6063      	str	r3, [r4, #4]
    7908:	bf04      	itt	eq
    790a:	1852      	addeq	r2, r2, r1
    790c:	6022      	streq	r2, [r4, #0]
    790e:	6004      	str	r4, [r0, #0]
    7910:	e7ec      	b.n	78ec <_free_r+0x24>
    7912:	4613      	mov	r3, r2
    7914:	685a      	ldr	r2, [r3, #4]
    7916:	b10a      	cbz	r2, 791c <_free_r+0x54>
    7918:	42a2      	cmp	r2, r4
    791a:	d9fa      	bls.n	7912 <_free_r+0x4a>
    791c:	6819      	ldr	r1, [r3, #0]
    791e:	1858      	adds	r0, r3, r1
    7920:	42a0      	cmp	r0, r4
    7922:	d10b      	bne.n	793c <_free_r+0x74>
    7924:	6820      	ldr	r0, [r4, #0]
    7926:	4401      	add	r1, r0
    7928:	1858      	adds	r0, r3, r1
    792a:	4282      	cmp	r2, r0
    792c:	6019      	str	r1, [r3, #0]
    792e:	d1dd      	bne.n	78ec <_free_r+0x24>
    7930:	6810      	ldr	r0, [r2, #0]
    7932:	6852      	ldr	r2, [r2, #4]
    7934:	605a      	str	r2, [r3, #4]
    7936:	4401      	add	r1, r0
    7938:	6019      	str	r1, [r3, #0]
    793a:	e7d7      	b.n	78ec <_free_r+0x24>
    793c:	d902      	bls.n	7944 <_free_r+0x7c>
    793e:	230c      	movs	r3, #12
    7940:	602b      	str	r3, [r5, #0]
    7942:	e7d3      	b.n	78ec <_free_r+0x24>
    7944:	6820      	ldr	r0, [r4, #0]
    7946:	1821      	adds	r1, r4, r0
    7948:	428a      	cmp	r2, r1
    794a:	bf04      	itt	eq
    794c:	6811      	ldreq	r1, [r2, #0]
    794e:	6852      	ldreq	r2, [r2, #4]
    7950:	6062      	str	r2, [r4, #4]
    7952:	bf04      	itt	eq
    7954:	1809      	addeq	r1, r1, r0
    7956:	6021      	streq	r1, [r4, #0]
    7958:	605c      	str	r4, [r3, #4]
    795a:	e7c7      	b.n	78ec <_free_r+0x24>
    795c:	bd38      	pop	{r3, r4, r5, pc}
    795e:	bf00      	nop
    7960:	20000a28 	.word	0x20000a28

00007964 <_realloc_r>:
    7964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7966:	4607      	mov	r7, r0
    7968:	4614      	mov	r4, r2
    796a:	460e      	mov	r6, r1
    796c:	b921      	cbnz	r1, 7978 <_realloc_r+0x14>
    796e:	4611      	mov	r1, r2
    7970:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    7974:	f7ff bbe8 	b.w	7148 <_malloc_r>
    7978:	b922      	cbnz	r2, 7984 <_realloc_r+0x20>
    797a:	f7ff ffa5 	bl	78c8 <_free_r>
    797e:	4625      	mov	r5, r4
    7980:	4628      	mov	r0, r5
    7982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7984:	f000 f814 	bl	79b0 <_malloc_usable_size_r>
    7988:	4284      	cmp	r4, r0
    798a:	d90f      	bls.n	79ac <_realloc_r+0x48>
    798c:	4621      	mov	r1, r4
    798e:	4638      	mov	r0, r7
    7990:	f7ff fbda 	bl	7148 <_malloc_r>
    7994:	4605      	mov	r5, r0
    7996:	2800      	cmp	r0, #0
    7998:	d0f2      	beq.n	7980 <_realloc_r+0x1c>
    799a:	4631      	mov	r1, r6
    799c:	4622      	mov	r2, r4
    799e:	f7ff fb67 	bl	7070 <memcpy>
    79a2:	4631      	mov	r1, r6
    79a4:	4638      	mov	r0, r7
    79a6:	f7ff ff8f 	bl	78c8 <_free_r>
    79aa:	e7e9      	b.n	7980 <_realloc_r+0x1c>
    79ac:	4635      	mov	r5, r6
    79ae:	e7e7      	b.n	7980 <_realloc_r+0x1c>

000079b0 <_malloc_usable_size_r>:
    79b0:	f851 0c04 	ldr.w	r0, [r1, #-4]
    79b4:	2800      	cmp	r0, #0
    79b6:	f1a0 0004 	sub.w	r0, r0, #4
    79ba:	bfbc      	itt	lt
    79bc:	580b      	ldrlt	r3, [r1, r0]
    79be:	18c0      	addlt	r0, r0, r3
    79c0:	4770      	bx	lr
    79c2:	0000      	movs	r0, r0
    79c4:	4e2b5441 	.word	0x4e2b5441
    79c8:	00454d41 	.word	0x00454d41
    79cc:	422b5441 	.word	0x422b5441
    79d0:	30445541 	.word	0x30445541
    79d4:	00000000 	.word	0x00000000
    79d8:	532b6b4f 	.word	0x532b6b4f
    79dc:	303a7465 	.word	0x303a7465
    79e0:	00000000 	.word	0x00000000
    79e4:	422b5441 	.word	0x422b5441
    79e8:	31445541 	.word	0x31445541
    79ec:	00000000 	.word	0x00000000
    79f0:	532b6b4f 	.word	0x532b6b4f
    79f4:	313a7465 	.word	0x313a7465
    79f8:	00000000 	.word	0x00000000
    79fc:	422b5441 	.word	0x422b5441
    7a00:	32445541 	.word	0x32445541
    7a04:	00000000 	.word	0x00000000
    7a08:	532b6b4f 	.word	0x532b6b4f
    7a0c:	323a7465 	.word	0x323a7465
    7a10:	00000000 	.word	0x00000000
    7a14:	422b5441 	.word	0x422b5441
    7a18:	33445541 	.word	0x33445541
    7a1c:	00000000 	.word	0x00000000
    7a20:	532b6b4f 	.word	0x532b6b4f
    7a24:	333a7465 	.word	0x333a7465
    7a28:	00000000 	.word	0x00000000
    7a2c:	422b5441 	.word	0x422b5441
    7a30:	34445541 	.word	0x34445541
    7a34:	00000000 	.word	0x00000000
    7a38:	532b6b4f 	.word	0x532b6b4f
    7a3c:	343a7465 	.word	0x343a7465
    7a40:	00000000 	.word	0x00000000
    7a44:	422b5441 	.word	0x422b5441
    7a48:	35445541 	.word	0x35445541
    7a4c:	00000000 	.word	0x00000000
    7a50:	532b6b4f 	.word	0x532b6b4f
    7a54:	353a7465 	.word	0x353a7465
    7a58:	00000000 	.word	0x00000000
    7a5c:	422b5441 	.word	0x422b5441
    7a60:	36445541 	.word	0x36445541
    7a64:	00000000 	.word	0x00000000
    7a68:	532b6b4f 	.word	0x532b6b4f
    7a6c:	363a7465 	.word	0x363a7465
    7a70:	00000000 	.word	0x00000000
    7a74:	422b5441 	.word	0x422b5441
    7a78:	37445541 	.word	0x37445541
    7a7c:	00000000 	.word	0x00000000
    7a80:	532b6b4f 	.word	0x532b6b4f
    7a84:	373a7465 	.word	0x373a7465
    7a88:	00000000 	.word	0x00000000
    7a8c:	422b5441 	.word	0x422b5441
    7a90:	38445541 	.word	0x38445541
    7a94:	00000000 	.word	0x00000000
    7a98:	532b6b4f 	.word	0x532b6b4f
    7a9c:	383a7465 	.word	0x383a7465
    7aa0:	00000000 	.word	0x00000000
    7aa4:	532b5441 	.word	0x532b5441
    7aa8:	5045454c 	.word	0x5045454c
    7aac:	00000000 	.word	0x00000000
    7ab0:	532b4b4f 	.word	0x532b4b4f
    7ab4:	5045454c 	.word	0x5045454c
    7ab8:	00000000 	.word	0x00000000
    7abc:	41414141 	.word	0x41414141
    7ac0:	41414141 	.word	0x41414141
    7ac4:	41414141 	.word	0x41414141
    7ac8:	41414141 	.word	0x41414141
    7acc:	41414141 	.word	0x41414141
    7ad0:	41414141 	.word	0x41414141
    7ad4:	00000054 	.word	0x00000054
    7ad8:	572b4b4f 	.word	0x572b4b4f
    7adc:	00454b41 	.word	0x00454b41
    7ae0:	00005441 	.word	0x00005441
    7ae4:	522b5441 	.word	0x522b5441
    7ae8:	57454e45 	.word	0x57454e45
    7aec:	00000000 	.word	0x00000000
    7af0:	522b5441 	.word	0x522b5441
    7af4:	31454c4f 	.word	0x31454c4f
    7af8:	00000000 	.word	0x00000000
    7afc:	492b5441 	.word	0x492b5441
    7b00:	31454d4d 	.word	0x31454d4d
    7b04:	00000000 	.word	0x00000000
    7b08:	522b5441 	.word	0x522b5441
    7b0c:	54455345 	.word	0x54455345
    7b10:	00000000 	.word	0x00000000
    7b14:	442b5441 	.word	0x442b5441
    7b18:	3f495349 	.word	0x3f495349
    7b1c:	00000000 	.word	0x00000000
    7b20:	442b4b4f 	.word	0x442b4b4f
    7b24:	45435349 	.word	0x45435349
    7b28:	00000000 	.word	0x00000000
    7b2c:	682f2e2e 	.word	0x682f2e2e
    7b30:	732f6c61 	.word	0x732f6c61
    7b34:	682f6372 	.word	0x682f6372
    7b38:	615f6c61 	.word	0x615f6c61
    7b3c:	735f6364 	.word	0x735f6364
    7b40:	2e636e79 	.word	0x2e636e79
    7b44:	00000063 	.word	0x00000063
    7b48:	682f2e2e 	.word	0x682f2e2e
    7b4c:	732f6c61 	.word	0x732f6c61
    7b50:	682f6372 	.word	0x682f6372
    7b54:	635f6c61 	.word	0x635f6c61
    7b58:	6e656c61 	.word	0x6e656c61
    7b5c:	2e726164 	.word	0x2e726164
    7b60:	00000063 	.word	0x00000063
    7b64:	682f2e2e 	.word	0x682f2e2e
    7b68:	732f6c61 	.word	0x732f6c61
    7b6c:	682f6372 	.word	0x682f6372
    7b70:	635f6c61 	.word	0x635f6c61
    7b74:	615f6e61 	.word	0x615f6e61
    7b78:	636e7973 	.word	0x636e7973
    7b7c:	0000632e 	.word	0x0000632e
    7b80:	682f2e2e 	.word	0x682f2e2e
    7b84:	732f6c61 	.word	0x732f6c61
    7b88:	682f6372 	.word	0x682f6372
    7b8c:	635f6c61 	.word	0x635f6c61
    7b90:	735f6372 	.word	0x735f6372
    7b94:	2e636e79 	.word	0x2e636e79
    7b98:	00000063 	.word	0x00000063
    7b9c:	682f2e2e 	.word	0x682f2e2e
    7ba0:	732f6c61 	.word	0x732f6c61
    7ba4:	682f6372 	.word	0x682f6372
    7ba8:	665f6c61 	.word	0x665f6c61
    7bac:	6873616c 	.word	0x6873616c
    7bb0:	0000632e 	.word	0x0000632e
    7bb4:	682f2e2e 	.word	0x682f2e2e
    7bb8:	732f6c61 	.word	0x732f6c61
    7bbc:	682f6372 	.word	0x682f6372
    7bc0:	695f6c61 	.word	0x695f6c61
    7bc4:	6d5f6332 	.word	0x6d5f6332
    7bc8:	6e79735f 	.word	0x6e79735f
    7bcc:	00632e63 	.word	0x00632e63
    7bd0:	682f2e2e 	.word	0x682f2e2e
    7bd4:	732f6c61 	.word	0x732f6c61
    7bd8:	682f6372 	.word	0x682f6372
    7bdc:	695f6c61 	.word	0x695f6c61
    7be0:	00632e6f 	.word	0x00632e6f
    7be4:	682f2e2e 	.word	0x682f2e2e
    7be8:	732f6c61 	.word	0x732f6c61
    7bec:	682f6372 	.word	0x682f6372
    7bf0:	735f6c61 	.word	0x735f6c61
    7bf4:	6d5f6970 	.word	0x6d5f6970
    7bf8:	6e79735f 	.word	0x6e79735f
    7bfc:	00632e63 	.word	0x00632e63
    7c00:	682f2e2e 	.word	0x682f2e2e
    7c04:	732f6c61 	.word	0x732f6c61
    7c08:	682f6372 	.word	0x682f6372
    7c0c:	745f6c61 	.word	0x745f6c61
    7c10:	72656d69 	.word	0x72656d69
    7c14:	0000632e 	.word	0x0000632e
    7c18:	682f2e2e 	.word	0x682f2e2e
    7c1c:	732f6c61 	.word	0x732f6c61
    7c20:	682f6372 	.word	0x682f6372
    7c24:	755f6c61 	.word	0x755f6c61
    7c28:	74726173 	.word	0x74726173
    7c2c:	7973615f 	.word	0x7973615f
    7c30:	632e636e 	.word	0x632e636e
    7c34:	00000000 	.word	0x00000000
    7c38:	682f2e2e 	.word	0x682f2e2e
    7c3c:	752f6c61 	.word	0x752f6c61
    7c40:	736c6974 	.word	0x736c6974
    7c44:	6372732f 	.word	0x6372732f
    7c48:	6974752f 	.word	0x6974752f
    7c4c:	6c5f736c 	.word	0x6c5f736c
    7c50:	2e747369 	.word	0x2e747369
    7c54:	00000063 	.word	0x00000063
    7c58:	682f2e2e 	.word	0x682f2e2e
    7c5c:	752f6c61 	.word	0x752f6c61
    7c60:	736c6974 	.word	0x736c6974
    7c64:	6372732f 	.word	0x6372732f
    7c68:	6974752f 	.word	0x6974752f
    7c6c:	725f736c 	.word	0x725f736c
    7c70:	62676e69 	.word	0x62676e69
    7c74:	65666675 	.word	0x65666675
    7c78:	00632e72 	.word	0x00632e72

00007c7c <_adcs>:
	...
    7c94:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    7ca4:	632e6364 00000000                       dc.c....

00007cac <_map>:
    7cac:	00000002 00000022 0000000d 0000002d     ....".......-...
    7cbc:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    7ccc:	632e6369 00000000 682f2e2e 6e2f6c70     ic.c....../hpl/n
    7cdc:	74636d76 682f6c72 6e5f6c70 74636d76     vmctrl/hpl_nvmct
    7cec:	632e6c72 00000000 682f2e2e 722f6c70     rl.c....../hpl/r
    7cfc:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    7d0c:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    7d1c:	43000000 43000400                       ...C...C

00007d24 <_usarts>:
    7d24:	00000000 40100004 00030000 00700002     .......@......p.
    7d34:	0000f62b 00000000 00000002 40100004     +..............@
    7d44:	00030000 00700002 0000f62b 00000000     ......p.+.......

00007d54 <_i2cms>:
    7d54:	00000003 00200014 00000100 0000e6e5     ...... .........
    7d64:	00d70000 02dc6c00                       .....l..

00007d6c <_i2css>:
	...

00007d7c <sercomspi_regs>:
    7d7c:	0030000c 00020000 00000000 01ff00fe     ..0.............
    7d8c:	00000004 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    7d9c:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    7dac:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    7dbc:	42001400 42001800                       ...B...B

00007dc4 <_tcs>:
    7dc4:	006b0000 00000308 00000000 00001770     ..k.........p...
    7dd4:	00000000 682f2e2e 742f6c70 70682f63     ....../hpl/tc/hp
    7de4:	63745f6c 0000632e 00004a25 00000804     l_tc.c..%J......

00007df4 <_usb_ep_cfgs>:
    7df4:	200007ec 00000000 00000040 200007ac     ... ....@...... 
    7e04:	00000000 00000040 2000076c 00000000     ....@...l.. ....
    7e14:	00000040 41414141 00414141 65636552     @...AAAAAAA.Rece
    7e24:	64657669 0000203a 30455441 0000000d     ived: ..ATE0....
    7e34:	432b5441 3f4e4950 0000000d 50432b0a     AT+CPIN?.....+CP
    7e44:	203a4e49 44414552 00000059 53534150     IN: READY...PASS
    7e54:	00004445 432b5441 47455247 0000003f     ED..AT+CGREG?...
    7e64:	432b5441 3f53504f 00000000 432b5441     AT+COPS?....AT+C
    7e74:	00005153 632b5441 74746167 0000313d     SQ..AT+cgatt=1..
    7e84:	00004b4f 432b5441 4f434447 313d544e     OK..AT+CGDCONT=1
    7e94:	5049222c 69222c22 732e746f 72756365     ,"IP","iot.secur
    7ea4:	00002265 432b5441 54434147 312c313d     e"..AT+CGACT=1,1
    7eb4:	00000000 6f666e69 00000000 616d6f53     ....info....Soma
    7ec4:	77662078 64317620 000a7665 6b6e6162     x fw v1dev..bank
    7ed4:	70617773 00000000 70617753 676e6970     swap....Swapping
    7ee4:	0a776620 00000000 20656c62 00000000      fw.....ble ....
    7ef4:	206d6973 00000000 64616572 006d6973     sim ....readsim.
    7f04:	20636361 63656863 0000006b 64616552     acc check...Read
    7f14:	20676e69 0a676572 00000000 20697073     ing reg.....spi 
    7f24:	63656863 0000006b 20697073 74697277     check...spi writ
    7f34:	00000065 6d617266 69727720 00006574     e...fram write..
    7f44:	6d617266 61657220 00000064 70776f6c     fram read...lowp
    7f54:	00007277 636d6973 00006e6f 6d6d6f43     wr..simcon..Comm
    7f64:	20646e61 20746f6e 6f636572 7a696e67     and not recogniz
    7f74:	000a6465 422b5441 3f445541 00000000     ed..AT+BAUD?....
    7f84:	70736572 3a656c62 00000020 472b4b4f     respble: ...OK+G
    7f94:	003a7465 000d5441 70736572 3a6d6973     et:.AT..respsim:
    7fa4:	00000020 00756c25 63207852 6c706d6f      ...%lu.Rx compl
    7fb4:	64657465 0000000a 63207854 6c706d6f     eted....Tx compl
    7fc4:	64657465 0000000a 752f2e2e 642f6273     eted....../usb/d
    7fd4:	63697665 73752f65 2e636462 00000063     evice/usbdc.c...

00007fe4 <__sf_fake_stderr>:
	...

00008004 <__sf_fake_stdin>:
	...

00008024 <__sf_fake_stdout>:
	...
    8044:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    8054:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    8064:	31300046 35343332 39383736 64636261     F.0123456789abcd
    8074:	00006665                                ef..

00008078 <_init>:
    8078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    807a:	bf00      	nop
    807c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    807e:	bc08      	pop	{r3}
    8080:	469e      	mov	lr, r3
    8082:	4770      	bx	lr

00008084 <__init_array_start>:
    8084:	00000289 	.word	0x00000289

00008088 <_fini>:
    8088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    808a:	bf00      	nop
    808c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    808e:	bc08      	pop	{r3}
    8090:	469e      	mov	lr, r3
    8092:	4770      	bx	lr

00008094 <__fini_array_start>:
    8094:	00000265 	.word	0x00000265
