FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;2.441804;0.007226;0.004676;0.006876;0.084947;0.001027;Number of seconds simulated 
sim_ticks;2441803779500;7225595000;4676245500;6876398000;84947065000;1026938000;Number of ticks simulated 
final_tick;2441803779500;2449029374500;2453705620000;2460582018000;2545529083000;2546556021000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;179117;3253496;6153092;2627772;435015;43549816;Simulator instruction rate (inst/s) 
host_op_rate;179117;3253495;6153076;2627772;435015;43549654;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;4956810532;246654017;291100726;163330145;223154899;268879539;Simulator tick rate (ticks/s) 
host_mem_usage;457456;460528;461552;461552;461552;461552;Number of bytes of host memory used 
host_seconds;492.62;29.29;16.06;42.10;380.66;3.82;Real time elapsed on the host 
sim_insts;88236021;95309314;98842870;110632355;165594434;166329644;Number of instructions simulated 
sim_ops;88236021;95309314;98842870;110632355;165594434;166329644;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu.inst;89096384;3641984;2750400;2641088;3337408;590272;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu.data;183070528;5076480;2083136;2879936;32497088;1068928;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;5952;;;384;;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;272172864;8718464;4833536;5521408;35834496;1659200;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu.inst;89096384;3641984;2750400;2641088;3337408;590272;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;89096384;3641984;2750400;2641088;3337408;590272;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;30405504;3351936;1243904;1682112;21473280;651520;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;33237888;4199808;1981184;2386624;22173696;651520;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu.inst;1392131;56906;42975;41267;52147;9223;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu.data;2860477;79320;32549;44999;507767;16702;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;93;;;6;;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4252701;136226;75524;86272;559914;25925;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;475086;52374;19436;26283;335520;10180;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;519342;65622;30956;37291;346464;10180;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu.inst;36487938;504039321;588164159;384080154;39288091;574788351;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu.data;74973480;702569131;445471907;418814618;382556925;1040888544;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;2438;;;55843;;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;111463856;1206608452;1033636066;802950615;421845016;1615676896;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu.inst;36487938;504039321;588164159;384080154;39288091;574788351;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;36487938;504039321;588164159;384080154;39288091;574788351;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;12452067;463897575;266004854;244621094;252784249;634429732;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;1159956;117342862;157664947;102453639;8245323;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;13612023;581240438;423669801;347074733;261029572;634429732;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;12452067;463897575;266004854;244621094;252784249;634429732;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.inst;36487938;504039321;588164159;384080154;39288091;574788351;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.data;74973480;702569131;445471907;418814618;382556925;1040888544;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;1162393;117342862;157664947;102509482;8245323;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;125075878;1787848890;1457305866;1150025348;682874588;2250106628;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4252701;136226;75526;86272;559914;25923;Number of read requests accepted 
system.mem_ctrls.writeReqs;519342;65622;30956;37291;346464;10180;Number of write requests accepted 
system.mem_ctrls.readBursts;4252701;136226;75526;86272;559914;25923;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;519342;65622;30956;37291;346464;10180;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;269858560;8582848;4794304;5486592;34387456;1650816;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2314304;135616;39360;34816;1447040;8256;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;32876032;4158528;1973888;2382272;21963328;649856;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;272172864;8718464;4833664;5521408;35834496;1659072;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;33237888;4199808;1981184;2386624;22173696;651520;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;36161;2119;615;544;22610;129;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;5637;630;127;68;3288;12;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;154;31;37;18;31;1;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;296252;8454;5247;5618;30088;2206;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;305584;5929;2582;3830;54095;1307;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;175309;10203;6693;7133;31545;2355;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;186360;8789;3578;4747;27555;1109;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;228636;8675;5362;5954;29396;1018;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;190834;9667;4644;5578;36496;1703;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;227565;6340;3417;3997;27944;1331;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;197481;7044;3603;4354;28627;1390;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;316248;8208;5011;5296;29109;2185;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;313231;6043;2918;3942;56264;1610;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;323278;8775;5988;5237;29578;1876;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;296587;9442;4629;5868;31064;2122;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;298772;10068;6752;7101;30575;1710;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;325447;10381;5816;6939;38777;1493;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;250017;7841;4302;5246;27954;919;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;284939;8248;4369;4888;28237;1460;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;25341;4751;2640;2648;17912;1140;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;39802;4546;1840;2888;25248;732;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;25778;4769;2628;3065;17797;1110;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;21726;4432;1791;2590;17382;337;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;18468;3946;2150;2419;18031;66;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;20217;4508;2291;2451;24822;758;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;19154;3460;1699;1694;17994;298;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;37285;4047;2162;1986;18771;704;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;26368;3476;1511;1468;16737;917;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;26264;3642;1645;2179;56779;798;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;41399;3478;1554;1740;17113;741;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;55225;3716;1316;1907;18437;1034;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;29955;3559;1311;2029;16835;238;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;71593;3884;1892;2518;24802;238;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;24988;3980;1826;2840;17146;158;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;30125;4783;2586;2801;17371;885;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;46;12;12;18;15;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;2441803706000;7225609000;4676304000;6876398000;84947065000;1026892000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4252701;136226;75526;86272;559914;25923;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;519342;65622;30956;37291;346464;10180;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;2903919;68987;43767;51635;378761;11965;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;1007674;44157;22177;24818;120008;9637;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;237873;13975;6476;6641;25989;2929;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;61272;6509;2291;2443;12144;1194;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;5238;459;174;178;373;64;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;511;19;24;13;28;5;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;28;1;2;0;1;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;9;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;1131;125;65;71;7614;16;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;1601;143;71;87;8795;18;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;18604;882;439;788;13994;180;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;21984;1328;629;982;15042;266;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;23778;1768;821;1173;15679;346;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;28663;3208;1215;1651;19615;628;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;30415;3432;1284;1718;20087;661;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;32222;3852;1508;1940;20616;683;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;34439;4619;1760;2282;22537;770;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;35352;4692;1907;2421;22618;780;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;35463;4862;2074;2546;22802;792;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;37209;4735;2065;2501;22539;768;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;35509;4433;2036;2447;21678;734;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;35043;4560;2221;2628;21862;741;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;33158;4516;2266;2581;21448;737;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;32954;4510;2271;2617;21058;702;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;32742;4396;2241;2575;20616;675;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;32410;4319;2176;2543;20457;654;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;1372;563;489;479;462;14;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;1084;493;387;369;376;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;944;413;303;316;313;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;742;352;246;242;259;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;630;281;206;209;212;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;569;255;181;185;185;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;455;228;148;158;161;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;383;210;150;131;138;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;311;196;128;116;120;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;307;185;125;124;117;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;285;143;110;111;118;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;283;140;104;122;97;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;248;113;104;115;97;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;237;108;93;103;117;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;239;75;81;97;112;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;245;76;67;90;125;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;244;77;79;55;106;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;233;69;69;64;109;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;210;70;69;65;104;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;190;67;64;55;85;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;190;66;69;56;74;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;176;74;66;50;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;170;41;64;35;60;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;173;40;54;38;66;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;194;46;62;46;89;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;192;50;58;59;93;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;169;48;55;49;76;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;170;45;47;35;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;132;33;39;30;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;114;26;32;25;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;122;29;31;43;38;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;992488;46017;26117;27785;485318;8180;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;305.022916;276.896625;259.180763;283.187043;116.113427;281.279218;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;176.690955;167.958482;157.450729;167.879900;83.063389;165.027328;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;333.944430;304.933665;294.283555;315.459200;172.436605;317.618462;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;379330;17180;10503;10750;385606;3324;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;257069;12925;7460;7620;64086;2084;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;83646;4936;2542;2553;11519;843;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;50444;2501;1253;1392;5059;367;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;37213;1573;825;1023;2694;234;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;23446;1004;555;598;1760;179;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;18866;876;411;485;1090;131;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;14929;512;340;399;794;124;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;127545;4510;2228;2965;12710;894;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;992488;46017;26117;27785;485318;8180;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;31414;4018;1899;2297;20254;632;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;134.224677;33.363116;39.468668;37.321289;26.528340;40.751582;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;5824.779435;62.009658;81.559732;77.412890;169.782794;41.346819;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;31413;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;31414;4018;1899;2297;20254;632;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;31414;4018;1899;2297;20254;632;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;16.352200;16.171478;16.241180;16.205050;16.943665;16.066456;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;16.193603;16.137533;16.198710;16.170174;16.903419;16.061652;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.378138;1.685715;1.579228;1.410269;1.277262;0.416020;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;31167;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;74;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;11;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;64;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;5;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;6;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;5;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;4;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;51;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::116-119;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::128-131;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::140-143;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::144-147;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::168-171;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;31414;4018;1899;2297;20254;632;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;39783892998;2440785500;1205753499;1317880750;11855980750;477742750;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;118844017998;4955291750;2610334749;2925280750;21930430750;961380250;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;21082700000;670535000;374555000;428640000;2686520000;128970000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9435.20;18200.28;16095.81;15372.82;22065.68;18521.47;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28185.20;36950.28;34845.81;34122.82;40815.68;37271.47;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;110.52;1187.84;1025.25;797.89;404.81;1607.51;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;13.46;575.53;422.11;346.44;258.55;632.81;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;111.46;1206.61;1033.66;802.95;421.85;1615.55;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;13.61;581.24;423.67;347.07;261.03;634.43;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.97;13.78;11.31;8.94;5.18;17.50;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.86;9.28;8.01;6.23;3.16;12.56;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.11;4.50;3.30;2.71;2.02;4.94;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.04;1.53;1.41;1.31;1.21;1.72;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.42;25.91;25.51;25.85;25.40;25.76;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3382896;99347;54240;64074;248755;19380;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;354828;53721;25404;31089;146412;8392;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;80.23;74.08;72.41;74.74;46.30;75.13;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;69.07;82.66;82.40;83.52;42.66;82.53;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;511689.38;35797.28;43916.38;55650.95;93721.46;28443.40;Average gap between requests 
system.mem_ctrls.pageHitRate;79.02;76.88;75.32;77.40;44.88;77.23;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2173744070000;941988000;807684750;1300948500;27104229250;484750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;81537040000;241280000;156260000;229580000;2836600000;34320000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;186518328000;6042358750;3715585500;5344730250;55007205000;992933500;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;2887390800;3052486080;3142329120;3238711560;5071316040;5099363640;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;4615553880;4798301760;4906198080;5019802200;6856232040;6890078160;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;1575461250;1665543000;1714564500;1767154125;2767087125;2782390875;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;2518407375;2618121000;2676993000;2738979375;3740999625;3759467250;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;14102251800;14610031800;14884311000;15205632000;17278544400;17375467200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;18785956800;19324180200;19634838600;19982001000;22100208000;22204634400;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1346045040;1569533760;1681112880;1809002160;2832595920;2865935520;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1982342160;2180008080;2268388800;2381704560;3581897760;3614459760;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;159486450240;159958393920;160264038480;160713096960;166261486560;166328616480;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;159486450240;159958393920;160264038480;160713096960;166261486560;166328616480;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;157027124025;161168926995;163723599450;167134379985;204893114850;205581279555;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;162601849710;166814474040;169356277035;172911015630;210381985710;211069628865;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1327336563750;1328038779000;1328605556250;1329738798750;1347585922500;1347598911750;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1322446453500;1323086544750;1323664611000;1324671574500;1342771123500;1342784570250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;1663761286905;1670063694555;1674015511680;1679606775540;1746690067395;1747631965020;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;1672437013665;1678780023750;1682771344995;1688418174225;1755693933195;1756651455165;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;681.366893;681.930017;682.240040;682.606087;686.179902;686.272845;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;684.919898;685.489119;685.808454;686.187112;689.717033;689.814684;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;3947209;94574;62975;72539;268418;17034;Transaction distribution 
system.membus.trans_dist::ReadResp;3946875;94574;62973;72538;268418;17036;Transaction distribution 
system.membus.trans_dist::WriteReq;10294;1729;1515;1470;1459;1;Transaction distribution 
system.membus.trans_dist::WriteResp;10294;1729;1515;1470;1459;1;Transaction distribution 
system.membus.trans_dist::Writeback;475086;52374;19436;26283;335520;10180;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;142;29;35;17;30;1;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;12;2;2;1;1;;Transaction distribution 
system.membus.trans_dist::UpgradeResp;154;31;37;18;31;1;Transaction distribution 
system.membus.trans_dist::ReadExReq;313482;45415;15841;16999;294376;8890;Transaction distribution 
system.membus.trans_dist::ReadExResp;313482;45415;15841;16999;294376;8890;Transaction distribution 
system.membus.trans_dist::BadAddressError;334;;;1;;;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88814;26530;23069;22050;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88814;26530;23069;22050;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port;2784530;113826;85980;82548;104317;18445;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::total;2784530;113826;85980;82548;104317;18445;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave;35132;10888;9496;9398;8574;2;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port;6196348;211076;84608;116317;1351116;43586;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio;668;;;2;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::total;6232148;221964;94104;125717;1359690;43588;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9105492;362320;203153;230315;1485924;62033;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2838336;847872;737280;704896;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2838336;847872;737280;704896;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port;89096384;3641984;2750400;2641088;3337408;590272;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::total;89096384;3641984;2750400;2641088;3337408;590272;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave;46281;6809;5961;5790;6070;8;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port;213476032;8428416;3327040;4562048;53970368;1720448;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::total;213522313;8435225;3333001;4567838;53976438;1720456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;305457033;12925081;6820681;7913822;58014262;2310728;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;384;48;57;36;52;1;Total snoops (count) 
system.membus.snoop_fanout::samples;4772961;201939;106588;123636;906476;36105;Request fanout histogram 
system.membus.snoop_fanout::mean;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;4772961;201939;106588;123636;906476;36105;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::max_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::total;4772961;201939;106588;123636;906476;36105;Request fanout histogram 
system.membus.reqLayer0.occupancy;30826496;8796497;7869498;7540497;7207496;2500;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.1;0.2;0.1;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;10182262744;752549999;369654496;441462999;3847299750;122240500;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.4;10.4;7.9;6.4;4.5;11.9;Layer utilization (%) 
system.membus.reqLayer2.occupancy;417000;;;1500;;;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;;;0.0;;;Layer utilization (%) 
system.membus.respLayer1.occupancy;46403264;13655902;11874412;11346172;11292168;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.2;0.3;0.2;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;13149678429;536292316;405188675;388929185;491462573;86914470;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.5;7.4;8.7;5.7;0.6;8.5;Layer utilization (%) 
system.membus.respLayer3.occupancy;26949513793;742678962;309827448;427028470;4740030963;154601748;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;1.1;10.3;6.6;6.2;5.6;15.1;Layer utilization (%) 
system.iocache.tags.replacements;44449;13282;11549;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;0.234858;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44449;13282;11549;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2405961583000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.234858;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.014679;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.014679;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::3;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400393;119554;103989;99404;98861;0;Number of tag accesses 
system.iocache.tags.data_accesses;400393;119554;103989;99404;98861;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;34;29;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;34;29;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;26;2;6;10;13;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;26;2;6;10;13;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;34;29;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;34;29;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;34;29;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;34;29;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;32572604;3522979;3004983;3479734;3004982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;32572604;3522979;3004983;3479734;3004982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;32572604;3522979;3004983;3479734;3004982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;32572604;3522979;3004983;3479734;3004982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;32572604;3522979;3004983;3479734;3004982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;32572604;3522979;3004983;3479734;3004982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;34;29;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;34;29;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44282;13250;11526;11018;10957;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44282;13250;11526;11018;10957;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;34;29;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;34;29;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;34;29;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;34;29;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000587;0.000151;0.000521;0.000908;0.001186;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000587;0.000151;0.000521;0.000908;0.001186;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;155849.779904;103617.029412;103620.103448;124276.214286;103620.068966;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;34;29;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;34;29;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;34;29;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;34;29;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;34;29;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;34;29;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;21676104;1754979;1496983;2018234;1496982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;21676104;1754979;1496983;2018234;1496982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;3096882442;960117941;856635395;817782199;829729208;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;3096882442;960117941;856635395;817782199;829729208;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;21676104;1754979;1496983;2018234;1496982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;21676104;1754979;1496983;2018234;1496982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;21676104;1754979;1496983;2018234;1496982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;21676104;1754979;1496983;2018234;1496982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999413;0.999849;0.999479;0.999092;0.998814;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999413;0.999849;0.999479;0.999092;0.998814;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;69976.555540;72472.670667;74360.711372;74289.807322;75815.899854;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;69976.555540;72472.670667;74360.711372;74289.807322;75815.899854;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;103713.416268;51617.029412;51620.103448;72079.785714;51620.068966;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu.branchPred.lookups;26916908;1244490;788320;1852933;15429511;188509;Number of BP lookups 
system.cpu.branchPred.condPredicted;22789473;971393;567285;1560264;15156719;153376;Number of conditional branches predicted 
system.cpu.branchPred.condIncorrect;605311;40320;29211;72582;34030;7953;Number of conditional branches incorrect 
system.cpu.branchPred.BTBLookups;17870026;889139;554292;1501195;5132489;116837;Number of BTB lookups 
system.cpu.branchPred.BTBHits;10256299;540165;361114;1293877;4280292;83643;Number of BTB hits 
system.cpu.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu.branchPred.BTBHitPct;57.393867;60.751469;65.148694;86.189802;83.396029;71.589479;BTB Hit Percentage 
system.cpu.branchPred.usedRAS;1696847;108449;89491;127887;101294;12491;Number of times the RAS was used to get a target. 
system.cpu.branchPred.RASInCorrect;39813;1764;1590;1537;2164;330;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;500;500;500;500;500;500;Clock period in ticks 
system.cpu.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu.dtb.read_hits;17874207;1657058;800695;2555394;21815087;182950;DTB read hits 
system.cpu.dtb.read_misses;81226;10319;5409;5167;219420;2630;DTB read misses 
system.cpu.dtb.read_acv;223;45;48;44;46;21;DTB read access violations 
system.cpu.dtb.read_accesses;1207760;1006991;355773;2106585;21322531;60677;DTB read accesses 
system.cpu.dtb.write_hits;8674490;864970;499168;1287712;4710158;136461;DTB write hits 
system.cpu.dtb.write_misses;12966;4750;1844;2002;1309685;1140;DTB write misses 
system.cpu.dtb.write_acv;525;108;104;101;104;48;DTB write access violations 
system.cpu.dtb.write_accesses;410331;273127;196219;974915;5027013;26570;DTB write accesses 
system.cpu.dtb.data_hits;26548697;2522028;1299863;3843106;26525245;319411;DTB hits 
system.cpu.dtb.data_misses;94192;15069;7253;7169;1529105;3770;DTB misses 
system.cpu.dtb.data_acv;748;153;152;145;150;69;DTB access violations 
system.cpu.dtb.data_accesses;1618091;1280118;551992;3081500;26349544;87247;DTB accesses 
system.cpu.itb.fetch_hits;2168694;563836;297465;1848658;10797066;54023;ITB hits 
system.cpu.itb.fetch_misses;26682;13361;10582;10346;17156;1820;ITB misses 
system.cpu.itb.fetch_acv;639;288;294;246;484;33;ITB acv 
system.cpu.itb.fetch_accesses;2195376;577197;308047;1859004;10814222;55843;ITB accesses 
system.cpu.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu.numCycles;361935022;14350453;9270943;13676044;169807784;2053876;number of cpu cycles simulated 
system.cpu.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu.fetch.icacheStallCycles;57011904;2889257;1923544;3436266;14082231;435040;Number of cycles fetch is stalled on an Icache miss 
system.cpu.fetch.Insts;119860156;9320616;4851214;14529532;130513962;1130502;Number of instructions fetch has processed 
system.cpu.fetch.Branches;26916908;1244490;788320;1852933;15429511;188509;Number of branches that fetch encountered 
system.cpu.fetch.predictedBranches;11953146;648614;450605;1421764;4381586;96134;Number of branches that fetch has predicted taken 
system.cpu.fetch.Cycles;211210239;6014739;3055549;6065113;149403362;957031;Number of cycles fetch has run and was not squashing or blocked 
system.cpu.fetch.SquashCycles;1780102;134736;91054;177876;1870172;25014;Number of cycles fetch has spent squashing 
system.cpu.fetch.TlbCycles;2083;21;1;;101;;Number of cycles fetch has spent waiting for tlb 
system.cpu.fetch.MiscStallCycles;59992;2885;1672;2643;11796;373;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu.fetch.PendingTrapStallCycles;1214322;1729188;1465511;1417900;1982874;96439;Number of stall cycles due to pending traps 
system.cpu.fetch.PendingQuiesceStallCycles;437914;7793;6163;5941;6688;;Number of stall cycles due to pending quiesce instructions 
system.cpu.fetch.IcacheWaitRetryStallCycles;916;121;79;158;89;;Number of stall cycles due to full MSHR 
system.cpu.fetch.CacheLines;15683499;1127813;685898;2239572;11484606;150463;Number of cache lines fetched 
system.cpu.fetch.IcacheSquashes;443455;27982;19990;25504;22192;5472;Number of outstanding Icache misses that were squashed 
system.cpu.fetch.ItlbSquashes;13;1;;;;;Number of outstanding ITLB misses that were squashed 
system.cpu.fetch.rateDist::samples;270827434;10711372;6498046;11016959;166422227;1501390;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::mean;0.442570;0.870161;0.746565;1.318833;0.784234;0.752970;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::stdev;1.591720;2.247733;2.038970;2.436898;2.229707;2.055440;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::0;245870037;9033608;5553580;8131749;145365196;1283491;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::1;2842539;115200;74472;106407;642770;14295;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::2;3599548;162068;105864;263448;1119226;28309;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::3;2034856;128190;99354;163308;3637054;17993;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::4;4999466;277811;158633;855968;861672;44225;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::5;1179849;94017;66060;133919;1063359;10535;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::6;1888320;105490;83906;750438;593585;17869;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::7;815628;77463;50732;83566;718335;8563;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::8;7597191;717525;305445;528156;12421030;76110;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.rateDist::total;270827434;10711372;6498046;11016959;166422227;1501390;Number of instructions fetched each cycle (Total) 
system.cpu.fetch.branchRate;0.074369;0.086721;0.085031;0.135487;0.090865;0.091782;Number of branch fetches per cycle 
system.cpu.fetch.rate;0.331165;0.649500;0.523271;1.062408;0.768598;0.550424;Number of inst fetches per cycle 
system.cpu.decode.IdleCycles;42324162;2125702;1541819;2658552;10340964;318384;Number of cycles decode is idle 
system.cpu.decode.BlockedCycles;209699366;7114520;4094008;5829302;140610440;996154;Number of cycles decode is blocked 
system.cpu.decode.RunCycles;13876377;1184262;729785;2049187;8545887;142048;Number of cycles decode is running 
system.cpu.decode.UnblockCycles;4112414;224012;90511;394511;5993720;33082;Number of cycles decode is unblocking 
system.cpu.decode.SquashCycles;815114;62876;41923;85407;931216;11722;Number of cycles decode is squashing 
system.cpu.decode.BranchResolved;916774;81248;70494;105208;69668;10052;Number of times decode resolved a branch 
system.cpu.decode.BranchMispred;75386;4560;3651;3577;3927;805;Number of times decode detected a branch misprediction 
system.cpu.decode.DecodedInsts;107316049;8599509;4533382;13845521;100620569;1004297;Number of instructions handled by decode 
system.cpu.decode.SquashedInsts;211355;13424;10550;10280;11460;2288;Number of squashed instructions handled by decode 
system.cpu.rename.SquashCycles;815114;62876;41923;85407;931216;11722;Number of cycles rename is squashing 
system.cpu.rename.IdleCycles;44060441;2242493;1592208;2852320;11837954;334868;Number of cycles rename is idle 
system.cpu.rename.BlockCycles;151790014;2487879;1418582;1779696;41275180;355067;Number of cycles rename is blocking 
system.cpu.rename.serializeStallCycles;39606098;3296381;2232995;2206646;39653367;441079;count of cycles rename stalled for serializing inst 
system.cpu.rename.RunCycles;15901162;1286546;767026;2234085;11118838;157393;Number of cycles rename is running 
system.cpu.rename.UnblockCycles;18654603;1335197;445312;1858805;61605672;201261;Number of cycles rename is unblocking 
system.cpu.rename.RenamedInsts;104142800;8309673;4400983;13500081;96326801;964476;Number of instructions processed by rename 
system.cpu.rename.ROBFullEvents;236493;24623;6326;42510;4633;509;Number of times rename has blocked due to ROB full 
system.cpu.rename.IQFullEvents;8227198;113181;79351;118994;18852962;24120;Number of times rename has blocked due to IQ full 
system.cpu.rename.LQFullEvents;1826575;577688;26649;1318060;34351068;7391;Number of times rename has blocked due to LQ full 
system.cpu.rename.SQFullEvents;6154551;455738;240594;245189;913712;137774;Number of times rename has blocked due to SQ full 
system.cpu.rename.RenamedOperands;75081667;6277665;3117658;10239956;74805102;642494;Number of destination operands rename has renamed 
system.cpu.rename.RenameLookups;133824534;11340588;5636013;18185130;124015542;1245438;Number of register rename lookups that rename has made 
system.cpu.rename.int_rename_lookups;133624875;9449919;5137151;14120337;80708474;1242228;Number of integer rename lookups 
system.cpu.rename.fp_rename_lookups;185495;1888756;497795;4063741;43305720;2792;Number of floating rename lookups 
system.cpu.rename.CommittedMaps;65825209;5500596;2579401;9151039;47415354;499863;Number of HB maps that are committed 
system.cpu.rename.UndoneMaps;9256450;777069;538263;1088917;27389748;142625;Number of HB maps that are undone due to squashing 
system.cpu.rename.serializingInsts;1957421;167819;92912;92402;5476612;29506;count of serializing insts renamed 
system.cpu.rename.tempSerializingInsts;314386;21179;10895;10860;19404;3403;count of temporary serializing insts renamed 
system.cpu.rename.skidInsts;27765462;1514667;628165;2436761;40959793;218347;count of insts added to the skid buffer 
system.cpu.memDep0.insertedLoads;18071104;1618610;824554;2646310;22410672;179838;Number of loads inserted to the mem dependence unit. 
system.cpu.memDep0.insertedStores;9081427;904654;524041;1348933;6733105;144683;Number of stores inserted to the mem dependence unit. 
system.cpu.memDep0.conflictingLoads;2276722;243522;179012;963501;2515991;35623;Number of conflicting loads. 
system.cpu.memDep0.conflictingStores;1579199;151003;82450;842432;1606329;22366;Number of conflicting stores. 
system.cpu.iq.iqInstsAdded;97698605;7840239;4096971;12764680;87782316;891173;Number of instructions added to the IQ (excludes non-spec) 
system.cpu.iq.iqNonSpecInstsAdded;2663599;181458;109412;108185;3944986;24038;Number of non-speculative instructions added to the IQ 
system.cpu.iq.iqInstsIssued;95743109;7764485;3955018;12443357;85539300;857288;Number of instructions issued 
system.cpu.iq.iqSquashedInstsIssued;81059;8172;3276;3216;10120;978;Number of squashed instructions issued 
system.cpu.iq.iqSquashedInstsExamined;11538370;912304;645945;1057722;36734479;172672;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu.iq.iqSquashedOperandsExamined;5752746;462021;359608;698941;7250911;105263;Number of squashed operands that are examined and possibly removed from graph 
system.cpu.iq.iqSquashedNonSpecRemoved;1684710;112678;69999;68830;3883086;15472;Number of squashed non-spec instructions that were removed 
system.cpu.iq.issued_per_cycle::samples;270827434;10711372;6498046;11016959;166422227;1501390;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::mean;0.353521;0.724882;0.608647;1.129473;0.513990;0.570996;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::stdev;1.036936;1.570311;1.376114;1.587568;1.180525;1.284350;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::0;228486254;7922639;4975772;6064210;121504700;1151593;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::1;20182748;1010563;552170;1525809;26704950;134656;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::2;8052154;528622;309812;1258663;9878836;72116;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::3;4880553;396435;258707;1039947;3397088;59950;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::4;4771430;335570;186038;681194;1022869;44703;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::5;2201101;199627;102818;244329;1428547;19470;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::6;1347692;143718;62784;120881;715117;12078;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::7;606999;88934;27403;46734;800459;4672;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::8;298503;85264;22542;35192;969661;2152;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu.iq.issued_per_cycle::total;270827434;10711372;6498046;11016959;166422227;1501390;Number of insts issued each cycle 
system.cpu.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::IntAlu;363241;22527;9880;10657;14399;1297;attempts to use FU when none available 
system.cpu.iq.fu_full::IntMult;4;0;1;1;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatAdd;0;13943;1206;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatCmp;0;14;155;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatCvt;0;303;184;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatMult;0;21922;7316;22098;3;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatDiv;0;64333;228;867;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::MemRead;799692;100047;52456;43986;514935;15094;attempts to use FU when none available 
system.cpu.iq.fu_full::MemWrite;506784;65517;34775;33582;91207;11108;attempts to use FU when none available 
system.cpu.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu.iq.FU_type_0::No_OpClass;8385;553;1165;1034;520;461;Type of FU issued 
system.cpu.iq.FU_type_0::IntAlu;67027449;4215063;2344384;6915712;28002573;503174;Type of FU issued 
system.cpu.iq.FU_type_0::IntMult;159995;4163;4796;52814;7467;776;Type of FU issued 
system.cpu.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatAdd;85879;586698;112027;774142;12849238;1219;Type of FU issued 
system.cpu.iq.FU_type_0::FloatCmp;0;38542;7004;22;13;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatCvt;0;8561;12289;17304;84;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatMult;0;173719;66055;700118;12060780;0;Type of FU issued 
system.cpu.iq.FU_type_0::FloatDiv;4191;35649;3474;25059;252;230;Type of FU issued 
system.cpu.iq.FU_type_0::FloatSqrt;0;1;0;1;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::MemRead;18537778;1720940;840206;2604751;22118293;193725;Type of FU issued 
system.cpu.iq.FU_type_0::MemWrite;8845255;875981;505796;1294462;6030874;139284;Type of FU issued 
system.cpu.iq.FU_type_0::IprAccess;1074177;104615;57822;57938;4469206;18419;Type of FU issued 
system.cpu.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu.iq.FU_type_0::total;95743109;7764485;3955018;12443357;85539300;857288;Type of FU issued 
system.cpu.iq.rate;0.264531;0.541062;0.426604;0.909865;0.503742;0.417400;Inst issue rate 
system.cpu.iq.fu_busy_cnt;1669721;288606;106201;111191;620544;27499;FU busy when requested 
system.cpu.iq.fu_busy_rate;0.017440;0.037170;0.026852;0.008936;0.007254;0.032077;FU busy rate (busy events/executed inst) 
system.cpu.iq.int_inst_queue_reads;463198472;23298961;13782667;28400198;287250590;3235803;Number of integer instruction queue reads 
system.cpu.iq.int_inst_queue_writes;111521673;7311194;4375362;9713289;102977951;1084381;Number of integer instruction queue writes 
system.cpu.iq.int_inst_queue_wakeup_accesses;93368962;6036778;3502126;8504717;58012989;813238;Number of integer instruction queue wakeup accesses 
system.cpu.iq.fp_inst_queue_reads;865959;3238159;734892;7617882;50880901;8640;Number of floating instruction queue reads 
system.cpu.iq.fp_inst_queue_writes;412761;1628133;480434;4220884;25489887;4335;Number of floating instruction queue writes 
system.cpu.iq.fp_inst_queue_wakeup_accesses;403381;1496779;353804;3726947;25439223;4111;Number of floating instruction queue wakeup accesses 
system.cpu.iq.int_alu_accesses;96942984;6371263;3684500;8732798;60718529;879818;Number of integer alu accesses 
system.cpu.iq.fp_alu_accesses;461461;1681275;375554;3820716;25440795;4508;Number of floating point alu accesses 
system.cpu.iew.lsq.thread0.forwLoads;880540;57408;60452;151091;69439;7756;Number of loads that had data forwarded from stores 
system.cpu.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu.iew.lsq.thread0.squashedLoads;2221928;201637;141540;259900;13545194;39601;Number of loads squashed 
system.cpu.iew.lsq.thread0.ignoredResponses;3099;271;348;239;309;81;Number of memory responses ignored because the instruction is squashed 
system.cpu.iew.lsq.thread0.memOrderViolation;34465;5386;3528;3660;6223;852;Number of memory ordering violations 
system.cpu.iew.lsq.thread0.squashedStores;875502;65591;48502;79607;3808314;13943;Number of stores squashed 
system.cpu.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu.iew.lsq.thread0.rescheduledLoads;20094;3907;3350;3365;3328;9;Number of loads that were rescheduled 
system.cpu.iew.lsq.thread0.cacheBlocked;761257;131920;39460;42011;95248;24074;Number of times an access to memory failed due to the cache being blocked 
system.cpu.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu.iew.iewSquashCycles;815114;62876;41923;85407;931216;11722;Number of cycles IEW is squashing 
system.cpu.iew.iewBlockCycles;133830761;1256049;1004245;1070954;14118801;112322;Number of cycles IEW is blocking 
system.cpu.iew.iewUnblockCycles;3753125;1126268;351138;625889;6206048;217737;Number of cycles IEW is unblocking 
system.cpu.iew.iewDispatchedInsts;102303586;8146191;4301404;13111202;92864135;934480;Number of instructions dispatched to IQ 
system.cpu.iew.iewDispSquashedInsts;189982;17933;12033;17949;12266;3173;Number of squashed instructions skipped by dispatch 
system.cpu.iew.iewDispLoadInsts;18071104;1618610;824554;2646310;22410672;179838;Number of dispatched load instructions 
system.cpu.iew.iewDispStoreInsts;9081427;904654;524041;1348933;6733105;144683;Number of dispatched store instructions 
system.cpu.iew.iewDispNonSpecInsts;2158435;140125;81800;80799;3908388;18902;Number of dispatched non-speculative instructions 
system.cpu.iew.iewIQFullEvents;444128;8622;5946;6003;1390526;1405;Number of times the IQ has become full, causing a stall 
system.cpu.iew.iewLSQFullEvents;2661938;1113610;343297;617827;2521694;215715;Number of times the LSQ has become full, causing a stall 
system.cpu.iew.memOrderViolationEvents;34465;5386;3528;3660;6223;852;Number of memory order violations 
system.cpu.iew.predictedTakenIncorrect;258894;22134;13483;72920;16342;3876;Number of branches that were predicted taken incorrectly 
system.cpu.iew.predictedNotTakenIncorrect;562272;35755;25048;24399;471533;6777;Number of branches that were predicted not taken incorrectly 
system.cpu.iew.branchMispredicts;821166;57889;38531;97319;487875;10653;Number of branch mispredicts detected at execute 
system.cpu.iew.iewExecutedInsts;94972919;7706762;3921772;12352060;85410811;848409;Number of executed instructions 
system.cpu.iew.iewExecLoadInsts;17986125;1670896;808886;2563305;22077097;186733;Number of load instructions executed 
system.cpu.iew.iewExecSquashedInsts;770189;57723;33246;91297;128489;8879;Number of squashed instructions skipped in execute 
system.cpu.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu.iew.exec_nop;1941382;124494;95021;238337;1136833;19269;number of nop insts executed 
system.cpu.iew.exec_refs;26690475;2541529;1310761;3853862;28097880;324752;number of memory reference insts executed 
system.cpu.iew.exec_branches;15709632;806837;553301;1495502;4127137;114293;Number of branches executed 
system.cpu.iew.exec_stores;8704350;870633;501875;1290557;6020783;138019;Number of stores executed 
system.cpu.iew.exec_rate;0.262403;0.537040;0.423018;0.903190;0.502985;0.413077;Inst execution rate 
system.cpu.iew.wb_sent;93986367;7562946;3873443;12264113;85084548;823621;cumulative count of insts sent to commit 
system.cpu.iew.wb_count;93772343;7533557;3855930;12231664;83452212;817349;cumulative count of insts written-back 
system.cpu.iew.wb_producers;49977590;4219097;2013119;6587516;63007444;395896;num instructions producing a value 
system.cpu.iew.wb_consumers;68486954;5354572;2652953;7536151;76018921;526983;num instructions consuming a value 
system.cpu.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu.iew.wb_rate;0.259086;0.524970;0.415916;0.894386;0.491451;0.397954;insts written-back per cycle 
system.cpu.iew.wb_fanout;0.729739;0.787943;0.758822;0.874122;0.828839;0.751250;average fanout of values written-back 
system.cpu.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu.commit.commitSquashedInsts;12379183;941383;680235;1088798;31012566;175813;The number of squashed insts skipped by commit 
system.cpu.commit.commitNonSpecStalls;978889;68780;39413;39355;61900;8566;The number of times commit has been forced to stall to communicate backwards 
system.cpu.commit.branchMispredicts;765678;53414;36146;79587;484637;9736;The number of times a branch was mispredicted 
system.cpu.commit.committed_per_cycle::samples;268703178;10552465;6386845;10832777;161905077;1471294;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::mean;0.334292;0.679785;0.565056;1.108631;0.346207;0.509790;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::stdev;1.233287;1.842177;1.605937;2.173495;0.920834;1.470933;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::0;236665103;8447968;5196253;7604758;126870216;1200593;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::1;14650294;857075;507594;1086115;25172507;124356;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::2;6011341;308204;200989;201376;6558511;49109;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::3;2853594;177679;116584;126606;544014;21309;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::4;2030151;134496;86321;583101;707053;23472;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::5;1203987;68472;45711;642563;472276;8718;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::6;582969;58261;29977;35982;827040;8919;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::7;692630;65507;31426;38447;48432;5986;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::8;4013109;434803;171990;513829;705028;28832;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu.commit.committed_per_cycle::total;268703178;10552465;6386845;10832777;161905077;1471294;Number of insts commited each cycle 
system.cpu.commit.committedInsts;89825393;7173403;3608927;12009557;56052651;750051;Number of instructions committed 
system.cpu.commit.committedOps;89825393;7173403;3608927;12009557;56052651;750051;Number of ops (including micro ops) committed 
system.cpu.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu.commit.refs;24055101;2256036;1158553;3655736;11790269;270977;Number of memory references committed 
system.cpu.commit.loads;15849176;1416973;683014;2386410;8865478;140237;Number of loads committed 
system.cpu.commit.membars;387936;33979;21222;21085;29151;4176;Number of memory barriers committed 
system.cpu.commit.branches;14762009;743568;502741;1432324;2425855;99590;Number of branches committed 
system.cpu.commit.fp_insts;393315;1464794;314488;3715019;25434214;3905;Number of committed floating point instructions. 
system.cpu.commit.int_insts;86856483;6160535;3299774;10239544;29529960;720998;Number of committed integer instructions. 
system.cpu.commit.function_calls;1390469;86723;71713;111105;79180;8005;Number of function calls committed. 
system.cpu.commit.op_class_0::No_OpClass;1597756;100662;76536;221106;1091092;15301;Class of committed instruction 
system.cpu.commit.op_class_0::IntAlu;62394232;3847178;2110116;6493125;13758587;438640;Class of committed instruction 
system.cpu.commit.op_class_0::IntMult;153004;3973;4627;52264;6990;746;Class of committed instruction 
system.cpu.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatAdd;84983;576314;100590;774015;12846752;1217;Class of committed instruction 
system.cpu.commit.op_class_0::FloatCmp;0;38012;5948;21;12;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatCvt;0;7770;9692;17282;74;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatMult;0;168164;60175;691008;12058637;0;Class of committed instruction 
system.cpu.commit.op_class_0::FloatDiv;4191;35546;2688;25023;250;230;Class of committed instruction 
system.cpu.commit.op_class_0::FloatSqrt;0;1;0;1;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::MemRead;16237112;1450952;704236;2407495;8894629;144413;Class of committed instruction 
system.cpu.commit.op_class_0::MemWrite;8279942;840218;476497;1270279;2926422;131085;Class of committed instruction 
system.cpu.commit.op_class_0::IprAccess;1074173;104613;57822;57938;4469206;18419;Class of committed instruction 
system.cpu.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu.commit.op_class_0::total;89825393;7173403;3608927;12009557;56052651;750051;Class of committed instruction 
system.cpu.commit.bw_lim_events;4013109;434803;171990;513829;705028;28832;number cycles where commit BW limit reached 
system.cpu.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu.rob.rob_reads;366596048;18172670;10468817;23382828;242529506;2351269;The number of ROB reads 
system.cpu.rob.rob_writes;206532312;16389214;8690082;26381395;178648552;1882141;The number of ROB writes 
system.cpu.timesIdled;1302687;48340;36046;34613;44761;7610;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu.idleCycles;91107588;3639081;2772897;2659085;3385557;552486;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu.quiesceCycles;4521672538;100737;81549;76752;86346;;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu.committedInsts;88236021;7073293;3533556;11789485;54962079;735210;Number of Instructions Simulated 
system.cpu.committedOps;88236021;7073293;3533556;11789485;54962079;735210;Number of Ops (including micro ops) Simulated 
system.cpu.cpi;4.101896;2.028822;2.623686;1.160020;3.089544;2.793591;CPI: Cycles Per Instruction 
system.cpu.cpi_total;4.101896;2.028822;2.623686;1.160020;3.089544;2.793591;CPI: Total CPI of All Threads 
system.cpu.ipc;0.243790;0.492897;0.381143;0.862054;0.323672;0.357962;IPC: Instructions Per Cycle 
system.cpu.ipc_total;0.243790;0.492897;0.381143;0.862054;0.323672;0.357962;IPC: Total IPC of All Threads 
system.cpu.int_regfile_reads;125939299;8986264;4781695;13281770;76425581;1131629;number of integer regfile reads 
system.cpu.int_regfile_writes;69962100;4527885;2551263;6532082;47350282;562488;number of integer regfile writes 
system.cpu.fp_regfile_reads;183572;1827865;419401;3695944;43265722;2723;number of floating regfile reads 
system.cpu.fp_regfile_writes;183863;1358334;287805;3005545;25173957;2478;number of floating regfile writes 
system.cpu.misc_regfile_reads;2400964;2226079;619595;5364663;28448189;24385;number of misc regfile reads 
system.cpu.misc_regfile_writes;1132388;95231;49347;49559;1853127;14642;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7481;3749;3262;3257;2857;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7481;3749;3262;3257;2857;;Transaction distribution 
system.iobus.trans_dist::WriteReq;54524;14975;13029;12468;12390;1;Transaction distribution 
system.iobus.trans_dist::WriteResp;54550;14977;13035;12478;12403;1;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;26;2;6;10;13;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;5538;236;210;192;372;2;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;40;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;256;384;392;328;360;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20508;9220;8054;8086;6946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;1906;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;1008;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;35132;10888;9496;9398;8574;2;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26564;23098;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26564;23098;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;124062;37452;32594;31470;30520;2;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;22152;944;840;768;1488;8;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;160;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;268;528;539;451;495;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10254;4610;4027;4043;3473;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;7604;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;567;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;46281;6809;5961;5790;6070;8;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848144;737512;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848144;737512;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2883921;854953;743473;710526;706718;8;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;5417000;167000;144000;135000;309000;2000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;30000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;223000;336000;343000;287000;315000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15170000;5821000;5095000;5105000;4396000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.1;0.1;0.1;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;1889000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;819000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398858810;119321822;103761790;99152605;98587358;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;1.7;2.2;1.4;0.1;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;24838000;9159000;7981000;7928000;7115000;1000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.1;0.2;0.1;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45149736;13322098;11582588;11074828;11008832;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.2;0.2;0.2;0.0;;Layer utilization (%) 
system.cpu.icache.tags.replacements;1391586;56903;42978;41270;52152;9221;number of replacements 
system.cpu.icache.tags.tagsinuse;508.975524;511.868142;511.765608;511.921052;511.982964;511.971078;Cycle average of tags in use 
system.cpu.icache.tags.total_refs;14130574;1064075;638106;2192754;11427974;184906;Total number of references to valid blocks. 
system.cpu.icache.tags.sampled_refs;1391586;56903;42978;41270;52152;9733;Sample count of references to valid blocks. 
system.cpu.icache.tags.avg_refs;10.154294;18.699805;14.847271;53.131912;219.128202;18.997842;Average number of references to valid blocks. 
system.cpu.icache.tags.warmup_cycle;59561214500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.icache.tags.occ_blocks::cpu.inst;508.975524;511.868142;511.765608;511.921052;511.982964;511.971078;Average occupied blocks per requestor 
system.cpu.icache.tags.occ_percent::cpu.inst;0.994093;0.999742;0.999542;0.999846;0.999967;0.999944;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_percent::total;0.994093;0.999742;0.999542;0.999846;0.999967;0.999944;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_task_id_blocks::1024;511;512;512;512;511;512;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::0;71;65;62;64;65;64;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::1;12;33;33;31;34;31;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::2;428;414;417;417;412;417;Occupied blocks per task id 
system.cpu.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu.icache.tags.tag_accesses;32759383;2312542;1414797;4520425;23021376;310150;Number of tag accesses 
system.cpu.icache.tags.data_accesses;32759383;2312542;1414797;4520425;23021376;310150;Number of data accesses 
system.cpu.icache.ReadReq_hits::cpu.inst;14175252;1064696;637930;2193416;11427228;139867;number of ReadReq hits 
system.cpu.icache.ReadReq_hits::total;14175252;1064696;637930;2193416;11427228;139867;number of ReadReq hits 
system.cpu.icache.demand_hits::cpu.inst;14175252;1064696;637930;2193416;11427228;139867;number of demand (read+write) hits 
system.cpu.icache.demand_hits::total;14175252;1064696;637930;2193416;11427228;139867;number of demand (read+write) hits 
system.cpu.icache.overall_hits::cpu.inst;14175252;1064696;637930;2193416;11427228;139867;number of overall hits 
system.cpu.icache.overall_hits::total;14175252;1064696;637930;2193416;11427228;139867;number of overall hits 
system.cpu.icache.ReadReq_misses::cpu.inst;1508240;63115;47967;46156;57375;10596;number of ReadReq misses 
system.cpu.icache.ReadReq_misses::total;1508240;63115;47967;46156;57375;10596;number of ReadReq misses 
system.cpu.icache.demand_misses::cpu.inst;1508240;63115;47967;46156;57375;10596;number of demand (read+write) misses 
system.cpu.icache.demand_misses::total;1508240;63115;47967;46156;57375;10596;number of demand (read+write) misses 
system.cpu.icache.overall_misses::cpu.inst;1508240;63115;47967;46156;57375;10596;number of overall misses 
system.cpu.icache.overall_misses::total;1508240;63115;47967;46156;57375;10596;number of overall misses 
system.cpu.icache.ReadReq_miss_latency::cpu.inst;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of ReadReq miss cycles 
system.cpu.icache.ReadReq_miss_latency::total;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of ReadReq miss cycles 
system.cpu.icache.demand_miss_latency::cpu.inst;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of demand (read+write) miss cycles 
system.cpu.icache.demand_miss_latency::total;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of demand (read+write) miss cycles 
system.cpu.icache.overall_miss_latency::cpu.inst;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of overall miss cycles 
system.cpu.icache.overall_miss_latency::total;78876142430;3460303793;2593032167;2510825176;3192004309;565504968;number of overall miss cycles 
system.cpu.icache.ReadReq_accesses::cpu.inst;15683492;1127811;685897;2239572;11484603;150463;number of ReadReq accesses(hits+misses) 
system.cpu.icache.ReadReq_accesses::total;15683492;1127811;685897;2239572;11484603;150463;number of ReadReq accesses(hits+misses) 
system.cpu.icache.demand_accesses::cpu.inst;15683492;1127811;685897;2239572;11484603;150463;number of demand (read+write) accesses 
system.cpu.icache.demand_accesses::total;15683492;1127811;685897;2239572;11484603;150463;number of demand (read+write) accesses 
system.cpu.icache.overall_accesses::cpu.inst;15683492;1127811;685897;2239572;11484603;150463;number of overall (read+write) accesses 
system.cpu.icache.overall_accesses::total;15683492;1127811;685897;2239572;11484603;150463;number of overall (read+write) accesses 
system.cpu.icache.ReadReq_miss_rate::cpu.inst;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_miss_rate::total;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for ReadReq accesses 
system.cpu.icache.demand_miss_rate::cpu.inst;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for demand accesses 
system.cpu.icache.demand_miss_rate::total;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for demand accesses 
system.cpu.icache.overall_miss_rate::cpu.inst;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for overall accesses 
system.cpu.icache.overall_miss_rate::total;0.096167;0.055962;0.069933;0.020609;0.004996;0.070423;miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average ReadReq miss latency 
system.cpu.icache.ReadReq_avg_miss_latency::total;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average ReadReq miss latency 
system.cpu.icache.demand_avg_miss_latency::cpu.inst;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average overall miss latency 
system.cpu.icache.demand_avg_miss_latency::total;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::cpu.inst;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::total;52296.811137;54825.378959;54058.668814;54398.673542;55634.062031;53369.664779;average overall miss latency 
system.cpu.icache.blocked_cycles::no_mshrs;20780;3235;2630;1882;2002;318;number of cycles access was blocked 
system.cpu.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked::no_mshrs;397;60;36;42;39;7;number of cycles access was blocked 
system.cpu.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.avg_blocked_cycles::no_mshrs;52.342569;53.916667;73.055556;44.809524;51.333333;45.428571;average number of cycles each access was blocked 
system.cpu.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.icache.ReadReq_mshr_hits::cpu.inst;115841;6195;4962;4875;5205;1374;number of ReadReq MSHR hits 
system.cpu.icache.ReadReq_mshr_hits::total;115841;6195;4962;4875;5205;1374;number of ReadReq MSHR hits 
system.cpu.icache.demand_mshr_hits::cpu.inst;115841;6195;4962;4875;5205;1374;number of demand (read+write) MSHR hits 
system.cpu.icache.demand_mshr_hits::total;115841;6195;4962;4875;5205;1374;number of demand (read+write) MSHR hits 
system.cpu.icache.overall_mshr_hits::cpu.inst;115841;6195;4962;4875;5205;1374;number of overall MSHR hits 
system.cpu.icache.overall_mshr_hits::total;115841;6195;4962;4875;5205;1374;number of overall MSHR hits 
system.cpu.icache.ReadReq_mshr_misses::cpu.inst;1392399;56920;43005;41281;52170;9222;number of ReadReq MSHR misses 
system.cpu.icache.ReadReq_mshr_misses::total;1392399;56920;43005;41281;52170;9222;number of ReadReq MSHR misses 
system.cpu.icache.demand_mshr_misses::cpu.inst;1392399;56920;43005;41281;52170;9222;number of demand (read+write) MSHR misses 
system.cpu.icache.demand_mshr_misses::total;1392399;56920;43005;41281;52170;9222;number of demand (read+write) MSHR misses 
system.cpu.icache.overall_mshr_misses::cpu.inst;1392399;56920;43005;41281;52170;9222;number of overall MSHR misses 
system.cpu.icache.overall_mshr_misses::total;1392399;56920;43005;41281;52170;9222;number of overall MSHR misses 
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of ReadReq MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_latency::total;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of ReadReq MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::cpu.inst;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::total;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::cpu.inst;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of overall MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::total;69310353060;3000721680;2241845074;2161370064;2789131927;477435030;number of overall MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_mshr_miss_rate::total;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for ReadReq accesses 
system.cpu.icache.demand_mshr_miss_rate::cpu.inst;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for demand accesses 
system.cpu.icache.demand_mshr_miss_rate::total;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for demand accesses 
system.cpu.icache.overall_mshr_miss_rate::cpu.inst;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for overall accesses 
system.cpu.icache.overall_mshr_miss_rate::total;0.088781;0.050469;0.062699;0.018433;0.004543;0.061291;mshr miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average ReadReq mshr miss latency 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average ReadReq mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average overall mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::total;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::total;49777.652139;52718.230499;52129.870341;52357.502580;53462.371612;51771.310995;average overall mshr miss latency 
system.cpu.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu.dcache.tags.replacements;2859309;79311;32516;44949;507765;16702;number of replacements 
system.cpu.dcache.tags.tagsinuse;1023.949771;1023.841362;1022.256534;1020.842335;1023.990283;1024;Cycle average of tags in use 
system.cpu.dcache.tags.total_refs;18619494;1921421;1009191;3425090;23146328;207986;Total number of references to valid blocks. 
system.cpu.dcache.tags.sampled_refs;2859309;79311;32516;44949;507765;17726;Sample count of references to valid blocks. 
system.cpu.dcache.tags.avg_refs;6.511886;24.226412;31.036751;76.199471;45.584725;11.733386;Average number of references to valid blocks. 
system.cpu.dcache.tags.warmup_cycle;27733750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.dcache.tags.occ_blocks::cpu.data;1023.949771;1023.841362;1022.256534;1020.842335;1023.990283;1024;Average occupied blocks per requestor 
system.cpu.dcache.tags.occ_percent::cpu.data;0.999951;0.999845;0.998297;0.996916;0.999991;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_percent::total;0.999951;0.999845;0.998297;0.996916;0.999991;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_task_id_blocks::1024;1024;1024;1024;1024;1024;1024;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::0;122;120;105;112;105;98;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::1;846;853;862;860;866;871;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::2;55;51;57;51;53;54;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::3;1;;;1;;1;Occupied blocks per task id 
system.cpu.dcache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu.dcache.tags.tag_accesses;51939879;4709994;2387109;7310541;49780001;590398;Number of tag accesses 
system.cpu.dcache.tags.data_accesses;51939879;4709994;2387109;7310541;49780001;590398;Number of data accesses 
system.cpu.dcache.ReadReq_hits::cpu.data;12203259;1369447;644659;2278918;21068324;126965;number of ReadReq hits 
system.cpu.dcache.ReadReq_hits::total;12203259;1369447;644659;2278918;21068324;126965;number of ReadReq hits 
system.cpu.dcache.WriteReq_hits::cpu.data;5927554;517092;347214;1131770;2036481;60178;number of WriteReq hits 
system.cpu.dcache.WriteReq_hits::total;5927554;517092;347214;1131770;2036481;60178;number of WriteReq hits 
system.cpu.dcache.LoadLockedReq_hits::cpu.data;231145;18077;9135;9008;15355;2314;number of LoadLockedReq hits 
system.cpu.dcache.LoadLockedReq_hits::total;231145;18077;9135;9008;15355;2314;number of LoadLockedReq hits 
system.cpu.dcache.StoreCondReq_hits::cpu.data;280288;17263;8339;8276;15576;2418;number of StoreCondReq hits 
system.cpu.dcache.StoreCondReq_hits::total;280288;17263;8339;8276;15576;2418;number of StoreCondReq hits 
system.cpu.dcache.demand_hits::cpu.data;18130813;1886539;991873;3410688;23104805;187143;number of demand (read+write) hits 
system.cpu.dcache.demand_hits::total;18130813;1886539;991873;3410688;23104805;187143;number of demand (read+write) hits 
system.cpu.dcache.overall_hits::cpu.data;18130813;1886539;991873;3410688;23104805;187143;number of overall hits 
system.cpu.dcache.overall_hits::total;18130813;1886539;991873;3410688;23104805;187143;number of overall hits 
system.cpu.dcache.ReadReq_misses::cpu.data;3888369;91011;49083;76625;628295;26665;number of ReadReq misses 
system.cpu.dcache.ReadReq_misses::total;3888369;91011;49083;76625;628295;26665;number of ReadReq misses 
system.cpu.dcache.WriteReq_misses::cpu.data;1981726;301347;117993;127282;870197;67958;number of WriteReq misses 
system.cpu.dcache.WriteReq_misses::total;1981726;301347;117993;127282;870197;67958;number of WriteReq misses 
system.cpu.dcache.LoadLockedReq_misses::cpu.data;27348;1098;855;891;1888;350;number of LoadLockedReq misses 
system.cpu.dcache.LoadLockedReq_misses::total;27348;1098;855;891;1888;350;number of LoadLockedReq misses 
system.cpu.dcache.StoreCondReq_misses::cpu.data;12;2;2;1;1;;number of StoreCondReq misses 
system.cpu.dcache.StoreCondReq_misses::total;12;2;2;1;1;;number of StoreCondReq misses 
system.cpu.dcache.demand_misses::cpu.data;5870095;392358;167076;203907;1498492;94623;number of demand (read+write) misses 
system.cpu.dcache.demand_misses::total;5870095;392358;167076;203907;1498492;94623;number of demand (read+write) misses 
system.cpu.dcache.overall_misses::cpu.data;5870095;392358;167076;203907;1498492;94623;number of overall misses 
system.cpu.dcache.overall_misses::total;5870095;392358;167076;203907;1498492;94623;number of overall misses 
system.cpu.dcache.ReadReq_miss_latency::cpu.data;201555831416;5327686739;2902831236;4108960978;33181879992;1562504999;number of ReadReq miss cycles 
system.cpu.dcache.ReadReq_miss_latency::total;201555831416;5327686739;2902831236;4108960978;33181879992;1562504999;number of ReadReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::cpu.data;116320628640;19084787137;7330848332;8050858818;57873921077;4380845206;number of WriteReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::total;116320628640;19084787137;7330848332;8050858818;57873921077;4380845206;number of WriteReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data;1620748998;73036000;54035250;58489750;122536750;22449750;number of LoadLockedReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::total;1620748998;73036000;54035250;58489750;122536750;22449750;number of LoadLockedReq miss cycles 
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data;62488;10498;10498;4999;4999;;number of StoreCondReq miss cycles 
system.cpu.dcache.StoreCondReq_miss_latency::total;62488;10498;10498;4999;4999;;number of StoreCondReq miss cycles 
system.cpu.dcache.demand_miss_latency::cpu.data;317876460056;24412473876;10233679568;12159819796;91055801069;5943350205;number of demand (read+write) miss cycles 
system.cpu.dcache.demand_miss_latency::total;317876460056;24412473876;10233679568;12159819796;91055801069;5943350205;number of demand (read+write) miss cycles 
system.cpu.dcache.overall_miss_latency::cpu.data;317876460056;24412473876;10233679568;12159819796;91055801069;5943350205;number of overall miss cycles 
system.cpu.dcache.overall_miss_latency::total;317876460056;24412473876;10233679568;12159819796;91055801069;5943350205;number of overall miss cycles 
system.cpu.dcache.ReadReq_accesses::cpu.data;16091628;1460458;693742;2355543;21696619;153630;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.ReadReq_accesses::total;16091628;1460458;693742;2355543;21696619;153630;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::cpu.data;7909280;818439;465207;1259052;2906678;128136;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::total;7909280;818439;465207;1259052;2906678;128136;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::cpu.data;258493;19175;9990;9899;17243;2664;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::total;258493;19175;9990;9899;17243;2664;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::cpu.data;280300;17265;8341;8277;15577;2418;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::total;280300;17265;8341;8277;15577;2418;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.demand_accesses::cpu.data;24000908;2278897;1158949;3614595;24603297;281766;number of demand (read+write) accesses 
system.cpu.dcache.demand_accesses::total;24000908;2278897;1158949;3614595;24603297;281766;number of demand (read+write) accesses 
system.cpu.dcache.overall_accesses::cpu.data;24000908;2278897;1158949;3614595;24603297;281766;number of overall (read+write) accesses 
system.cpu.dcache.overall_accesses::total;24000908;2278897;1158949;3614595;24603297;281766;number of overall (read+write) accesses 
system.cpu.dcache.ReadReq_miss_rate::cpu.data;0.241639;0.062317;0.070751;0.032530;0.028958;0.173566;miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_miss_rate::total;0.241639;0.062317;0.070751;0.032530;0.028958;0.173566;miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_miss_rate::cpu.data;0.250557;0.368197;0.253635;0.101094;0.299379;0.530358;miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_miss_rate::total;0.250557;0.368197;0.253635;0.101094;0.299379;0.530358;miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data;0.105798;0.057262;0.085586;0.090009;0.109494;0.131381;miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::total;0.105798;0.057262;0.085586;0.090009;0.109494;0.131381;miss rate for LoadLockedReq accesses 
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data;0.000043;0.000116;0.000240;0.000121;0.000064;;miss rate for StoreCondReq accesses 
system.cpu.dcache.StoreCondReq_miss_rate::total;0.000043;0.000116;0.000240;0.000121;0.000064;;miss rate for StoreCondReq accesses 
system.cpu.dcache.demand_miss_rate::cpu.data;0.244578;0.172170;0.144162;0.056412;0.060906;0.335821;miss rate for demand accesses 
system.cpu.dcache.demand_miss_rate::total;0.244578;0.172170;0.144162;0.056412;0.060906;0.335821;miss rate for demand accesses 
system.cpu.dcache.overall_miss_rate::cpu.data;0.244578;0.172170;0.144162;0.056412;0.060906;0.335821;miss rate for overall accesses 
system.cpu.dcache.overall_miss_rate::total;0.244578;0.172170;0.144162;0.056412;0.060906;0.335821;miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data;51835.572040;58538.931986;59141.275717;53624.286825;52812.580065;58597.599812;average ReadReq miss latency 
system.cpu.dcache.ReadReq_avg_miss_latency::total;51835.572040;58538.931986;59141.275717;53624.286825;52812.580065;58597.599812;average ReadReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data;58696.625386;63331.598247;62129.518971;63252.139486;66506.688804;64464.010212;average WriteReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::total;58696.625386;63331.598247;62129.518971;63252.139486;66506.688804;64464.010212;average WriteReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data;59263.894910;66517.304189;63199.122807;65645.061728;64902.939619;64142.142857;average LoadLockedReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total;59263.894910;66517.304189;63199.122807;65645.061728;64902.939619;64142.142857;average LoadLockedReq miss latency 
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data;5207.333333;5249;5249;4999;4999;;average StoreCondReq miss latency 
system.cpu.dcache.StoreCondReq_avg_miss_latency::total;5207.333333;5249;5249;4999;4999;;average StoreCondReq miss latency 
system.cpu.dcache.demand_avg_miss_latency::cpu.data;54151.842527;62219.895799;61251.643372;59634.145939;60764.956416;62810.840969;average overall miss latency 
system.cpu.dcache.demand_avg_miss_latency::total;54151.842527;62219.895799;61251.643372;59634.145939;60764.956416;62810.840969;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::cpu.data;54151.842527;62219.895799;61251.643372;59634.145939;60764.956416;62810.840969;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::total;54151.842527;62219.895799;61251.643372;59634.145939;60764.956416;62810.840969;average overall miss latency 
system.cpu.dcache.blocked_cycles::no_mshrs;7909162;1276511;463241;497457;2487222;281444;number of cycles access was blocked 
system.cpu.dcache.blocked_cycles::no_targets;1384;111;21;4;0;15;number of cycles access was blocked 
system.cpu.dcache.blocked::no_mshrs;286319;44773;17616;18672;86984;10344;number of cycles access was blocked 
system.cpu.dcache.blocked::no_targets;13;3;1;1;0;1;number of cycles access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_mshrs;27.623602;28.510732;26.296605;26.641870;28.594017;27.208430;average number of cycles each access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_targets;106.461538;37;21;4;nan;15;average number of cycles each access was blocked 
system.cpu.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.dcache.writebacks::writebacks;475086;52374;19436;26283;335520;10180;number of writebacks 
system.cpu.dcache.writebacks::total;475086;52374;19436;26283;335520;10180;number of writebacks 
system.cpu.dcache.ReadReq_mshr_hits::cpu.data;1353556;57731;32872;49142;416195;19025;number of ReadReq MSHR hits 
system.cpu.dcache.ReadReq_mshr_hits::total;1353556;57731;32872;49142;416195;19025;number of ReadReq MSHR hits 
system.cpu.dcache.WriteReq_mshr_hits::cpu.data;1677066;255911;102120;110278;575798;59070;number of WriteReq MSHR hits 
system.cpu.dcache.WriteReq_mshr_hits::total;1677066;255911;102120;110278;575798;59070;number of WriteReq MSHR hits 
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data;5868;465;355;361;590;175;number of LoadLockedReq MSHR hits 
system.cpu.dcache.LoadLockedReq_mshr_hits::total;5868;465;355;361;590;175;number of LoadLockedReq MSHR hits 
system.cpu.dcache.demand_mshr_hits::cpu.data;3030622;313642;134992;159420;991993;78095;number of demand (read+write) MSHR hits 
system.cpu.dcache.demand_mshr_hits::total;3030622;313642;134992;159420;991993;78095;number of demand (read+write) MSHR hits 
system.cpu.dcache.overall_mshr_hits::cpu.data;3030622;313642;134992;159420;991993;78095;number of overall MSHR hits 
system.cpu.dcache.overall_mshr_hits::total;3030622;313642;134992;159420;991993;78095;number of overall MSHR hits 
system.cpu.dcache.ReadReq_mshr_misses::cpu.data;2534813;33280;16211;27483;212100;7640;number of ReadReq MSHR misses 
system.cpu.dcache.ReadReq_mshr_misses::total;2534813;33280;16211;27483;212100;7640;number of ReadReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::cpu.data;304660;45436;15873;17004;294399;8888;number of WriteReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::total;304660;45436;15873;17004;294399;8888;number of WriteReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data;21480;633;500;530;1298;175;number of LoadLockedReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::total;21480;633;500;530;1298;175;number of LoadLockedReq MSHR misses 
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data;12;2;2;1;1;;number of StoreCondReq MSHR misses 
system.cpu.dcache.StoreCondReq_mshr_misses::total;12;2;2;1;1;;number of StoreCondReq MSHR misses 
system.cpu.dcache.demand_mshr_misses::cpu.data;2839473;78716;32084;44487;506499;16528;number of demand (read+write) MSHR misses 
system.cpu.dcache.demand_mshr_misses::total;2839473;78716;32084;44487;506499;16528;number of demand (read+write) MSHR misses 
system.cpu.dcache.overall_mshr_misses::cpu.data;2839473;78716;32084;44487;506499;16528;number of overall MSHR misses 
system.cpu.dcache.overall_mshr_misses::total;2839473;78716;32084;44487;506499;16528;number of overall MSHR misses 
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data;123609449304;2083634007;1014843260;1544546011;11641305005;471349501;number of ReadReq MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_miss_latency::total;123609449304;2083634007;1014843260;1544546011;11641305005;471349501;number of ReadReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data;17862840235;2986110715;1031170235;1128726489;19634374349;606484325;number of WriteReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::total;17862840235;2986110715;1031170235;1128726489;19634374349;606484325;number of WriteReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data;1197033251;42084500;30605750;34672500;83290000;10736250;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total;1197033251;42084500;30605750;34672500;83290000;10736250;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data;12012;2002;2002;1001;1001;;number of StoreCondReq MSHR miss cycles 
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total;12012;2002;2002;1001;1001;;number of StoreCondReq MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::cpu.data;141472289539;5069744722;2046013495;2673272500;31275679354;1077833826;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::total;141472289539;5069744722;2046013495;2673272500;31275679354;1077833826;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::cpu.data;141472289539;5069744722;2046013495;2673272500;31275679354;1077833826;number of overall MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::total;141472289539;5069744722;2046013495;2673272500;31275679354;1077833826;number of overall MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data;1343699500;734429000;640151000;639713000;557984000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total;1343699500;734429000;640151000;639713000;557984000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data;1958668998;326167500;287249500;279286000;274944500;201500;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total;1958668998;326167500;287249500;279286000;274944500;201500;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data;3302368498;1060596500;927400500;918999000;832928500;201500;number of overall MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::total;3302368498;1060596500;927400500;918999000;832928500;201500;number of overall MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data;0.157524;0.022787;0.023367;0.011667;0.009776;0.049730;mshr miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_mshr_miss_rate::total;0.157524;0.022787;0.023367;0.011667;0.009776;0.049730;mshr miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data;0.038519;0.055515;0.034120;0.013505;0.101284;0.069364;mshr miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::total;0.038519;0.055515;0.034120;0.013505;0.101284;0.069364;mshr miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data;0.083097;0.033012;0.050050;0.053541;0.075277;0.065691;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total;0.083097;0.033012;0.050050;0.053541;0.075277;0.065691;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data;0.000043;0.000116;0.000240;0.000121;0.000064;;mshr miss rate for StoreCondReq accesses 
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total;0.000043;0.000116;0.000240;0.000121;0.000064;;mshr miss rate for StoreCondReq accesses 
system.cpu.dcache.demand_mshr_miss_rate::cpu.data;0.118307;0.034541;0.027684;0.012308;0.020587;0.058659;mshr miss rate for demand accesses 
system.cpu.dcache.demand_mshr_miss_rate::total;0.118307;0.034541;0.027684;0.012308;0.020587;0.058659;mshr miss rate for demand accesses 
system.cpu.dcache.overall_mshr_miss_rate::cpu.data;0.118307;0.034541;0.027684;0.012308;0.020587;0.058659;mshr miss rate for overall accesses 
system.cpu.dcache.overall_mshr_miss_rate::total;0.118307;0.034541;0.027684;0.012308;0.020587;0.058659;mshr miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data;48764.721226;62609.194922;62602.138054;56200.051341;54885.926473;61694.960864;average ReadReq mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total;48764.721226;62609.194922;62602.138054;56200.051341;54885.926473;61694.960864;average ReadReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data;58632.049613;65721.250000;64963.789769;66380.056987;66693.074192;68236.310194;average WriteReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total;58632.049613;65721.250000;64963.789769;66380.056987;66693.074192;68236.310194;average WriteReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data;55727.804981;66484.202212;61211.500000;65419.811321;64167.950693;61350;average LoadLockedReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55727.804981;66484.202212;61211.500000;65419.811321;64167.950693;61350;average LoadLockedReq mshr miss latency 
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data;1001;1001;1001;1001;1001;;average StoreCondReq mshr miss latency 
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total;1001;1001;1001;1001;1001;;average StoreCondReq mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data;49823.431862;64405.517582;63770.524093;60091.094027;61748.748475;65212.598379;average overall mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::total;49823.431862;64405.517582;63770.524093;60091.094027;61748.748475;65212.598379;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data;49823.431862;64405.517582;63770.524093;60091.094027;61748.748475;65212.598379;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::total;49823.431862;64405.517582;63770.524093;60091.094027;61748.748475;65212.598379;average overall mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu.kern.inst.quiesce;7129;63;51;48;54;0;number of quiesce instructions executed 
system.cpu.kern.inst.hwrei;235304;17586;10539;10536;454477;2568;number of hwrei instructions executed 
system.cpu.kern.ipl_count::0;82044;5014;3131;3164;5402;534;number of times we switched to this ipl 
system.cpu.kern.ipl_count::21;120;70;66;57;64;;number of times we switched to this ipl 
system.cpu.kern.ipl_count::22;2444;7;5;7;87;1;number of times we switched to this ipl 
system.cpu.kern.ipl_count::31;119350;6038;4041;4007;7040;555;number of times we switched to this ipl 
system.cpu.kern.ipl_count::total;203958;11129;7243;7235;12593;1090;number of times we switched to this ipl 
system.cpu.kern.ipl_good::0;80507;5011;3128;3161;5399;532;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::21;120;70;66;57;64;;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::22;2444;7;5;7;87;1;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::31;80507;5012;3128;3161;5400;532;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::total;163578;10100;6327;6386;10950;1065;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_ticks::0;2347882997500;5131369000;2966491000;5205994500;82614505000;938042000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::21;127307000;61956000;57867000;50324000;55131500;;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::22;991724000;5396000;3614500;5171500;58896500;1041500;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::31;92800154000;2026988000;1648139500;1614886500;2218529500;87647500;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::total;2441802182500;7225709000;4676112000;6876376500;84947062500;1026731000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_used::0;0.981266;0.999402;0.999042;0.999052;0.999445;0.996255;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::31;0.674545;0.830076;0.774066;0.788869;0.767045;0.958559;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::total;0.802018;0.907539;0.873533;0.882654;0.869531;0.977064;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.syscall::2;8;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::3;33;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::4;7;26;27;23;25;;number of syscalls executed 
system.cpu.kern.syscall::6;45;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::17;18;5;5;6;5;1;number of syscalls executed 
system.cpu.kern.syscall::19;11;2;2;2;2;;number of syscalls executed 
system.cpu.kern.syscall::20;6;;;;;;number of syscalls executed 
system.cpu.kern.syscall::23;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::24;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::33;12;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::45;62;3;3;3;3;3;number of syscalls executed 
system.cpu.kern.syscall::47;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::48;10;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::54;12;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::58;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::59;7;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::71;63;17;5;5;8;4;number of syscalls executed 
system.cpu.kern.syscall::73;5;;;;;;number of syscalls executed 
system.cpu.kern.syscall::74;18;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::87;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::90;3;;;;;;number of syscalls executed 
system.cpu.kern.syscall::92;9;;;;;;number of syscalls executed 
system.cpu.kern.syscall::97;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::98;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::132;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::144;2;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::147;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::total;369;71;60;57;61;17;number of syscalls executed 
system.cpu.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpctx;4493;255;238;234;239;118;number of callpals executed 
system.cpu.kern.callpal::tbi;65;14;13;12;13;6;number of callpals executed 
system.cpu.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpipl;195342;9423;6696;6644;11366;904;number of callpals executed 
system.cpu.kern.callpal::rdps;5795;169;143;134;305;3;number of callpals executed 
system.cpu.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrusp;8;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::rdusp;10;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu.kern.callpal::rti;6051;1630;476;527;1077;185;number of callpals executed 
system.cpu.kern.callpal::callsys;562;1109;125;177;131;34;number of callpals executed 
system.cpu.kern.callpal::imb;239;7;6;5;6;4;number of callpals executed 
system.cpu.kern.callpal::total;212579;12994;7837;7889;13278;1256;number of callpals executed 
system.cpu.kern.mode_switch::kernel;6676;1885;714;761;1314;303;number of protection mode switches 
system.cpu.kern.mode_switch::user;1969;1556;408;463;1008;182;number of protection mode switches 
system.cpu.kern.mode_switch::idle;2374;0;0;0;2;0;number of protection mode switches 
system.cpu.kern.mode_switch_good::kernel;0.304524;0.825464;0.571429;0.608410;0.767884;0.600660;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::idle;0.026959;nan;nan;nan;0.500000;nan;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::total;0.368999;0.904388;0.727273;0.756536;0.868330;0.750515;fraction of useful protection mode switches 
system.cpu.kern.mode_ticks::kernel;137730776500;5140215000;3782601000;3746992000;6217213000;738231000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::user;4855145000;2085494000;893511000;3129384500;78708939500;288500000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::idle;2299216253000;0;0;0;20910000;0;number of ticks spent at the given mode 
system.cpu.kern.swap_context;4494;255;238;234;239;118;number of times the context was actually changed 
