

================================================================
== Vivado HLS Report for 'BfW_Coeff_Gen'
================================================================
* Date:           Thu Mar 11 18:04:39 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        bfW_Coeff_Gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     1.326|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8194|  8194|  8194|  8194|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  8192|         2|          1|          1|  8192|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      42|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       57|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       57|      0|      20|      96|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_U  |BfW_Coeff_Gen_coeff  |       57|  0|   0|    0|  8192|  128|     1|      1048576|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |       57|  0|   0|    0|  8192|  128|     1|      1048576|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |j_fu_88_p2                 |     +    |      0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln9_fu_82_p2          |   icmp   |      0|  0|  13|          14|          15|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  42|          33|          21|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |bfw_coeff_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |j_0_reg_71                 |   9|          2|   14|         28|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         11|   17|         37|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln9_reg_99          |   1|   0|    1|          0|
    |j_0_reg_71               |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object |    C Type    |
+----------------------+-----+-----+--------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | BfW_Coeff_Gen | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none | BfW_Coeff_Gen | return value |
|bfw_coeff_V_V_TDATA   | out |  128|     axis     | bfw_coeff_V_V |    pointer   |
|bfw_coeff_V_V_TVALID  | out |    1|     axis     | bfw_coeff_V_V |    pointer   |
|bfw_coeff_V_V_TREADY  |  in |    1|     axis     | bfw_coeff_V_V |    pointer   |
+----------------------+-----+-----+--------------+---------------+--------------+

