/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [12:0] celloutsig_0_6z;
  reg [15:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_0_27z = ~celloutsig_0_19z;
  assign celloutsig_0_28z = ~(celloutsig_0_18z[5] ^ celloutsig_0_25z);
  reg [3:0] _07_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 4'h0;
    else _07_ <= celloutsig_1_5z[8:5];
  assign { _02_[3:2], _00_, _02_[0] } = _07_;
  reg [4:0] _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= celloutsig_0_3z[6:2];
  assign { _03_[4:3], _01_, _03_[1:0] } = _08_;
  assign celloutsig_1_11z = { celloutsig_1_5z[9:1], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z } > { celloutsig_1_5z[5], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[13:9] > { celloutsig_0_3z[6:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[22:18], celloutsig_0_11z, celloutsig_0_2z } > celloutsig_0_3z;
  assign celloutsig_1_1z = { celloutsig_1_0z[4:2], celloutsig_1_0z } > in_data[176:168];
  assign celloutsig_1_3z = { in_data[107], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } > in_data[106:102];
  assign celloutsig_0_0z = in_data[64:57] || in_data[92:85];
  assign celloutsig_1_12z = { celloutsig_1_5z[5:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0] } || { celloutsig_1_5z[11:5], celloutsig_1_2z, _02_[3:2], _00_, _02_[0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z } < celloutsig_1_7z[4:0];
  assign celloutsig_1_2z = in_data[173:147] < { in_data[122:102], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z[5], celloutsig_1_0z } % { 1'h1, in_data[169:164] };
  assign celloutsig_1_8z = in_data[138:134] % { 1'h1, celloutsig_1_7z[2:1], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_7z[8:1], celloutsig_0_6z } % { 1'h1, celloutsig_0_1z[24:22], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z[12:1], in_data[0] };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[8], celloutsig_0_7z };
  assign celloutsig_1_5z = - { in_data[184:174], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = - { celloutsig_0_1z[29:26], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = - celloutsig_1_0z;
  assign celloutsig_0_8z = - { celloutsig_0_7z[8:6], _03_[4:3], _01_, _03_[1:0], celloutsig_0_0z };
  assign celloutsig_0_10z = - celloutsig_0_6z[10:4];
  assign celloutsig_0_1z = - { in_data[45:17], celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[174:169];
  assign celloutsig_1_6z = ~^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_9z[7], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_13z = { in_data[23:7], celloutsig_0_0z } >>> celloutsig_0_1z[22:5];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 13'h0000;
    else if (clkin_data[128]) celloutsig_0_6z = celloutsig_0_1z[12:0];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 16'h0000;
    else if (!clkin_data[128]) celloutsig_0_7z = { in_data[13:12], _03_[4:3], _01_, _03_[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_12z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[6] & celloutsig_0_5z) | (celloutsig_0_1z[11] & celloutsig_0_1z[12]));
  assign celloutsig_0_2z = ~((in_data[9] & in_data[60]) | (in_data[51] & celloutsig_0_1z[25]));
  assign celloutsig_0_19z = ~((celloutsig_0_12z & celloutsig_0_1z[12]) | (celloutsig_0_13z[6] & celloutsig_0_5z));
  assign _02_[1] = _00_;
  assign _03_[2] = _01_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
