library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ControlUnit is 
port ( opCode: IN std_logic_vector (4 downto 0);
		signals: OUT std_logic_vector(21 downto 0)
);
end entity ;

ARCHITECTURE My_ControlUnit OF ControlUnit is 
begin  
signals <= "0001000000000000000000" when opCode = "00010"
else "0010000000000000000000" when opCode="00011"
else "0011000000000000100010" when opCode="00100"
else "0100000000000000100010" when opCode="00101"
else "0101000000000000100010" when opCode="00110"
else "0110000000000000100100" when opCode="00111"
else "0110100000000000100010" when opCode="01000"
else "0110000000000000100011" when opCode="01001"
else "0111000000000000100011" when opCode="01010"
else "0111001000000000100010" when opCode="01011"
else "1000000000000000100011" when opCode="1100"
else "1001000000000000100011" when opCode='0' & x"D"
else "1010000000000000100011" when opCode='0' & x"E"
else "1011000000000000100010" when opCode='0' & x"F"
else "1100000000000000100010" when opCode=x"10"
else "0000000000100100010000" when opCode=x"11"
else "0000000000111000001010" when opCode=x"12"
else "0110010000000000100010" when opCode=x"13"
else "0111001000001000000010" when opCode=x"14"
else "0111001000000100000000" when opCode=x"15"
else "0000000101000000000000" when opCode=x"16"
else "0000000110000000000000" when opCode=x"17"
else "0000000111000000000000" when opCode=x"18"
else "0000000100000000000000" when opCode=x"19"
else "1101000100100110010000" when opCode=x"1A"
else "1110000000111001001000" when opCode=x"1B"
else (others=>'0');
end ARCHITECTURE;
