;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/16/2018 2:58:31 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x4F590000  	20313
0x0008	0x591D0000  	22813
0x000C	0x591D0000  	22813
0x0010	0x591D0000  	22813
0x0014	0x591D0000  	22813
0x0018	0x591D0000  	22813
0x001C	0x591D0000  	22813
0x0020	0x591D0000  	22813
0x0024	0x591D0000  	22813
0x0028	0x591D0000  	22813
0x002C	0x591D0000  	22813
0x0030	0x591D0000  	22813
0x0034	0x591D0000  	22813
0x0038	0x591D0000  	22813
0x003C	0x591D0000  	22813
0x0040	0x591D0000  	22813
0x0044	0x591D0000  	22813
0x0048	0x591D0000  	22813
0x004C	0x591D0000  	22813
0x0050	0x591D0000  	22813
0x0054	0x591D0000  	22813
0x0058	0x591D0000  	22813
0x005C	0x591D0000  	22813
0x0060	0x591D0000  	22813
0x0064	0x591D0000  	22813
0x0068	0x591D0000  	22813
0x006C	0x591D0000  	22813
0x0070	0x591D0000  	22813
0x0074	0x591D0000  	22813
0x0078	0x591D0000  	22813
0x007C	0x591D0000  	22813
0x0080	0x591D0000  	22813
0x0084	0x591D0000  	22813
0x0088	0x591D0000  	22813
0x008C	0x591D0000  	22813
0x0090	0x591D0000  	22813
0x0094	0x591D0000  	22813
0x0098	0x591D0000  	22813
0x009C	0x591D0000  	22813
0x00A0	0x591D0000  	22813
0x00A4	0x591D0000  	22813
0x00A8	0x591D0000  	22813
0x00AC	0x591D0000  	22813
0x00B0	0x4F0D0000  	20237
0x00B4	0x591D0000  	22813
0x00B8	0x591D0000  	22813
0x00BC	0x591D0000  	22813
0x00C0	0x591D0000  	22813
0x00C4	0x591D0000  	22813
0x00C8	0x591D0000  	22813
0x00CC	0x591D0000  	22813
0x00D0	0x591D0000  	22813
0x00D4	0x591D0000  	22813
0x00D8	0x591D0000  	22813
0x00DC	0x4EE90000  	20201
0x00E0	0x591D0000  	22813
0x00E4	0x591D0000  	22813
0x00E8	0x591D0000  	22813
0x00EC	0x591D0000  	22813
0x00F0	0x591D0000  	22813
0x00F4	0x591D0000  	22813
0x00F8	0x591D0000  	22813
0x00FC	0x591D0000  	22813
0x0100	0x591D0000  	22813
0x0104	0x591D0000  	22813
0x0108	0x591D0000  	22813
0x010C	0x591D0000  	22813
0x0110	0x591D0000  	22813
0x0114	0x591D0000  	22813
0x0118	0x591D0000  	22813
0x011C	0x591D0000  	22813
0x0120	0x591D0000  	22813
0x0124	0x591D0000  	22813
0x0128	0x591D0000  	22813
0x012C	0x591D0000  	22813
0x0130	0x591D0000  	22813
0x0134	0x591D0000  	22813
0x0138	0x591D0000  	22813
0x013C	0x591D0000  	22813
0x0140	0x591D0000  	22813
0x0144	0x591D0000  	22813
0x0148	0x591D0000  	22813
0x014C	0x591D0000  	22813
0x0150	0x591D0000  	22813
0x0154	0x591D0000  	22813
0x0158	0x591D0000  	22813
0x015C	0x591D0000  	22813
0x0160	0x591D0000  	22813
0x0164	0x591D0000  	22813
0x0168	0x591D0000  	22813
0x016C	0x591D0000  	22813
0x0170	0x591D0000  	22813
0x0174	0x591D0000  	22813
0x0178	0x591D0000  	22813
0x017C	0x591D0000  	22813
0x0180	0x591D0000  	22813
0x0184	0x591D0000  	22813
; end of ____SysVT
_main:
;GSM_GNSS_2_ARM.c, 333 :: 		void main( void )
0x4F58	0xB085    SUB	SP, SP, #20
0x4F5A	0xF000FB2F  BL	21948
0x4F5E	0xF7FFFFE5  BL	20268
0x4F62	0xF001FD97  BL	27284
0x4F66	0xF000FCDD  BL	22820
0x4F6A	0xF001FD53  BL	27156
;GSM_GNSS_2_ARM.c, 334 :: 		{       u8 initial_x=10;
0x4F6E	0xF10D0B0C  ADD	R11, SP, #12
0x4F72	0xF10B0A08  ADD	R10, R11, #8
0x4F76	0xF8DFC3C4  LDR	R12, [PC, #964]
0x4F7A	0xF7FEFE0B  BL	___CC2DW+0
;GSM_GNSS_2_ARM.c, 335 :: 		u8 counter_rkm=0;
;GSM_GNSS_2_ARM.c, 336 :: 		u16 x_tft=500;
;GSM_GNSS_2_ARM.c, 337 :: 		u16 y_tft=500;
;GSM_GNSS_2_ARM.c, 339 :: 		u8 flag_messag=1;
;GSM_GNSS_2_ARM.c, 340 :: 		u8 press_messag=10;
;GSM_GNSS_2_ARM.c, 341 :: 		TFT_Set_Default_Mode();
0x4F7E	0xF7FEFE13  BL	_TFT_Set_Default_Mode+0
;GSM_GNSS_2_ARM.c, 342 :: 		TFT_Init_ILI9341_8bit(320,240);
0x4F82	0x21F0    MOVS	R1, #240
0x4F84	0xF2401040  MOVW	R0, #320
0x4F88	0xF7FEFE20  BL	_TFT_Init_ILI9341_8bit+0
;GSM_GNSS_2_ARM.c, 343 :: 		TFT_Fill_Screen(CL_Red);
0x4F8C	0xF64F0000  MOVW	R0, #63488
0x4F90	0xF7FFF8E6  BL	_TFT_Fill_Screen+0
;GSM_GNSS_2_ARM.c, 344 :: 		TFT_Write_Text("First calibration of our touch screen",90,120);
0x4F94	0x48EA    LDR	R0, [PC, #936]
0x4F96	0x2278    MOVS	R2, #120
0x4F98	0x215A    MOVS	R1, #90
0x4F9A	0xF7FFF9E3  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 345 :: 		Delay_ms(500);
0x4F9E	0xF24B07A9  MOVW	R7, #45225
0x4FA2	0xF2C00728  MOVT	R7, #40
0x4FA6	0xBF00    NOP
0x4FA8	0xBF00    NOP
L_main27:
0x4FAA	0x1E7F    SUBS	R7, R7, #1
0x4FAC	0xD1FD    BNE	L_main27
0x4FAE	0xBF00    NOP
0x4FB0	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 346 :: 		TFT_Fill_Screen(CL_GREEN);
0x4FB2	0xF2404000  MOVW	R0, #1024
0x4FB6	0xF7FFF8D3  BL	_TFT_Fill_Screen+0
;GSM_GNSS_2_ARM.c, 347 :: 		TFT_Set_Pen(CL_Blue,20);
0x4FBA	0x2114    MOVS	R1, #20
0x4FBC	0xF240001F  MOVW	R0, #31
0x4FC0	0xF7FCFD18  BL	_TFT_Set_Pen+0
;GSM_GNSS_2_ARM.c, 348 :: 		ADC_Set_Input_Channel(3);
0x4FC4	0x2003    MOVS	R0, #3
0x4FC6	0xF7FFF913  BL	_ADC_Set_Input_Channel+0
;GSM_GNSS_2_ARM.c, 349 :: 		Init_ADC();
0x4FCA	0xF7FFFA85  BL	_Init_ADC+0
;GSM_GNSS_2_ARM.c, 350 :: 		TP_TFT_Init(320, 240, 8, 9);
0x4FCE	0x2309    MOVS	R3, #9
0x4FD0	0x2208    MOVS	R2, #8
0x4FD2	0x21F0    MOVS	R1, #240
0x4FD4	0xF2401040  MOVW	R0, #320
0x4FD8	0xF7FFFA08  BL	_TP_TFT_Init+0
;GSM_GNSS_2_ARM.c, 351 :: 		TP_TFT_Set_ADC_Threshold(750);
0x4FDC	0xF24020EE  MOVW	R0, #750
0x4FE0	0xB200    SXTH	R0, R0
0x4FE2	0xF7FEFFD1  BL	_TP_TFT_Set_ADC_Threshold+0
;GSM_GNSS_2_ARM.c, 352 :: 		Calibrate();
0x4FE6	0xF7FEFF0B  BL	_Calibrate+0
;GSM_GNSS_2_ARM.c, 353 :: 		TFT_Fill_Screen(CL_GREEN);
0x4FEA	0xF2404000  MOVW	R0, #1024
0x4FEE	0xF7FFF8B7  BL	_TFT_Fill_Screen+0
;GSM_GNSS_2_ARM.c, 354 :: 		module_layout();
0x4FF2	0xF7FEFFD1  BL	_module_layout+0
;GSM_GNSS_2_ARM.c, 356 :: 		while(counter_rkm!=11)
L_main29:
0x4FF6	0xF89D000D  LDRB	R0, [SP, #13]
0x4FFA	0x280B    CMP	R0, #11
0x4FFC	0xF00081F9  BEQ	L_main30
;GSM_GNSS_2_ARM.c, 358 :: 		while(TP_TFT_Press_Detect())
L_main31:
0x5000	0xF7FFFF1C  BL	_TP_TFT_Press_Detect+0
0x5004	0xB128    CBZ	R0, L_main32
;GSM_GNSS_2_ARM.c, 360 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x5006	0xA904    ADD	R1, SP, #16
0x5008	0xF10D000E  ADD	R0, SP, #14
0x500C	0xF7FFFDFE  BL	_TP_TFT_Get_Coordinates+0
;GSM_GNSS_2_ARM.c, 361 :: 		}
0x5010	0xE7F6    B	L_main31
L_main32:
;GSM_GNSS_2_ARM.c, 363 :: 		if(x_tft>=0 &&x_tft<=32 &&y_tft>= 48&&y_tft<=96 )
0x5012	0xF8BD000E  LDRH	R0, [SP, #14]
0x5016	0x2800    CMP	R0, #0
0x5018	0xD32A    BCC	L__main105
0x501A	0xF8BD000E  LDRH	R0, [SP, #14]
0x501E	0x2820    CMP	R0, #32
0x5020	0xD826    BHI	L__main104
0x5022	0xF8BD0010  LDRH	R0, [SP, #16]
0x5026	0x2830    CMP	R0, #48
0x5028	0xD322    BCC	L__main103
0x502A	0xF8BD0010  LDRH	R0, [SP, #16]
0x502E	0x2860    CMP	R0, #96
0x5030	0xD81E    BHI	L__main102
L__main101:
;GSM_GNSS_2_ARM.c, 365 :: 		mobile[counter_rkm]='0';
0x5032	0xA900    ADD	R1, SP, #0
0x5034	0xF89D000D  LDRB	R0, [SP, #13]
0x5038	0x1809    ADDS	R1, R1, R0
0x503A	0x2030    MOVS	R0, #48
0x503C	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 366 :: 		counter_rkm++;
0x503E	0xF89D000D  LDRB	R0, [SP, #13]
0x5042	0x1C40    ADDS	R0, R0, #1
0x5044	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 367 :: 		TFT_Write_Text("0",initial_x,20);
0x5048	0x48BE    LDR	R0, [PC, #760]
0x504A	0x2214    MOVS	R2, #20
0x504C	0xF89D100C  LDRB	R1, [SP, #12]
0x5050	0xF7FFF988  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 368 :: 		initial_x+=10;
0x5054	0xF89D000C  LDRB	R0, [SP, #12]
0x5058	0x300A    ADDS	R0, #10
0x505A	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 369 :: 		x_tft=500;
0x505E	0xF24010F4  MOVW	R0, #500
0x5062	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 370 :: 		y_tft=500;
0x5066	0xF24010F4  MOVW	R0, #500
0x506A	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 371 :: 		}
0x506E	0xE1BF    B	L_main36
;GSM_GNSS_2_ARM.c, 363 :: 		if(x_tft>=0 &&x_tft<=32 &&y_tft>= 48&&y_tft<=96 )
L__main105:
L__main104:
L__main103:
L__main102:
;GSM_GNSS_2_ARM.c, 372 :: 		else if(x_tft>=32 &&x_tft<=64 &&y_tft>= 48&&y_tft<=96 )
0x5070	0xF8BD000E  LDRH	R0, [SP, #14]
0x5074	0x2820    CMP	R0, #32
0x5076	0xD32A    BCC	L__main109
0x5078	0xF8BD000E  LDRH	R0, [SP, #14]
0x507C	0x2840    CMP	R0, #64
0x507E	0xD826    BHI	L__main108
0x5080	0xF8BD0010  LDRH	R0, [SP, #16]
0x5084	0x2830    CMP	R0, #48
0x5086	0xD322    BCC	L__main107
0x5088	0xF8BD0010  LDRH	R0, [SP, #16]
0x508C	0x2860    CMP	R0, #96
0x508E	0xD81E    BHI	L__main106
L__main100:
;GSM_GNSS_2_ARM.c, 374 :: 		mobile[counter_rkm]='1';
0x5090	0xA900    ADD	R1, SP, #0
0x5092	0xF89D000D  LDRB	R0, [SP, #13]
0x5096	0x1809    ADDS	R1, R1, R0
0x5098	0x2031    MOVS	R0, #49
0x509A	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 375 :: 		counter_rkm++;
0x509C	0xF89D000D  LDRB	R0, [SP, #13]
0x50A0	0x1C40    ADDS	R0, R0, #1
0x50A2	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 376 :: 		TFT_Write_Text("1",initial_x,20);
0x50A6	0x48A8    LDR	R0, [PC, #672]
0x50A8	0x2214    MOVS	R2, #20
0x50AA	0xF89D100C  LDRB	R1, [SP, #12]
0x50AE	0xF7FFF959  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 377 :: 		initial_x+=10;
0x50B2	0xF89D000C  LDRB	R0, [SP, #12]
0x50B6	0x300A    ADDS	R0, #10
0x50B8	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 378 :: 		x_tft=500;
0x50BC	0xF24010F4  MOVW	R0, #500
0x50C0	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 379 :: 		y_tft=500;
0x50C4	0xF24010F4  MOVW	R0, #500
0x50C8	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 380 :: 		}
0x50CC	0xE190    B	L_main40
;GSM_GNSS_2_ARM.c, 372 :: 		else if(x_tft>=32 &&x_tft<=64 &&y_tft>= 48&&y_tft<=96 )
L__main109:
L__main108:
L__main107:
L__main106:
;GSM_GNSS_2_ARM.c, 381 :: 		else if(x_tft>=64&&x_tft<=96 &&y_tft>= 48&&y_tft<=96 )
0x50CE	0xF8BD000E  LDRH	R0, [SP, #14]
0x50D2	0x2840    CMP	R0, #64
0x50D4	0xD32A    BCC	L__main113
0x50D6	0xF8BD000E  LDRH	R0, [SP, #14]
0x50DA	0x2860    CMP	R0, #96
0x50DC	0xD826    BHI	L__main112
0x50DE	0xF8BD0010  LDRH	R0, [SP, #16]
0x50E2	0x2830    CMP	R0, #48
0x50E4	0xD322    BCC	L__main111
0x50E6	0xF8BD0010  LDRH	R0, [SP, #16]
0x50EA	0x2860    CMP	R0, #96
0x50EC	0xD81E    BHI	L__main110
L__main99:
;GSM_GNSS_2_ARM.c, 383 :: 		mobile[counter_rkm]='2';
0x50EE	0xA900    ADD	R1, SP, #0
0x50F0	0xF89D000D  LDRB	R0, [SP, #13]
0x50F4	0x1809    ADDS	R1, R1, R0
0x50F6	0x2032    MOVS	R0, #50
0x50F8	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 384 :: 		counter_rkm++;
0x50FA	0xF89D000D  LDRB	R0, [SP, #13]
0x50FE	0x1C40    ADDS	R0, R0, #1
0x5100	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 385 :: 		TFT_Write_Text("2",initial_x,20);
0x5104	0x4891    LDR	R0, [PC, #580]
0x5106	0x2214    MOVS	R2, #20
0x5108	0xF89D100C  LDRB	R1, [SP, #12]
0x510C	0xF7FFF92A  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 386 :: 		initial_x+=10;
0x5110	0xF89D000C  LDRB	R0, [SP, #12]
0x5114	0x300A    ADDS	R0, #10
0x5116	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 387 :: 		x_tft=500;
0x511A	0xF24010F4  MOVW	R0, #500
0x511E	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 388 :: 		y_tft=500;
0x5122	0xF24010F4  MOVW	R0, #500
0x5126	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 389 :: 		}
0x512A	0xE161    B	L_main44
;GSM_GNSS_2_ARM.c, 381 :: 		else if(x_tft>=64&&x_tft<=96 &&y_tft>= 48&&y_tft<=96 )
L__main113:
L__main112:
L__main111:
L__main110:
;GSM_GNSS_2_ARM.c, 390 :: 		else if(x_tft>=96 &&x_tft<=128 &&y_tft>= 48&&y_tft<=96 )
0x512C	0xF8BD000E  LDRH	R0, [SP, #14]
0x5130	0x2860    CMP	R0, #96
0x5132	0xD32A    BCC	L__main117
0x5134	0xF8BD000E  LDRH	R0, [SP, #14]
0x5138	0x2880    CMP	R0, #128
0x513A	0xD826    BHI	L__main116
0x513C	0xF8BD0010  LDRH	R0, [SP, #16]
0x5140	0x2830    CMP	R0, #48
0x5142	0xD322    BCC	L__main115
0x5144	0xF8BD0010  LDRH	R0, [SP, #16]
0x5148	0x2860    CMP	R0, #96
0x514A	0xD81E    BHI	L__main114
L__main98:
;GSM_GNSS_2_ARM.c, 392 :: 		mobile[counter_rkm]='3';
0x514C	0xA900    ADD	R1, SP, #0
0x514E	0xF89D000D  LDRB	R0, [SP, #13]
0x5152	0x1809    ADDS	R1, R1, R0
0x5154	0x2033    MOVS	R0, #51
0x5156	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 393 :: 		counter_rkm++;
0x5158	0xF89D000D  LDRB	R0, [SP, #13]
0x515C	0x1C40    ADDS	R0, R0, #1
0x515E	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 394 :: 		TFT_Write_Text("3",initial_x,20);
0x5162	0x487B    LDR	R0, [PC, #492]
0x5164	0x2214    MOVS	R2, #20
0x5166	0xF89D100C  LDRB	R1, [SP, #12]
0x516A	0xF7FFF8FB  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 395 :: 		initial_x+=10;
0x516E	0xF89D000C  LDRB	R0, [SP, #12]
0x5172	0x300A    ADDS	R0, #10
0x5174	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 396 :: 		x_tft=500;
0x5178	0xF24010F4  MOVW	R0, #500
0x517C	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 397 :: 		y_tft=500;
0x5180	0xF24010F4  MOVW	R0, #500
0x5184	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 398 :: 		}
0x5188	0xE132    B	L_main48
;GSM_GNSS_2_ARM.c, 390 :: 		else if(x_tft>=96 &&x_tft<=128 &&y_tft>= 48&&y_tft<=96 )
L__main117:
L__main116:
L__main115:
L__main114:
;GSM_GNSS_2_ARM.c, 399 :: 		else if(x_tft>=128 &&x_tft<=160 &&y_tft>= 48&&y_tft<=96 )
0x518A	0xF8BD000E  LDRH	R0, [SP, #14]
0x518E	0x2880    CMP	R0, #128
0x5190	0xD32A    BCC	L__main121
0x5192	0xF8BD000E  LDRH	R0, [SP, #14]
0x5196	0x28A0    CMP	R0, #160
0x5198	0xD826    BHI	L__main120
0x519A	0xF8BD0010  LDRH	R0, [SP, #16]
0x519E	0x2830    CMP	R0, #48
0x51A0	0xD322    BCC	L__main119
0x51A2	0xF8BD0010  LDRH	R0, [SP, #16]
0x51A6	0x2860    CMP	R0, #96
0x51A8	0xD81E    BHI	L__main118
L__main97:
;GSM_GNSS_2_ARM.c, 401 :: 		mobile[counter_rkm]='4';
0x51AA	0xA900    ADD	R1, SP, #0
0x51AC	0xF89D000D  LDRB	R0, [SP, #13]
0x51B0	0x1809    ADDS	R1, R1, R0
0x51B2	0x2034    MOVS	R0, #52
0x51B4	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 402 :: 		counter_rkm++;
0x51B6	0xF89D000D  LDRB	R0, [SP, #13]
0x51BA	0x1C40    ADDS	R0, R0, #1
0x51BC	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 403 :: 		TFT_Write_Text("4",initial_x,20);
0x51C0	0x4864    LDR	R0, [PC, #400]
0x51C2	0x2214    MOVS	R2, #20
0x51C4	0xF89D100C  LDRB	R1, [SP, #12]
0x51C8	0xF7FFF8CC  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 404 :: 		initial_x+=10;
0x51CC	0xF89D000C  LDRB	R0, [SP, #12]
0x51D0	0x300A    ADDS	R0, #10
0x51D2	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 405 :: 		x_tft=500;
0x51D6	0xF24010F4  MOVW	R0, #500
0x51DA	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 406 :: 		y_tft=500;
0x51DE	0xF24010F4  MOVW	R0, #500
0x51E2	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 407 :: 		}
0x51E6	0xE103    B	L_main52
;GSM_GNSS_2_ARM.c, 399 :: 		else if(x_tft>=128 &&x_tft<=160 &&y_tft>= 48&&y_tft<=96 )
L__main121:
L__main120:
L__main119:
L__main118:
;GSM_GNSS_2_ARM.c, 408 :: 		else if(x_tft>=160 &&x_tft<=192 &&y_tft>= 48&&y_tft<=96 )
0x51E8	0xF8BD000E  LDRH	R0, [SP, #14]
0x51EC	0x28A0    CMP	R0, #160
0x51EE	0xD32A    BCC	L__main125
0x51F0	0xF8BD000E  LDRH	R0, [SP, #14]
0x51F4	0x28C0    CMP	R0, #192
0x51F6	0xD826    BHI	L__main124
0x51F8	0xF8BD0010  LDRH	R0, [SP, #16]
0x51FC	0x2830    CMP	R0, #48
0x51FE	0xD322    BCC	L__main123
0x5200	0xF8BD0010  LDRH	R0, [SP, #16]
0x5204	0x2860    CMP	R0, #96
0x5206	0xD81E    BHI	L__main122
L__main96:
;GSM_GNSS_2_ARM.c, 410 :: 		mobile[counter_rkm]='5';
0x5208	0xA900    ADD	R1, SP, #0
0x520A	0xF89D000D  LDRB	R0, [SP, #13]
0x520E	0x1809    ADDS	R1, R1, R0
0x5210	0x2035    MOVS	R0, #53
0x5212	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 411 :: 		counter_rkm++;
0x5214	0xF89D000D  LDRB	R0, [SP, #13]
0x5218	0x1C40    ADDS	R0, R0, #1
0x521A	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 412 :: 		TFT_Write_Text("5",initial_x,20);
0x521E	0x484E    LDR	R0, [PC, #312]
0x5220	0x2214    MOVS	R2, #20
0x5222	0xF89D100C  LDRB	R1, [SP, #12]
0x5226	0xF7FFF89D  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 413 :: 		initial_x+=10;
0x522A	0xF89D000C  LDRB	R0, [SP, #12]
0x522E	0x300A    ADDS	R0, #10
0x5230	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 414 :: 		x_tft=500;
0x5234	0xF24010F4  MOVW	R0, #500
0x5238	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 415 :: 		y_tft=500;
0x523C	0xF24010F4  MOVW	R0, #500
0x5240	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 416 :: 		}
0x5244	0xE0D4    B	L_main56
;GSM_GNSS_2_ARM.c, 408 :: 		else if(x_tft>=160 &&x_tft<=192 &&y_tft>= 48&&y_tft<=96 )
L__main125:
L__main124:
L__main123:
L__main122:
;GSM_GNSS_2_ARM.c, 417 :: 		else if(x_tft>=192 &&x_tft<=224 &&y_tft>= 48&&y_tft<=96 )
0x5246	0xF8BD000E  LDRH	R0, [SP, #14]
0x524A	0x28C0    CMP	R0, #192
0x524C	0xD32A    BCC	L__main129
0x524E	0xF8BD000E  LDRH	R0, [SP, #14]
0x5252	0x28E0    CMP	R0, #224
0x5254	0xD826    BHI	L__main128
0x5256	0xF8BD0010  LDRH	R0, [SP, #16]
0x525A	0x2830    CMP	R0, #48
0x525C	0xD322    BCC	L__main127
0x525E	0xF8BD0010  LDRH	R0, [SP, #16]
0x5262	0x2860    CMP	R0, #96
0x5264	0xD81E    BHI	L__main126
L__main95:
;GSM_GNSS_2_ARM.c, 419 :: 		mobile[counter_rkm]='6';
0x5266	0xA900    ADD	R1, SP, #0
0x5268	0xF89D000D  LDRB	R0, [SP, #13]
0x526C	0x1809    ADDS	R1, R1, R0
0x526E	0x2036    MOVS	R0, #54
0x5270	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 420 :: 		counter_rkm++;
0x5272	0xF89D000D  LDRB	R0, [SP, #13]
0x5276	0x1C40    ADDS	R0, R0, #1
0x5278	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 421 :: 		TFT_Write_Text("6",initial_x,20);
0x527C	0x4837    LDR	R0, [PC, #220]
0x527E	0x2214    MOVS	R2, #20
0x5280	0xF89D100C  LDRB	R1, [SP, #12]
0x5284	0xF7FFF86E  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 422 :: 		initial_x+=10;
0x5288	0xF89D000C  LDRB	R0, [SP, #12]
0x528C	0x300A    ADDS	R0, #10
0x528E	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 423 :: 		x_tft=500;
0x5292	0xF24010F4  MOVW	R0, #500
0x5296	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 424 :: 		y_tft=500;
0x529A	0xF24010F4  MOVW	R0, #500
0x529E	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 425 :: 		}
0x52A2	0xE0A5    B	L_main60
;GSM_GNSS_2_ARM.c, 417 :: 		else if(x_tft>=192 &&x_tft<=224 &&y_tft>= 48&&y_tft<=96 )
L__main129:
L__main128:
L__main127:
L__main126:
;GSM_GNSS_2_ARM.c, 426 :: 		else if(x_tft>=224 &&x_tft<=256 &&y_tft>= 48&&y_tft<=96 )
0x52A4	0xF8BD000E  LDRH	R0, [SP, #14]
0x52A8	0x28E0    CMP	R0, #224
0x52AA	0xD32B    BCC	L__main133
0x52AC	0xF8BD000E  LDRH	R0, [SP, #14]
0x52B0	0xF5B07F80  CMP	R0, #256
0x52B4	0xD826    BHI	L__main132
0x52B6	0xF8BD0010  LDRH	R0, [SP, #16]
0x52BA	0x2830    CMP	R0, #48
0x52BC	0xD322    BCC	L__main131
0x52BE	0xF8BD0010  LDRH	R0, [SP, #16]
0x52C2	0x2860    CMP	R0, #96
0x52C4	0xD81E    BHI	L__main130
L__main94:
;GSM_GNSS_2_ARM.c, 428 :: 		mobile[counter_rkm]='7';
0x52C6	0xA900    ADD	R1, SP, #0
0x52C8	0xF89D000D  LDRB	R0, [SP, #13]
0x52CC	0x1809    ADDS	R1, R1, R0
0x52CE	0x2037    MOVS	R0, #55
0x52D0	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 429 :: 		counter_rkm++;
0x52D2	0xF89D000D  LDRB	R0, [SP, #13]
0x52D6	0x1C40    ADDS	R0, R0, #1
0x52D8	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 430 :: 		TFT_Write_Text("7",initial_x,20);
0x52DC	0x4820    LDR	R0, [PC, #128]
0x52DE	0x2214    MOVS	R2, #20
0x52E0	0xF89D100C  LDRB	R1, [SP, #12]
0x52E4	0xF7FFF83E  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 431 :: 		initial_x+=10;
0x52E8	0xF89D000C  LDRB	R0, [SP, #12]
0x52EC	0x300A    ADDS	R0, #10
0x52EE	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 432 :: 		x_tft=500;
0x52F2	0xF24010F4  MOVW	R0, #500
0x52F6	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 433 :: 		y_tft=500;
0x52FA	0xF24010F4  MOVW	R0, #500
0x52FE	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 434 :: 		}
0x5302	0xE075    B	L_main64
;GSM_GNSS_2_ARM.c, 426 :: 		else if(x_tft>=224 &&x_tft<=256 &&y_tft>= 48&&y_tft<=96 )
L__main133:
L__main132:
L__main131:
L__main130:
;GSM_GNSS_2_ARM.c, 435 :: 		else if(x_tft>=256 &&x_tft<=288 &&y_tft>= 48&&y_tft<=96 )
0x5304	0xF8BD000E  LDRH	R0, [SP, #14]
0x5308	0xF5B07F80  CMP	R0, #256
0x530C	0xD340    BCC	L__main137
0x530E	0xF8BD000E  LDRH	R0, [SP, #14]
0x5312	0xF5B07F90  CMP	R0, #288
0x5316	0xD83B    BHI	L__main136
0x5318	0xF8BD0010  LDRH	R0, [SP, #16]
0x531C	0x2830    CMP	R0, #48
0x531E	0xD337    BCC	L__main135
0x5320	0xF8BD0010  LDRH	R0, [SP, #16]
0x5324	0x2860    CMP	R0, #96
0x5326	0xD833    BHI	L__main134
L__main93:
;GSM_GNSS_2_ARM.c, 437 :: 		mobile[counter_rkm]='8';
0x5328	0xA900    ADD	R1, SP, #0
0x532A	0xF89D000D  LDRB	R0, [SP, #13]
0x532E	0x1809    ADDS	R1, R1, R0
0x5330	0x2038    MOVS	R0, #56
0x5332	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 438 :: 		counter_rkm++;
0x5334	0xF89D000D  LDRB	R0, [SP, #13]
0x5338	0x1C40    ADDS	R0, R0, #1
0x533A	0xE013    B	#38
0x533C	0x6A0A0000  	?ICSmain_initial_x_L0+0
0x5340	0x006F2000  	?lstr32_GSM_GNSS_2_ARM+0
0x5344	0x00952000  	?lstr33_GSM_GNSS_2_ARM+0
0x5348	0x00972000  	?lstr34_GSM_GNSS_2_ARM+0
0x534C	0x00992000  	?lstr35_GSM_GNSS_2_ARM+0
0x5350	0x009B2000  	?lstr36_GSM_GNSS_2_ARM+0
0x5354	0x009D2000  	?lstr37_GSM_GNSS_2_ARM+0
0x5358	0x009F2000  	?lstr38_GSM_GNSS_2_ARM+0
0x535C	0x00A12000  	?lstr39_GSM_GNSS_2_ARM+0
0x5360	0x00A32000  	?lstr40_GSM_GNSS_2_ARM+0
0x5364	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 439 :: 		TFT_Write_Text("8",initial_x,20);
0x5368	0x4884    LDR	R0, [PC, #528]
0x536A	0x2214    MOVS	R2, #20
0x536C	0xF89D100C  LDRB	R1, [SP, #12]
0x5370	0xF7FEFFF8  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 440 :: 		initial_x+=10;
0x5374	0xF89D000C  LDRB	R0, [SP, #12]
0x5378	0x300A    ADDS	R0, #10
0x537A	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 441 :: 		x_tft=500;
0x537E	0xF24010F4  MOVW	R0, #500
0x5382	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 442 :: 		y_tft=500;
0x5386	0xF24010F4  MOVW	R0, #500
0x538A	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 443 :: 		}
0x538E	0xE02F    B	L_main68
;GSM_GNSS_2_ARM.c, 435 :: 		else if(x_tft>=256 &&x_tft<=288 &&y_tft>= 48&&y_tft<=96 )
L__main137:
L__main136:
L__main135:
L__main134:
;GSM_GNSS_2_ARM.c, 444 :: 		else if(x_tft>=288 &&x_tft<=320 &&y_tft>= 48&&y_tft<=96 )
0x5390	0xF8BD000E  LDRH	R0, [SP, #14]
0x5394	0xF5B07F90  CMP	R0, #288
0x5398	0xD32A    BCC	L__main141
0x539A	0xF8BD000E  LDRH	R0, [SP, #14]
0x539E	0xF5B07FA0  CMP	R0, #320
0x53A2	0xD825    BHI	L__main140
0x53A4	0xF8BD0010  LDRH	R0, [SP, #16]
0x53A8	0x2830    CMP	R0, #48
0x53AA	0xD321    BCC	L__main139
0x53AC	0xF8BD0010  LDRH	R0, [SP, #16]
0x53B0	0x2860    CMP	R0, #96
0x53B2	0xD81D    BHI	L__main138
L__main92:
;GSM_GNSS_2_ARM.c, 446 :: 		mobile[counter_rkm]='9';
0x53B4	0xA900    ADD	R1, SP, #0
0x53B6	0xF89D000D  LDRB	R0, [SP, #13]
0x53BA	0x1809    ADDS	R1, R1, R0
0x53BC	0x2039    MOVS	R0, #57
0x53BE	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 447 :: 		counter_rkm++;
0x53C0	0xF89D000D  LDRB	R0, [SP, #13]
0x53C4	0x1C40    ADDS	R0, R0, #1
0x53C6	0xF88D000D  STRB	R0, [SP, #13]
;GSM_GNSS_2_ARM.c, 448 :: 		TFT_Write_Text("9",initial_x,20);
0x53CA	0x486D    LDR	R0, [PC, #436]
0x53CC	0x2214    MOVS	R2, #20
0x53CE	0xF89D100C  LDRB	R1, [SP, #12]
0x53D2	0xF7FEFFC7  BL	_TFT_Write_Text+0
;GSM_GNSS_2_ARM.c, 449 :: 		initial_x+=10;
0x53D6	0xF89D000C  LDRB	R0, [SP, #12]
0x53DA	0x300A    ADDS	R0, #10
0x53DC	0xF88D000C  STRB	R0, [SP, #12]
;GSM_GNSS_2_ARM.c, 450 :: 		x_tft=500;
0x53E0	0xF24010F4  MOVW	R0, #500
0x53E4	0xF8AD000E  STRH	R0, [SP, #14]
;GSM_GNSS_2_ARM.c, 451 :: 		y_tft=500;
0x53E8	0xF24010F4  MOVW	R0, #500
0x53EC	0xF8AD0010  STRH	R0, [SP, #16]
;GSM_GNSS_2_ARM.c, 444 :: 		else if(x_tft>=288 &&x_tft<=320 &&y_tft>= 48&&y_tft<=96 )
L__main141:
L__main140:
L__main139:
L__main138:
;GSM_GNSS_2_ARM.c, 452 :: 		}
L_main68:
L_main64:
L_main60:
L_main56:
L_main52:
L_main48:
L_main44:
L_main40:
L_main36:
;GSM_GNSS_2_ARM.c, 454 :: 		}
0x53F0	0xE601    B	L_main29
L_main30:
;GSM_GNSS_2_ARM.c, 456 :: 		mobile[11]='\0';
0x53F2	0xA800    ADD	R0, SP, #0
0x53F4	0xF200010B  ADDW	R1, R0, #11
0x53F8	0x2000    MOVS	R0, #0
0x53FA	0x7008    STRB	R0, [R1, #0]
;GSM_GNSS_2_ARM.c, 457 :: 		strcat( receiver_ID, "\"" );
0x53FC	0x4861    LDR	R0, [PC, #388]
0x53FE	0x4601    MOV	R1, R0
0x5400	0x4861    LDR	R0, [PC, #388]
0x5402	0xF7FFFD5D  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 458 :: 		strcat( receiver_ID,mobile);
0x5406	0xA800    ADD	R0, SP, #0
0x5408	0x4601    MOV	R1, R0
0x540A	0x485F    LDR	R0, [PC, #380]
0x540C	0xF7FFFD58  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 459 :: 		strcat( receiver_ID, "\"" );
0x5410	0x485E    LDR	R0, [PC, #376]
0x5412	0x4601    MOV	R1, R0
0x5414	0x485C    LDR	R0, [PC, #368]
0x5416	0xF7FFFD53  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 462 :: 		while(flag_messag)
L_main72:
0x541A	0xF89D0012  LDRB	R0, [SP, #18]
0x541E	0x2800    CMP	R0, #0
0x5420	0xD05F    BEQ	L_main73
;GSM_GNSS_2_ARM.c, 464 :: 		if(TP_TFT_Press_Detect())
0x5422	0xF7FFFD0B  BL	_TP_TFT_Press_Detect+0
0x5426	0x2800    CMP	R0, #0
0x5428	0xD05A    BEQ	L_main74
;GSM_GNSS_2_ARM.c, 466 :: 		TP_TFT_Get_Coordinates(&x_tft,&y_tft);
0x542A	0xA904    ADD	R1, SP, #16
0x542C	0xF10D000E  ADD	R0, SP, #14
0x5430	0xF7FFFBEC  BL	_TP_TFT_Get_Coordinates+0
;GSM_GNSS_2_ARM.c, 467 :: 		if(y_tft>= 96&&y_tft<=144 )
0x5434	0xF8BD0010  LDRH	R0, [SP, #16]
0x5438	0x2860    CMP	R0, #96
0x543A	0xD318    BCC	L__main143
0x543C	0xF8BD0010  LDRH	R0, [SP, #16]
0x5440	0x2890    CMP	R0, #144
0x5442	0xD814    BHI	L__main142
L__main91:
;GSM_GNSS_2_ARM.c, 469 :: 		press_messag='0';
0x5444	0x2030    MOVS	R0, #48
0x5446	0xF88D0013  STRB	R0, [SP, #19]
;GSM_GNSS_2_ARM.c, 471 :: 		TFT_Circle(10, 120, 10);
0x544A	0x220A    MOVS	R2, #10
0x544C	0xB212    SXTH	R2, R2
0x544E	0x2178    MOVS	R1, #120
0x5450	0xB209    SXTH	R1, R1
0x5452	0x200A    MOVS	R0, #10
0x5454	0xB200    SXTH	R0, R0
0x5456	0xF7FFF9EB  BL	_TFT_Circle+0
;GSM_GNSS_2_ARM.c, 472 :: 		flag_messag=0;
0x545A	0x2000    MOVS	R0, #0
0x545C	0xF88D0012  STRB	R0, [SP, #18]
;GSM_GNSS_2_ARM.c, 473 :: 		TFT_Write_Char(press_messag ,10,120);
0x5460	0x2278    MOVS	R2, #120
0x5462	0x210A    MOVS	R1, #10
0x5464	0xF89D0013  LDRB	R0, [SP, #19]
0x5468	0xF7FFF8C4  BL	_TFT_Write_Char+0
;GSM_GNSS_2_ARM.c, 475 :: 		}
0x546C	0xE038    B	L_main78
;GSM_GNSS_2_ARM.c, 467 :: 		if(y_tft>= 96&&y_tft<=144 )
L__main143:
L__main142:
;GSM_GNSS_2_ARM.c, 476 :: 		else if(y_tft>= 144&&y_tft<=192 )
0x546E	0xF8BD0010  LDRH	R0, [SP, #16]
0x5472	0x2890    CMP	R0, #144
0x5474	0xD318    BCC	L__main145
0x5476	0xF8BD0010  LDRH	R0, [SP, #16]
0x547A	0x28C0    CMP	R0, #192
0x547C	0xD814    BHI	L__main144
L__main90:
;GSM_GNSS_2_ARM.c, 478 :: 		press_messag='1';
0x547E	0x2031    MOVS	R0, #49
0x5480	0xF88D0013  STRB	R0, [SP, #19]
;GSM_GNSS_2_ARM.c, 479 :: 		TFT_Circle(10, 168, 10);
0x5484	0x220A    MOVS	R2, #10
0x5486	0xB212    SXTH	R2, R2
0x5488	0x21A8    MOVS	R1, #168
0x548A	0xB209    SXTH	R1, R1
0x548C	0x200A    MOVS	R0, #10
0x548E	0xB200    SXTH	R0, R0
0x5490	0xF7FFF9CE  BL	_TFT_Circle+0
;GSM_GNSS_2_ARM.c, 480 :: 		flag_messag=0;
0x5494	0x2000    MOVS	R0, #0
0x5496	0xF88D0012  STRB	R0, [SP, #18]
;GSM_GNSS_2_ARM.c, 482 :: 		TFT_Write_Char(press_messag ,10,168);
0x549A	0x22A8    MOVS	R2, #168
0x549C	0x210A    MOVS	R1, #10
0x549E	0xF89D0013  LDRB	R0, [SP, #19]
0x54A2	0xF7FFF8A7  BL	_TFT_Write_Char+0
;GSM_GNSS_2_ARM.c, 484 :: 		}
0x54A6	0xE01B    B	L_main82
;GSM_GNSS_2_ARM.c, 476 :: 		else if(y_tft>= 144&&y_tft<=192 )
L__main145:
L__main144:
;GSM_GNSS_2_ARM.c, 485 :: 		else if(y_tft>= 192&&y_tft<=240 )
0x54A8	0xF8BD0010  LDRH	R0, [SP, #16]
0x54AC	0x28C0    CMP	R0, #192
0x54AE	0xD317    BCC	L__main147
0x54B0	0xF8BD0010  LDRH	R0, [SP, #16]
0x54B4	0x28F0    CMP	R0, #240
0x54B6	0xD813    BHI	L__main146
L__main89:
;GSM_GNSS_2_ARM.c, 487 :: 		press_messag='2';
0x54B8	0x2032    MOVS	R0, #50
0x54BA	0xF88D0013  STRB	R0, [SP, #19]
;GSM_GNSS_2_ARM.c, 488 :: 		TFT_Circle(10, 216, 10);
0x54BE	0x220A    MOVS	R2, #10
0x54C0	0xB212    SXTH	R2, R2
0x54C2	0x21D8    MOVS	R1, #216
0x54C4	0xB209    SXTH	R1, R1
0x54C6	0x200A    MOVS	R0, #10
0x54C8	0xB200    SXTH	R0, R0
0x54CA	0xF7FFF9B1  BL	_TFT_Circle+0
;GSM_GNSS_2_ARM.c, 489 :: 		flag_messag=0;
0x54CE	0x2000    MOVS	R0, #0
0x54D0	0xF88D0012  STRB	R0, [SP, #18]
;GSM_GNSS_2_ARM.c, 490 :: 		TFT_Write_Char(press_messag ,10,216);
0x54D4	0x22D8    MOVS	R2, #216
0x54D6	0x210A    MOVS	R1, #10
0x54D8	0xF89D0013  LDRB	R0, [SP, #19]
0x54DC	0xF7FFF88A  BL	_TFT_Write_Char+0
;GSM_GNSS_2_ARM.c, 485 :: 		else if(y_tft>= 192&&y_tft<=240 )
L__main147:
L__main146:
;GSM_GNSS_2_ARM.c, 492 :: 		}
L_main82:
L_main78:
;GSM_GNSS_2_ARM.c, 494 :: 		}
L_main74:
;GSM_GNSS_2_ARM.c, 496 :: 		}
0x54E0	0xE79B    B	L_main72
L_main73:
;GSM_GNSS_2_ARM.c, 498 :: 		system_init();
0x54E2	0xF7FFF815  BL	GSM_GNSS_2_ARM_system_init+0
;GSM_GNSS_2_ARM.c, 499 :: 		at_init( rsp_handler, UART3_Write, buffer, sizeof( buffer ) );
0x54E6	0x492A    LDR	R1, [PC, #168]
0x54E8	0x482A    LDR	R0, [PC, #168]
0x54EA	0xF2404300  MOVW	R3, #1024
0x54EE	0x4A2A    LDR	R2, [PC, #168]
0x54F0	0xF7FFF8D8  BL	_at_init+0
;GSM_GNSS_2_ARM.c, 500 :: 		at_cmd_save( "+CMS ERROR", 1000, NULL, NULL, NULL, at_cb_send_init_message );
0x54F4	0x4A29    LDR	R2, [PC, #164]
0x54F6	0x2100    MOVS	R1, #0
0x54F8	0x4829    LDR	R0, [PC, #164]
0x54FA	0xB404    PUSH	(R2)
0x54FC	0xB402    PUSH	(R1)
0x54FE	0x2300    MOVS	R3, #0
0x5500	0x2200    MOVS	R2, #0
0x5502	0xF24031E8  MOVW	R1, #1000
0x5506	0xF7FFF89D  BL	_at_cmd_save+0
0x550A	0xB002    ADD	SP, SP, #8
;GSM_GNSS_2_ARM.c, 501 :: 		at_cmd_save( "+FSMEM", 3000, NULL, NULL, NULL, at_cb_microsd_end );
0x550C	0x4A25    LDR	R2, [PC, #148]
0x550E	0x2100    MOVS	R1, #0
0x5510	0x4825    LDR	R0, [PC, #148]
0x5512	0xB404    PUSH	(R2)
0x5514	0xB402    PUSH	(R1)
0x5516	0x2300    MOVS	R3, #0
0x5518	0x2200    MOVS	R2, #0
0x551A	0xF64031B8  MOVW	R1, #3000
0x551E	0xF7FFF891  BL	_at_cmd_save+0
0x5522	0xB002    ADD	SP, SP, #8
;GSM_GNSS_2_ARM.c, 502 :: 		at_cmd_save( "+CMT", 3000, NULL, NULL, NULL, sms_action_handler );
0x5524	0x4A21    LDR	R2, [PC, #132]
0x5526	0x2100    MOVS	R1, #0
0x5528	0x4821    LDR	R0, [PC, #132]
0x552A	0xB404    PUSH	(R2)
0x552C	0xB402    PUSH	(R1)
0x552E	0x2300    MOVS	R3, #0
0x5530	0x2200    MOVS	R2, #0
0x5532	0xF64031B8  MOVW	R1, #3000
0x5536	0xF7FFF885  BL	_at_cmd_save+0
0x553A	0xB002    ADD	SP, SP, #8
;GSM_GNSS_2_ARM.c, 503 :: 		at_cmd_save( "+CMGS", 1000, NULL, NULL, NULL, at_cb_send_init_message );
0x553C	0x4A17    LDR	R2, [PC, #92]
0x553E	0x2100    MOVS	R1, #0
0x5540	0x481C    LDR	R0, [PC, #112]
0x5542	0xB404    PUSH	(R2)
0x5544	0xB402    PUSH	(R1)
0x5546	0x2300    MOVS	R3, #0
0x5548	0x2200    MOVS	R2, #0
0x554A	0xF24031E8  MOVW	R1, #1000
0x554E	0xF7FFF879  BL	_at_cmd_save+0
0x5552	0xB002    ADD	SP, SP, #8
;GSM_GNSS_2_ARM.c, 505 :: 		gsm_gnss_2_power_on();
0x5554	0xF7FEFC18  BL	GSM_GNSS_2_ARM_gsm_gnss_2_power_on+0
;GSM_GNSS_2_ARM.c, 507 :: 		gsm_gnss_2_init();
0x5558	0xF7FEFA98  BL	_gsm_gnss_2_init+0
;GSM_GNSS_2_ARM.c, 509 :: 		send_SMS(press_messag);                               // Sending initial message
0x555C	0xF89D0013  LDRB	R0, [SP, #19]
0x5560	0xF7FEFA2A  BL	_send_SMS+0
;GSM_GNSS_2_ARM.c, 511 :: 		while( !msg_sent ) at_process();          // Waiting for SMS sending status
L_main86:
0x5564	0x4814    LDR	R0, [PC, #80]
0x5566	0x7800    LDRB	R0, [R0, #0]
0x5568	0xB910    CBNZ	R0, L_main87
0x556A	0xF7FBFEF5  BL	_at_process+0
0x556E	0xE7F9    B	L_main86
L_main87:
;GSM_GNSS_2_ARM.c, 513 :: 		TFT_Fill_Screen(CL_GREEN);
0x5570	0xF2404000  MOVW	R0, #1024
0x5574	0xF7FEFDF4  BL	_TFT_Fill_Screen+0
;GSM_GNSS_2_ARM.c, 540 :: 		}
L_end_main:
L__main_end_loop:
0x5578	0xE7FE    B	L__main_end_loop
0x557A	0xBF00    NOP
0x557C	0x00A52000  	?lstr41_GSM_GNSS_2_ARM+0
0x5580	0x00A72000  	?lstr42_GSM_GNSS_2_ARM+0
0x5584	0x00A92000  	?lstr43_GSM_GNSS_2_ARM+0
0x5588	0x000C2000  	_receiver_ID+0
0x558C	0x00AB2000  	?lstr44_GSM_GNSS_2_ARM+0
0x5590	0x2D110000  	_UART3_Write+0
0x5594	0x07010000  	_rsp_handler+0
0x5598	0x00AD2000  	_buffer+0
0x559C	0x06F10000  	_at_cb_send_init_message+0
0x55A0	0x04AD2000  	?lstr45_GSM_GNSS_2_ARM+0
0x55A4	0x07890000  	_at_cb_microsd_end+0
0x55A8	0x04B82000  	?lstr46_GSM_GNSS_2_ARM+0
0x55AC	0x08B90000  	_sms_action_handler+0
0x55B0	0x04BF2000  	?lstr47_GSM_GNSS_2_ARM+0
0x55B4	0x04C42000  	?lstr48_GSM_GNSS_2_ARM+0
0x55B8	0x04CA2000  	_msg_sent+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x3B94	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x3B96	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x3B9A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x3B9E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x3BA2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x3BA4	0xB001    ADD	SP, SP, #4
0x3BA6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x3D4C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x3D4E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x3D52	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x3D56	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x3D5A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x3D5C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x3D60	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x3D62	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x3D64	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x3D66	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x3D6A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x3D6E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x3D70	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x3D74	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x3D76	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x3D78	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x3D7C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x3D80	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x3D82	0xB001    ADD	SP, SP, #4
0x3D84	0x4770    BX	LR
; end of ___FillZeros
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x3BA8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x3BAA	0x2100    MOVS	R1, #0
0x3BAC	0x4804    LDR	R0, [PC, #16]
0x3BAE	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x3BB0	0x2100    MOVS	R1, #0
0x3BB2	0x4804    LDR	R0, [PC, #16]
0x3BB4	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x3BB6	0x2100    MOVS	R1, #0
0x3BB8	0x4803    LDR	R0, [PC, #12]
0x3BBA	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x3BBC	0xB001    ADD	SP, SP, #4
0x3BBE	0x4770    BX	LR
0x3BC0	0x06242000  	__Lib_TFT_Ptr_Set+0
0x3BC4	0x06262000  	__Lib_TFT___no_acceleration+0
0x3BC8	0x06292000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x3BCC	0xB081    SUB	SP, SP, #4
0x3BCE	0xF8CDE000  STR	LR, [SP, #0]
0x3BD2	0xB28C    UXTH	R4, R1
0x3BD4	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x3BD6	0xF24003FF  MOVW	R3, #255
0x3BDA	0x4A24    LDR	R2, [PC, #144]
0x3BDC	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x3BDE	0xF7FDFF15  BL	_Is_TFT_Set+0
0x3BE2	0x2801    CMP	R0, #1
0x3BE4	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x3BE6	0x4B22    LDR	R3, [PC, #136]
0x3BE8	0x4A22    LDR	R2, [PC, #136]
0x3BEA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x3BEC	0x4B22    LDR	R3, [PC, #136]
0x3BEE	0x4A23    LDR	R2, [PC, #140]
0x3BF0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x3BF2	0x4B23    LDR	R3, [PC, #140]
0x3BF4	0x4A23    LDR	R2, [PC, #140]
0x3BF6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x3BF8	0x4A23    LDR	R2, [PC, #140]
0x3BFA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x3BFC	0x4A23    LDR	R2, [PC, #140]
0x3BFE	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x3C00	0x42A1    CMP	R1, R4
0x3C02	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x3C04	0x2300    MOVS	R3, #0
0x3C06	0x4A22    LDR	R2, [PC, #136]
0x3C08	0x7013    STRB	R3, [R2, #0]
0x3C0A	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x3C0C	0x235A    MOVS	R3, #90
0x3C0E	0x4A20    LDR	R2, [PC, #128]
0x3C10	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3C12	0x2101    MOVS	R1, #1
0x3C14	0xF2400000  MOVW	R0, #0
0x3C18	0xF7FDFEEC  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x3C1C	0x2300    MOVS	R3, #0
0x3C1E	0x2200    MOVS	R2, #0
0x3C20	0xB408    PUSH	(R3)
0x3C22	0xB404    PUSH	(R2)
0x3C24	0x2300    MOVS	R3, #0
0x3C26	0x2200    MOVS	R2, #0
0x3C28	0x2100    MOVS	R1, #0
0x3C2A	0x2000    MOVS	R0, #0
0x3C2C	0xF7FEFCE6  BL	_TFT_Set_Brush+0
0x3C30	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x3C32	0x2100    MOVS	R1, #0
0x3C34	0x2000    MOVS	R0, #0
0x3C36	0xF7FEFCD5  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x3C3A	0x2300    MOVS	R3, #0
0x3C3C	0x4A15    LDR	R2, [PC, #84]
0x3C3E	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x3C40	0xF7FEF8BE  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x3C44	0xF7FEFE4C  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x3C48	0x4A13    LDR	R2, [PC, #76]
0x3C4A	0x4290    CMP	R0, R2
0x3C4C	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x3C4E	0xF7FDFF2D  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x3C52	0x4B12    LDR	R3, [PC, #72]
0x3C54	0x4A12    LDR	R2, [PC, #72]
0x3C56	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x3C58	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x3C5A	0xF7FFF879  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x3C5E	0x4B11    LDR	R3, [PC, #68]
0x3C60	0x4A0F    LDR	R2, [PC, #60]
0x3C62	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x3C64	0xF8DDE000  LDR	LR, [SP, #0]
0x3C68	0xB001    ADD	SP, SP, #4
0x3C6A	0x4770    BX	LR
0x3C6C	0x062C2000  	__Lib_TFT_Defs___controller+0
0x3C70	0x15890000  	_TFT_Set_Index+0
0x3C74	0x07282000  	_TFT_Set_Index_Ptr+0
0x3C78	0x15550000  	_TFT_Write_Command+0
0x3C7C	0x072C2000  	_TFT_Write_Command_Ptr+0
0x3C80	0x253D0000  	_TFT_Write_Data+0
0x3C84	0x07042000  	_TFT_Write_Data_Ptr+0
0x3C88	0x06F82000  	_TFT_DISP_WIDTH+0
0x3C8C	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x3C90	0x062A2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3C94	0x07112000  	_ExternalFontSet+0
0x3C98	0x85005285  	#1384482048
0x3C9C	0x38A90000  	_TFT_Set_Address_SST7715R+0
0x3CA0	0x07002000  	_TFT_Set_Address_Ptr+0
0x3CA4	0x2BED0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x1A0C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x1A0E	0x4802    LDR	R0, [PC, #8]
0x1A10	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x1A12	0xB001    ADD	SP, SP, #4
0x1A14	0x4770    BX	LR
0x1A16	0xBF00    NOP
0x1A18	0x06242000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x19F4	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x19F6	0x4A03    LDR	R2, [PC, #12]
0x19F8	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x19FA	0x4A03    LDR	R2, [PC, #12]
0x19FC	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x19FE	0xB001    ADD	SP, SP, #4
0x1A00	0x4770    BX	LR
0x1A02	0xBF00    NOP
0x1A04	0x06F02000  	__Lib_TFT_PenColor+0
0x1A08	0x06F22000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x25FC	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x25FE	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x2602	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x2606	0x4C07    LDR	R4, [PC, #28]
0x2608	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x260A	0x4C07    LDR	R4, [PC, #28]
0x260C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x260E	0x4C07    LDR	R4, [PC, #28]
0x2610	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x2612	0x4C07    LDR	R4, [PC, #28]
0x2614	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x2616	0x4C07    LDR	R4, [PC, #28]
0x2618	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x261A	0x4C07    LDR	R4, [PC, #28]
0x261C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x261E	0xB001    ADD	SP, SP, #4
0x2620	0x4770    BX	LR
0x2622	0xBF00    NOP
0x2624	0x06EC2000  	__Lib_TFT_BrushEnabled+0
0x2628	0x06EE2000  	__Lib_TFT_BrushColor+0
0x262C	0x06ED2000  	__Lib_TFT_GradientEnabled+0
0x2630	0x06F32000  	__Lib_TFT_GradientOrientation+0
0x2634	0x06F42000  	__Lib_TFT_GradColorFrom+0
0x2638	0x06F62000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x25E4	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x25E6	0x4A03    LDR	R2, [PC, #12]
0x25E8	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x25EA	0x4A03    LDR	R2, [PC, #12]
0x25EC	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x25EE	0xB001    ADD	SP, SP, #4
0x25F0	0x4770    BX	LR
0x25F2	0xBF00    NOP
0x25F4	0x06E82000  	__Lib_TFT_x_cord+0
0x25F8	0x06EA2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x1DC0	0xB082    SUB	SP, SP, #8
0x1DC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x1DC6	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1DCA	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x1DCE	0x4806    LDR	R0, [PC, #24]
0x1DD0	0x8800    LDRH	R0, [R0, #0]
0x1DD2	0x9101    STR	R1, [SP, #4]
0x1DD4	0x4A05    LDR	R2, [PC, #20]
0x1DD6	0xB281    UXTH	R1, R0
0x1DD8	0x9801    LDR	R0, [SP, #4]
0x1DDA	0xF7FFFBEF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x1DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE2	0xB002    ADD	SP, SP, #8
0x1DE4	0x4770    BX	LR
0x1DE6	0xBF00    NOP
0x1DE8	0x062C2000  	__Lib_TFT_Defs___controller+0
0x1DEC	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x15BC	0xB084    SUB	SP, SP, #16
0x15BE	0xF8CDE000  STR	LR, [SP, #0]
0x15C2	0xB28D    UXTH	R5, R1
0x15C4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x15C6	0x4B86    LDR	R3, [PC, #536]
0x15C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x15CC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x15CE	0x4618    MOV	R0, R3
0x15D0	0xF7FFF97E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x15D4	0xF1B50FFF  CMP	R5, #255
0x15D8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x15DA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x15DC	0x4B81    LDR	R3, [PC, #516]
0x15DE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x15E2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x15E4	0x4B80    LDR	R3, [PC, #512]
0x15E6	0x429E    CMP	R6, R3
0x15E8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x15EA	0xF2455355  MOVW	R3, #21845
0x15EE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x15F2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x15F4	0x1D3D    ADDS	R5, R7, #4
0x15F6	0x682C    LDR	R4, [R5, #0]
0x15F8	0xF06F03FF  MVN	R3, #255
0x15FC	0xEA040303  AND	R3, R4, R3, LSL #0
0x1600	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x1602	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x1606	0x682C    LDR	R4, [R5, #0]
0x1608	0xF64F73FF  MOVW	R3, #65535
0x160C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x1610	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x1612	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1614	0x2E42    CMP	R6, #66
0x1616	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x1618	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x161A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x161C	0xF64F73FF  MOVW	R3, #65535
0x1620	0x429D    CMP	R5, R3
0x1622	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x1624	0x4B70    LDR	R3, [PC, #448]
0x1626	0x429E    CMP	R6, R3
0x1628	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x162A	0xF04F3355  MOV	R3, #1431655765
0x162E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x1630	0x1D3C    ADDS	R4, R7, #4
0x1632	0x2300    MOVS	R3, #0
0x1634	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x1636	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x163A	0xF04F33FF  MOV	R3, #-1
0x163E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x1640	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1642	0x2E42    CMP	R6, #66
0x1644	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x1646	0x2300    MOVS	R3, #0
0x1648	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x164A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x164C	0xF0060301  AND	R3, R6, #1
0x1650	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x1652	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x1654	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x1656	0xF0060308  AND	R3, R6, #8
0x165A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x165C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x165E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x1660	0xF0060304  AND	R3, R6, #4
0x1664	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x1666	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x1668	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x166A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x166C	0xF4062301  AND	R3, R6, #528384
0x1670	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x1672	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x1674	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x1676	0xF4066300  AND	R3, R6, #2048
0x167A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x167C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x167E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x1680	0xF4066380  AND	R3, R6, #1024
0x1684	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x1686	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x1688	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x168A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x168C	0xF0060320  AND	R3, R6, #32
0x1690	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x1692	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x1694	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x1696	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x1698	0xF4067380  AND	R3, R6, #256
0x169C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x169E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x16A0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x16A2	0xF0060380  AND	R3, R6, #128
0x16A6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x16A8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x16AA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x16AC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x16AE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x16B2	0x9201    STR	R2, [SP, #4]
0x16B4	0xFA1FF985  UXTH	R9, R5
0x16B8	0x46B0    MOV	R8, R6
0x16BA	0x4606    MOV	R6, R0
0x16BC	0x4618    MOV	R0, R3
0x16BE	0x460A    MOV	R2, R1
0x16C0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x16C2	0xF1BA0F10  CMP	R10, #16
0x16C6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x16CA	0xF04F0301  MOV	R3, #1
0x16CE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x16D2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x16D6	0x42A3    CMP	R3, R4
0x16D8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x16DC	0xEA4F044A  LSL	R4, R10, #1
0x16E0	0xF04F0303  MOV	R3, #3
0x16E4	0x40A3    LSLS	R3, R4
0x16E6	0x43DC    MVN	R4, R3
0x16E8	0x683B    LDR	R3, [R7, #0]
0x16EA	0x4023    ANDS	R3, R4
0x16EC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x16EE	0xEA4F034A  LSL	R3, R10, #1
0x16F2	0xFA06F403  LSL	R4, R6, R3
0x16F6	0x683B    LDR	R3, [R7, #0]
0x16F8	0x4323    ORRS	R3, R4
0x16FA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x16FC	0xF008030C  AND	R3, R8, #12
0x1700	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x1702	0xF2070508  ADDW	R5, R7, #8
0x1706	0xEA4F044A  LSL	R4, R10, #1
0x170A	0xF04F0303  MOV	R3, #3
0x170E	0x40A3    LSLS	R3, R4
0x1710	0x43DC    MVN	R4, R3
0x1712	0x682B    LDR	R3, [R5, #0]
0x1714	0x4023    ANDS	R3, R4
0x1716	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x1718	0xF2070508  ADDW	R5, R7, #8
0x171C	0xEA4F034A  LSL	R3, R10, #1
0x1720	0xFA02F403  LSL	R4, R2, R3
0x1724	0x682B    LDR	R3, [R5, #0]
0x1726	0x4323    ORRS	R3, R4
0x1728	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x172A	0x1D3D    ADDS	R5, R7, #4
0x172C	0xFA1FF48A  UXTH	R4, R10
0x1730	0xF04F0301  MOV	R3, #1
0x1734	0x40A3    LSLS	R3, R4
0x1736	0x43DC    MVN	R4, R3
0x1738	0x682B    LDR	R3, [R5, #0]
0x173A	0x4023    ANDS	R3, R4
0x173C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x173E	0x1D3D    ADDS	R5, R7, #4
0x1740	0xFA1FF48A  UXTH	R4, R10
0x1744	0xB28B    UXTH	R3, R1
0x1746	0xFA03F404  LSL	R4, R3, R4
0x174A	0xB2A4    UXTH	R4, R4
0x174C	0x682B    LDR	R3, [R5, #0]
0x174E	0x4323    ORRS	R3, R4
0x1750	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x1752	0xF207050C  ADDW	R5, R7, #12
0x1756	0xFA1FF38A  UXTH	R3, R10
0x175A	0x005C    LSLS	R4, R3, #1
0x175C	0xB2A4    UXTH	R4, R4
0x175E	0xF04F0303  MOV	R3, #3
0x1762	0x40A3    LSLS	R3, R4
0x1764	0x43DC    MVN	R4, R3
0x1766	0x682B    LDR	R3, [R5, #0]
0x1768	0x4023    ANDS	R3, R4
0x176A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x176C	0xF207050C  ADDW	R5, R7, #12
0x1770	0xEA4F034A  LSL	R3, R10, #1
0x1774	0xFA00F403  LSL	R4, R0, R3
0x1778	0x682B    LDR	R3, [R5, #0]
0x177A	0x4323    ORRS	R3, R4
0x177C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x177E	0xF0080308  AND	R3, R8, #8
0x1782	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1784	0xF4080370  AND	R3, R8, #15728640
0x1788	0x0D1B    LSRS	R3, R3, #20
0x178A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x178E	0xF1BA0F07  CMP	R10, #7
0x1792	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1794	0xF2070324  ADDW	R3, R7, #36
0x1798	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x179A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x179E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x17A0	0xF2070320  ADDW	R3, R7, #32
0x17A4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x17A6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x17A8	0x00AC    LSLS	R4, R5, #2
0x17AA	0xF04F030F  MOV	R3, #15
0x17AE	0x40A3    LSLS	R3, R4
0x17B0	0x43DC    MVN	R4, R3
0x17B2	0x9B02    LDR	R3, [SP, #8]
0x17B4	0x681B    LDR	R3, [R3, #0]
0x17B6	0xEA030404  AND	R4, R3, R4, LSL #0
0x17BA	0x9B02    LDR	R3, [SP, #8]
0x17BC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x17BE	0xF89D400C  LDRB	R4, [SP, #12]
0x17C2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x17C4	0x409C    LSLS	R4, R3
0x17C6	0x9B02    LDR	R3, [SP, #8]
0x17C8	0x681B    LDR	R3, [R3, #0]
0x17CA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x17CE	0x9B02    LDR	R3, [SP, #8]
0x17D0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x17D2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x17D6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x17D8	0xF8DDE000  LDR	LR, [SP, #0]
0x17DC	0xB004    ADD	SP, SP, #16
0x17DE	0x4770    BX	LR
0x17E0	0xFC00FFFF  	#-1024
0x17E4	0x0000FFFF  	#-65536
0x17E8	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x08D0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x08D2	0x491E    LDR	R1, [PC, #120]
0x08D4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x08D8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x08DA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x08DC	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x08DE	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x08E0	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x08E2	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x08E4	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x08E6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x08E8	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x08EA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x08EC	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x08EE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x08F0	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x08F2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x08F4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x08F6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x08F8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x08FA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x08FC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x08FE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0902	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0904	0x4912    LDR	R1, [PC, #72]
0x0906	0x4288    CMP	R0, R1
0x0908	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x090A	0x4912    LDR	R1, [PC, #72]
0x090C	0x4288    CMP	R0, R1
0x090E	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0910	0x4911    LDR	R1, [PC, #68]
0x0912	0x4288    CMP	R0, R1
0x0914	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0916	0x4911    LDR	R1, [PC, #68]
0x0918	0x4288    CMP	R0, R1
0x091A	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x091C	0x4910    LDR	R1, [PC, #64]
0x091E	0x4288    CMP	R0, R1
0x0920	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0922	0x4910    LDR	R1, [PC, #64]
0x0924	0x4288    CMP	R0, R1
0x0926	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0928	0x490F    LDR	R1, [PC, #60]
0x092A	0x4288    CMP	R0, R1
0x092C	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x092E	0x490F    LDR	R1, [PC, #60]
0x0930	0x4288    CMP	R0, R1
0x0932	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0934	0x490E    LDR	R1, [PC, #56]
0x0936	0x4288    CMP	R0, R1
0x0938	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x093A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x093C	0x490D    LDR	R1, [PC, #52]
0x093E	0x6809    LDR	R1, [R1, #0]
0x0940	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0944	0x490B    LDR	R1, [PC, #44]
0x0946	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0948	0xB001    ADD	SP, SP, #4
0x094A	0x4770    BX	LR
0x094C	0xFC00FFFF  	#-1024
0x0950	0x00004002  	#1073872896
0x0954	0x04004002  	#1073873920
0x0958	0x08004002  	#1073874944
0x095C	0x0C004002  	#1073875968
0x0960	0x10004002  	#1073876992
0x0964	0x14004002  	#1073878016
0x0968	0x18004002  	#1073879040
0x096C	0x1C004002  	#1073880064
0x0970	0x20004002  	#1073881088
0x0974	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x28E0	0xB082    SUB	SP, SP, #8
0x28E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x28E6	0xF04F0000  MOV	R0, #0
0x28EA	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x28EC	0xF7FEFF7E  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x28F0	0xF7FFFA66  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x28F4	0x2101    MOVS	R1, #1
0x28F6	0xB249    SXTB	R1, R1
0x28F8	0x481F    LDR	R0, [PC, #124]
0x28FA	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x28FC	0xF2423753  MOVW	R7, #9043
0x2900	0xF2C00708  MOVT	R7, #8
0x2904	0xBF00    NOP
0x2906	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x2908	0x1E7F    SUBS	R7, R7, #1
0x290A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x290C	0xBF00    NOP
0x290E	0xBF00    NOP
0x2910	0xBF00    NOP
0x2912	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x2914	0x2100    MOVS	R1, #0
0x2916	0xB249    SXTB	R1, R1
0x2918	0x4818    LDR	R0, [PC, #96]
0x291A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x291C	0x2004    MOVS	R0, #4
0x291E	0x4C18    LDR	R4, [PC, #96]
0x2920	0x6824    LDR	R4, [R4, #0]
0x2922	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x2924	0xF7FEFDDC  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x2928	0xF7FEFDBC  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x292C	0xF7FEFDBA  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2930	0xF00000FF  AND	R0, R0, #255
0x2934	0xB280    UXTH	R0, R0
0x2936	0x0201    LSLS	R1, R0, #8
0x2938	0x9801    LDR	R0, [SP, #4]
0x293A	0x4308    ORRS	R0, R1
0x293C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x293E	0xF7FEFDB1  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2942	0xF00000FF  AND	R0, R0, #255
0x2946	0xB280    UXTH	R0, R0
0x2948	0x0401    LSLS	R1, R0, #16
0x294A	0x9801    LDR	R0, [SP, #4]
0x294C	0x4308    ORRS	R0, R1
0x294E	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x2950	0xF7FEFDA8  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2954	0xF00000FF  AND	R0, R0, #255
0x2958	0xB280    UXTH	R0, R0
0x295A	0x0601    LSLS	R1, R0, #24
0x295C	0x9801    LDR	R0, [SP, #4]
0x295E	0x4308    ORRS	R0, R1
0x2960	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x2962	0x2101    MOVS	R1, #1
0x2964	0xB249    SXTB	R1, R1
0x2966	0x4805    LDR	R0, [PC, #20]
0x2968	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x296A	0xF7FFFA29  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x296E	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x2970	0xF8DDE000  LDR	LR, [SP, #0]
0x2974	0xB002    ADD	SP, SP, #8
0x2976	0x4770    BX	LR
0x2978	0x02A04242  	TFT_RST+0
0x297C	0x02BC4242  	TFT_CS+0
0x2980	0x07282000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1588	0xB081    SUB	SP, SP, #4
0x158A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x158E	0x2200    MOVS	R2, #0
0x1590	0xB252    SXTB	R2, R2
0x1592	0x4908    LDR	R1, [PC, #32]
0x1594	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1596	0xF7FFF9EF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x159A	0x2200    MOVS	R2, #0
0x159C	0xB252    SXTB	R2, R2
0x159E	0x4906    LDR	R1, [PC, #24]
0x15A0	0x600A    STR	R2, [R1, #0]
0x15A2	0xBF00    NOP
0x15A4	0x2201    MOVS	R2, #1
0x15A6	0xB252    SXTB	R2, R2
0x15A8	0x4903    LDR	R1, [PC, #12]
0x15AA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x15AC	0xF8DDE000  LDR	LR, [SP, #0]
0x15B0	0xB001    ADD	SP, SP, #4
0x15B2	0x4770    BX	LR
0x15B4	0x02B04242  	TFT_RS+0
0x15B8	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0978	0x4A04    LDR	R2, [PC, #16]
0x097A	0x8811    LDRH	R1, [R2, #0]
0x097C	0xF401417F  AND	R1, R1, #65280
0x0980	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0982	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0986	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0988	0x4770    BX	LR
0x098A	0xBF00    NOP
0x098C	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1554	0xB081    SUB	SP, SP, #4
0x1556	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x155A	0x2201    MOVS	R2, #1
0x155C	0xB252    SXTB	R2, R2
0x155E	0x4908    LDR	R1, [PC, #32]
0x1560	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x1562	0xF7FFFA09  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x1566	0x2200    MOVS	R2, #0
0x1568	0xB252    SXTB	R2, R2
0x156A	0x4906    LDR	R1, [PC, #24]
0x156C	0x600A    STR	R2, [R1, #0]
0x156E	0xBF00    NOP
0x1570	0x2201    MOVS	R2, #1
0x1572	0xB252    SXTB	R2, R2
0x1574	0x4903    LDR	R1, [PC, #12]
0x1576	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x1578	0xF8DDE000  LDR	LR, [SP, #0]
0x157C	0xB001    ADD	SP, SP, #4
0x157E	0x4770    BX	LR
0x1580	0x02B04242  	TFT_RS+0
0x1584	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1904	0xB082    SUB	SP, SP, #8
0x1906	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x190A	0xF7FEFE35  BL	_Delay_1us+0
0x190E	0xF7FEFE33  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x1912	0x2300    MOVS	R3, #0
0x1914	0xB25B    SXTB	R3, R3
0x1916	0x490C    LDR	R1, [PC, #48]
0x1918	0x9101    STR	R1, [SP, #4]
0x191A	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x191C	0x2201    MOVS	R2, #1
0x191E	0xB252    SXTB	R2, R2
0x1920	0x490A    LDR	R1, [PC, #40]
0x1922	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x1924	0x490A    LDR	R1, [PC, #40]
0x1926	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1928	0xF7FFF826  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x192C	0x2200    MOVS	R2, #0
0x192E	0xB252    SXTB	R2, R2
0x1930	0x4908    LDR	R1, [PC, #32]
0x1932	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x1934	0x2201    MOVS	R2, #1
0x1936	0xB252    SXTB	R2, R2
0x1938	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x193A	0x9901    LDR	R1, [SP, #4]
0x193C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x193E	0xF8DDE000  LDR	LR, [SP, #0]
0x1942	0xB002    ADD	SP, SP, #8
0x1944	0x4770    BX	LR
0x1946	0xBF00    NOP
0x1948	0x02BC4242  	TFT_CS+0
0x194C	0x02A84242  	TFT_RD+0
0x1950	0x02B04242  	TFT_RS+0
0x1954	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0578	0xF2400703  MOVW	R7, #3
0x057C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0580	0x1E7F    SUBS	R7, R7, #1
0x0582	0xD1FD    BNE	L_Delay_1us0
0x0584	0xBF00    NOP
0x0586	0xBF00    NOP
0x0588	0xBF00    NOP
0x058A	0xBF00    NOP
0x058C	0xBF00    NOP
0x058E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0590	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x18B0	0xB082    SUB	SP, SP, #8
0x18B2	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x18B6	0x2200    MOVS	R2, #0
0x18B8	0xB252    SXTB	R2, R2
0x18BA	0x490E    LDR	R1, [PC, #56]
0x18BC	0x9101    STR	R1, [SP, #4]
0x18BE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x18C0	0x2201    MOVS	R2, #1
0x18C2	0xB252    SXTB	R2, R2
0x18C4	0x490C    LDR	R1, [PC, #48]
0x18C6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x18C8	0x490C    LDR	R1, [PC, #48]
0x18CA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x18CC	0xF7FFF854  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x18D0	0x2200    MOVS	R2, #0
0x18D2	0xB252    SXTB	R2, R2
0x18D4	0x490A    LDR	R1, [PC, #40]
0x18D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x18D8	0x2201    MOVS	R2, #1
0x18DA	0xB252    SXTB	R2, R2
0x18DC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x18DE	0x9901    LDR	R1, [SP, #4]
0x18E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x18E2	0xF7FEFE49  BL	_Delay_1us+0
0x18E6	0xF7FEFE47  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x18EA	0xF8DDE000  LDR	LR, [SP, #0]
0x18EE	0xB002    ADD	SP, SP, #8
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0x02BC4242  	TFT_CS+0
0x18F8	0x02A84242  	TFT_RD+0
0x18FC	0x02B04242  	TFT_RS+0
0x1900	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x17EC	0xB081    SUB	SP, SP, #4
0x17EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x17F2	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x17F6	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x17FA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x17FE	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1802	0x4A25    LDR	R2, [PC, #148]
0x1804	0xB289    UXTH	R1, R1
0x1806	0xF7FFFED9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x180A	0x2100    MOVS	R1, #0
0x180C	0xB249    SXTB	R1, R1
0x180E	0x4823    LDR	R0, [PC, #140]
0x1810	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x1812	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x1816	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x181A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x181E	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1822	0x4A1D    LDR	R2, [PC, #116]
0x1824	0xB289    UXTH	R1, R1
0x1826	0xF7FFFEC9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x182A	0x2101    MOVS	R1, #1
0x182C	0xB249    SXTB	R1, R1
0x182E	0x481C    LDR	R0, [PC, #112]
0x1830	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x1832	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x1836	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x183A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x183E	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1842	0x4A15    LDR	R2, [PC, #84]
0x1844	0xB289    UXTH	R1, R1
0x1846	0xF7FFFEB9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x184A	0x2101    MOVS	R1, #1
0x184C	0xB249    SXTB	R1, R1
0x184E	0x4815    LDR	R0, [PC, #84]
0x1850	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x1852	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x1856	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x185A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x185E	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1862	0x4A0D    LDR	R2, [PC, #52]
0x1864	0xB289    UXTH	R1, R1
0x1866	0xF7FFFEA9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x186A	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x186E	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x1872	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x1876	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x187A	0x4A07    LDR	R2, [PC, #28]
0x187C	0xB289    UXTH	R1, R1
0x187E	0xF7FFFE9D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x1882	0x2101    MOVS	R1, #1
0x1884	0xB249    SXTB	R1, R1
0x1886	0x4808    LDR	R0, [PC, #32]
0x1888	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x188A	0x4808    LDR	R0, [PC, #32]
0x188C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x188E	0xF8DDE000  LDR	LR, [SP, #0]
0x1892	0xB001    ADD	SP, SP, #4
0x1894	0x4770    BX	LR
0x1896	0xBF00    NOP
0x1898	0x00140008  	#524308
0x189C	0x02A04242  	TFT_RST+0
0x18A0	0x02B04242  	TFT_RS+0
0x18A4	0x02BC4242  	TFT_CS+0
0x18A8	0x02A84242  	TFT_RD+0
0x18AC	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x14E0	0xB082    SUB	SP, SP, #8
0x14E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x14E6	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x14EA	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x14EE	0x4806    LDR	R0, [PC, #24]
0x14F0	0x8800    LDRH	R0, [R0, #0]
0x14F2	0x9101    STR	R1, [SP, #4]
0x14F4	0xF04F0242  MOV	R2, #66
0x14F8	0xB281    UXTH	R1, R0
0x14FA	0x9801    LDR	R0, [SP, #4]
0x14FC	0xF000F85E  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x1500	0xF8DDE000  LDR	LR, [SP, #0]
0x1504	0xB002    ADD	SP, SP, #8
0x1506	0x4770    BX	LR
0x1508	0x062C2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x14A4	0x2104    MOVS	R1, #4
0x14A6	0x480B    LDR	R0, [PC, #44]
0x14A8	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x14AA	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x14AC	0x2101    MOVS	R1, #1
0x14AE	0xB249    SXTB	R1, R1
0x14B0	0x4809    LDR	R0, [PC, #36]
0x14B2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x14B4	0x2100    MOVS	R1, #0
0x14B6	0xB249    SXTB	R1, R1
0x14B8	0x4808    LDR	R0, [PC, #32]
0x14BA	0x6001    STR	R1, [R0, #0]
0x14BC	0xBF00    NOP
0x14BE	0xBF00    NOP
0x14C0	0xBF00    NOP
0x14C2	0xBF00    NOP
0x14C4	0xBF00    NOP
0x14C6	0x2101    MOVS	R1, #1
0x14C8	0xB249    SXTB	R1, R1
0x14CA	0x4804    LDR	R0, [PC, #16]
0x14CC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x14CE	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x14D0	0x4770    BX	LR
0x14D2	0xBF00    NOP
0x14D4	0x10144002  	TFT_DataPort+0
0x14D8	0x02B04242  	TFT_RS+0
0x14DC	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1AAC	0xB081    SUB	SP, SP, #4
0x1AAE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x1AB2	0xF7FFFE9B  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x1AB6	0x2101    MOVS	R1, #1
0x1AB8	0xB249    SXTB	R1, R1
0x1ABA	0x4894    LDR	R0, [PC, #592]
0x1ABC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1ABE	0xF7FFFCE3  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1AC2	0x2100    MOVS	R1, #0
0x1AC4	0xB249    SXTB	R1, R1
0x1AC6	0x4891    LDR	R0, [PC, #580]
0x1AC8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1ACA	0xF7FFFD35  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1ACE	0x2101    MOVS	R1, #1
0x1AD0	0xB249    SXTB	R1, R1
0x1AD2	0x488E    LDR	R0, [PC, #568]
0x1AD4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1AD6	0xF7FFFD2F  BL	_Delay_100ms+0
0x1ADA	0xF7FFFCD5  BL	_Delay_10ms+0
0x1ADE	0xF7FFFCD3  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1AE2	0x2100    MOVS	R1, #0
0x1AE4	0xB249    SXTB	R1, R1
0x1AE6	0x488A    LDR	R0, [PC, #552]
0x1AE8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1AEA	0x2011    MOVS	R0, #17
0x1AEC	0x4C89    LDR	R4, [PC, #548]
0x1AEE	0x6824    LDR	R4, [R4, #0]
0x1AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1AF2	0xF7FFFD21  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1AF6	0xF7FFFCC7  BL	_Delay_10ms+0
0x1AFA	0xF7FFFCC5  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x1AFE	0x2036    MOVS	R0, #54
0x1B00	0x4C84    LDR	R4, [PC, #528]
0x1B02	0x6824    LDR	R4, [R4, #0]
0x1B04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1B06	0x2000    MOVS	R0, #0
0x1B08	0x4C83    LDR	R4, [PC, #524]
0x1B0A	0x6824    LDR	R4, [R4, #0]
0x1B0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x1B0E	0x203A    MOVS	R0, #58
0x1B10	0x4C80    LDR	R4, [PC, #512]
0x1B12	0x6824    LDR	R4, [R4, #0]
0x1B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1B16	0x2005    MOVS	R0, #5
0x1B18	0x4C7F    LDR	R4, [PC, #508]
0x1B1A	0x6824    LDR	R4, [R4, #0]
0x1B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x1B1E	0x20B2    MOVS	R0, #178
0x1B20	0x4C7C    LDR	R4, [PC, #496]
0x1B22	0x6824    LDR	R4, [R4, #0]
0x1B24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1B26	0x200C    MOVS	R0, #12
0x1B28	0x4C7B    LDR	R4, [PC, #492]
0x1B2A	0x6824    LDR	R4, [R4, #0]
0x1B2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x1B2E	0x200C    MOVS	R0, #12
0x1B30	0x4C79    LDR	R4, [PC, #484]
0x1B32	0x6824    LDR	R4, [R4, #0]
0x1B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x1B36	0x2000    MOVS	R0, #0
0x1B38	0x4C77    LDR	R4, [PC, #476]
0x1B3A	0x6824    LDR	R4, [R4, #0]
0x1B3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1B3E	0x2033    MOVS	R0, #51
0x1B40	0x4C75    LDR	R4, [PC, #468]
0x1B42	0x6824    LDR	R4, [R4, #0]
0x1B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x1B46	0x2033    MOVS	R0, #51
0x1B48	0x4C73    LDR	R4, [PC, #460]
0x1B4A	0x6824    LDR	R4, [R4, #0]
0x1B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1B4E	0x20B7    MOVS	R0, #183
0x1B50	0x4C70    LDR	R4, [PC, #448]
0x1B52	0x6824    LDR	R4, [R4, #0]
0x1B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x1B56	0x2070    MOVS	R0, #112
0x1B58	0x4C6F    LDR	R4, [PC, #444]
0x1B5A	0x6824    LDR	R4, [R4, #0]
0x1B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1B5E	0x20BB    MOVS	R0, #187
0x1B60	0x4C6C    LDR	R4, [PC, #432]
0x1B62	0x6824    LDR	R4, [R4, #0]
0x1B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x1B66	0x201B    MOVS	R0, #27
0x1B68	0x4C6B    LDR	R4, [PC, #428]
0x1B6A	0x6824    LDR	R4, [R4, #0]
0x1B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1B6E	0x20C0    MOVS	R0, #192
0x1B70	0x4C68    LDR	R4, [PC, #416]
0x1B72	0x6824    LDR	R4, [R4, #0]
0x1B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x1B76	0x202C    MOVS	R0, #44
0x1B78	0x4C67    LDR	R4, [PC, #412]
0x1B7A	0x6824    LDR	R4, [R4, #0]
0x1B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1B7E	0x20C2    MOVS	R0, #194
0x1B80	0x4C64    LDR	R4, [PC, #400]
0x1B82	0x6824    LDR	R4, [R4, #0]
0x1B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1B86	0x2001    MOVS	R0, #1
0x1B88	0x4C63    LDR	R4, [PC, #396]
0x1B8A	0x6824    LDR	R4, [R4, #0]
0x1B8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1B8E	0x20C3    MOVS	R0, #195
0x1B90	0x4C60    LDR	R4, [PC, #384]
0x1B92	0x6824    LDR	R4, [R4, #0]
0x1B94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1B96	0x200B    MOVS	R0, #11
0x1B98	0x4C5F    LDR	R4, [PC, #380]
0x1B9A	0x6824    LDR	R4, [R4, #0]
0x1B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1B9E	0x20C4    MOVS	R0, #196
0x1BA0	0x4C5C    LDR	R4, [PC, #368]
0x1BA2	0x6824    LDR	R4, [R4, #0]
0x1BA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1BA6	0x2027    MOVS	R0, #39
0x1BA8	0x4C5B    LDR	R4, [PC, #364]
0x1BAA	0x6824    LDR	R4, [R4, #0]
0x1BAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1BAE	0x20C6    MOVS	R0, #198
0x1BB0	0x4C58    LDR	R4, [PC, #352]
0x1BB2	0x6824    LDR	R4, [R4, #0]
0x1BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1BB6	0x200F    MOVS	R0, #15
0x1BB8	0x4C57    LDR	R4, [PC, #348]
0x1BBA	0x6824    LDR	R4, [R4, #0]
0x1BBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1BBE	0x20D0    MOVS	R0, #208
0x1BC0	0x4C54    LDR	R4, [PC, #336]
0x1BC2	0x6824    LDR	R4, [R4, #0]
0x1BC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1BC6	0x20A4    MOVS	R0, #164
0x1BC8	0x4C53    LDR	R4, [PC, #332]
0x1BCA	0x6824    LDR	R4, [R4, #0]
0x1BCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1BCE	0x20A1    MOVS	R0, #161
0x1BD0	0x4C51    LDR	R4, [PC, #324]
0x1BD2	0x6824    LDR	R4, [R4, #0]
0x1BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1BD6	0x20E0    MOVS	R0, #224
0x1BD8	0x4C4E    LDR	R4, [PC, #312]
0x1BDA	0x6824    LDR	R4, [R4, #0]
0x1BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x1BDE	0x20D0    MOVS	R0, #208
0x1BE0	0x4C4D    LDR	R4, [PC, #308]
0x1BE2	0x6824    LDR	R4, [R4, #0]
0x1BE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1BE6	0x2006    MOVS	R0, #6
0x1BE8	0x4C4B    LDR	R4, [PC, #300]
0x1BEA	0x6824    LDR	R4, [R4, #0]
0x1BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x1BEE	0x200B    MOVS	R0, #11
0x1BF0	0x4C49    LDR	R4, [PC, #292]
0x1BF2	0x6824    LDR	R4, [R4, #0]
0x1BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1BF6	0x2009    MOVS	R0, #9
0x1BF8	0x4C47    LDR	R4, [PC, #284]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x1BFE	0x2008    MOVS	R0, #8
0x1C00	0x4C45    LDR	R4, [PC, #276]
0x1C02	0x6824    LDR	R4, [R4, #0]
0x1C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1C06	0x2030    MOVS	R0, #48
0x1C08	0x4C43    LDR	R4, [PC, #268]
0x1C0A	0x6824    LDR	R4, [R4, #0]
0x1C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x1C0E	0x2030    MOVS	R0, #48
0x1C10	0x4C41    LDR	R4, [PC, #260]
0x1C12	0x6824    LDR	R4, [R4, #0]
0x1C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1C16	0x205B    MOVS	R0, #91
0x1C18	0x4C3F    LDR	R4, [PC, #252]
0x1C1A	0x6824    LDR	R4, [R4, #0]
0x1C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x1C1E	0x204B    MOVS	R0, #75
0x1C20	0x4C3D    LDR	R4, [PC, #244]
0x1C22	0x6824    LDR	R4, [R4, #0]
0x1C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x1C26	0x2018    MOVS	R0, #24
0x1C28	0x4C3B    LDR	R4, [PC, #236]
0x1C2A	0x6824    LDR	R4, [R4, #0]
0x1C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x1C2E	0x2014    MOVS	R0, #20
0x1C30	0x4C39    LDR	R4, [PC, #228]
0x1C32	0x6824    LDR	R4, [R4, #0]
0x1C34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x1C36	0x2014    MOVS	R0, #20
0x1C38	0x4C37    LDR	R4, [PC, #220]
0x1C3A	0x6824    LDR	R4, [R4, #0]
0x1C3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x1C3E	0x202C    MOVS	R0, #44
0x1C40	0x4C35    LDR	R4, [PC, #212]
0x1C42	0x6824    LDR	R4, [R4, #0]
0x1C44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x1C46	0x2032    MOVS	R0, #50
0x1C48	0x4C33    LDR	R4, [PC, #204]
0x1C4A	0x6824    LDR	R4, [R4, #0]
0x1C4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x1C4E	0x20E1    MOVS	R0, #225
0x1C50	0x4C30    LDR	R4, [PC, #192]
0x1C52	0x6824    LDR	R4, [R4, #0]
0x1C54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x1C56	0x20D0    MOVS	R0, #208
0x1C58	0x4C2F    LDR	R4, [PC, #188]
0x1C5A	0x6824    LDR	R4, [R4, #0]
0x1C5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1C5E	0x2005    MOVS	R0, #5
0x1C60	0x4C2D    LDR	R4, [PC, #180]
0x1C62	0x6824    LDR	R4, [R4, #0]
0x1C64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x1C66	0x200A    MOVS	R0, #10
0x1C68	0x4C2B    LDR	R4, [PC, #172]
0x1C6A	0x6824    LDR	R4, [R4, #0]
0x1C6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x1C6E	0x200A    MOVS	R0, #10
0x1C70	0x4C29    LDR	R4, [PC, #164]
0x1C72	0x6824    LDR	R4, [R4, #0]
0x1C74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x1C76	0x2007    MOVS	R0, #7
0x1C78	0x4C27    LDR	R4, [PC, #156]
0x1C7A	0x6824    LDR	R4, [R4, #0]
0x1C7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x1C7E	0x2028    MOVS	R0, #40
0x1C80	0x4C25    LDR	R4, [PC, #148]
0x1C82	0x6824    LDR	R4, [R4, #0]
0x1C84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x1C86	0x2032    MOVS	R0, #50
0x1C88	0x4C23    LDR	R4, [PC, #140]
0x1C8A	0x6824    LDR	R4, [R4, #0]
0x1C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x1C8E	0x202C    MOVS	R0, #44
0x1C90	0x4C21    LDR	R4, [PC, #132]
0x1C92	0x6824    LDR	R4, [R4, #0]
0x1C94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x1C96	0x2049    MOVS	R0, #73
0x1C98	0x4C1F    LDR	R4, [PC, #124]
0x1C9A	0x6824    LDR	R4, [R4, #0]
0x1C9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1C9E	0x2018    MOVS	R0, #24
0x1CA0	0x4C1D    LDR	R4, [PC, #116]
0x1CA2	0x6824    LDR	R4, [R4, #0]
0x1CA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x1CA6	0x2013    MOVS	R0, #19
0x1CA8	0x4C1B    LDR	R4, [PC, #108]
0x1CAA	0x6824    LDR	R4, [R4, #0]
0x1CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1CAE	0x2013    MOVS	R0, #19
0x1CB0	0x4C19    LDR	R4, [PC, #100]
0x1CB2	0x6824    LDR	R4, [R4, #0]
0x1CB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x1CB6	0x202C    MOVS	R0, #44
0x1CB8	0x4C17    LDR	R4, [PC, #92]
0x1CBA	0x6824    LDR	R4, [R4, #0]
0x1CBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1CBE	0x2033    MOVS	R0, #51
0x1CC0	0x4C15    LDR	R4, [PC, #84]
0x1CC2	0x6824    LDR	R4, [R4, #0]
0x1CC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x1CC6	0x2021    MOVS	R0, #33
0x1CC8	0x4C12    LDR	R4, [PC, #72]
0x1CCA	0x6824    LDR	R4, [R4, #0]
0x1CCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1CCE	0x202A    MOVS	R0, #42
0x1CD0	0x4C10    LDR	R4, [PC, #64]
0x1CD2	0x6824    LDR	R4, [R4, #0]
0x1CD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x1CD6	0x2000    MOVS	R0, #0
0x1CD8	0x4C0F    LDR	R4, [PC, #60]
0x1CDA	0x6824    LDR	R4, [R4, #0]
0x1CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x1CDE	0x2000    MOVS	R0, #0
0x1CE0	0x4C0D    LDR	R4, [PC, #52]
0x1CE2	0x6824    LDR	R4, [R4, #0]
0x1CE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x1CE6	0x480D    LDR	R0, [PC, #52]
0x1CE8	0x8800    LDRH	R0, [R0, #0]
0x1CEA	0x0A04    LSRS	R4, R0, #8
0x1CEC	0xB2E0    UXTB	R0, R4
0x1CEE	0x4C0A    LDR	R4, [PC, #40]
0x1CF0	0x6824    LDR	R4, [R4, #0]
0x1CF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x1CF4	0x4809    LDR	R0, [PC, #36]
0x1CF6	0x8804    LDRH	R4, [R0, #0]
0x1CF8	0xB2E0    UXTB	R0, R4
0x1CFA	0x4C07    LDR	R4, [PC, #28]
0x1CFC	0x6824    LDR	R4, [R4, #0]
0x1CFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x1D00	0x202B    MOVS	R0, #43
0x1D02	0x4C04    LDR	R4, [PC, #16]
0x1D04	0x6824    LDR	R4, [R4, #0]
0x1D06	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1D08	0x2000    MOVS	R0, #0
0x1D0A	0xE009    B	#18
0x1D0C	0x02A04242  	TFT_RST+0
0x1D10	0x02BC4242  	TFT_CS+0
0x1D14	0x07282000  	_TFT_Set_Index_Ptr+0
0x1D18	0x072C2000  	_TFT_Write_Command_Ptr+0
0x1D1C	0x06F82000  	_TFT_DISP_WIDTH+0
0x1D20	0x4C22    LDR	R4, [PC, #136]
0x1D22	0x6824    LDR	R4, [R4, #0]
0x1D24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x1D26	0x2000    MOVS	R0, #0
0x1D28	0x4C20    LDR	R4, [PC, #128]
0x1D2A	0x6824    LDR	R4, [R4, #0]
0x1D2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x1D2E	0x4820    LDR	R0, [PC, #128]
0x1D30	0x8800    LDRH	R0, [R0, #0]
0x1D32	0x0A04    LSRS	R4, R0, #8
0x1D34	0xB2E0    UXTB	R0, R4
0x1D36	0x4C1D    LDR	R4, [PC, #116]
0x1D38	0x6824    LDR	R4, [R4, #0]
0x1D3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x1D3C	0x481C    LDR	R0, [PC, #112]
0x1D3E	0x8804    LDRH	R4, [R0, #0]
0x1D40	0xB2E0    UXTB	R0, R4
0x1D42	0x4C1A    LDR	R4, [PC, #104]
0x1D44	0x6824    LDR	R4, [R4, #0]
0x1D46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1D48	0x2036    MOVS	R0, #54
0x1D4A	0x4C1A    LDR	R4, [PC, #104]
0x1D4C	0x6824    LDR	R4, [R4, #0]
0x1D4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x1D50	0x4819    LDR	R0, [PC, #100]
0x1D52	0x7800    LDRB	R0, [R0, #0]
0x1D54	0x285A    CMP	R0, #90
0x1D56	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x1D58	0xF7FFFBE6  BL	_Is_TFT_Rotated_180+0
0x1D5C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x1D5E	0x20C0    MOVS	R0, #192
0x1D60	0x4C12    LDR	R4, [PC, #72]
0x1D62	0x6824    LDR	R4, [R4, #0]
0x1D64	0x47A0    BLX	R4
0x1D66	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x1D68	0x2000    MOVS	R0, #0
0x1D6A	0x4C10    LDR	R4, [PC, #64]
0x1D6C	0x6824    LDR	R4, [R4, #0]
0x1D6E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x1D70	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x1D72	0xF7FFFBD9  BL	_Is_TFT_Rotated_180+0
0x1D76	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x1D78	0x20A0    MOVS	R0, #160
0x1D7A	0x4C0C    LDR	R4, [PC, #48]
0x1D7C	0x6824    LDR	R4, [R4, #0]
0x1D7E	0x47A0    BLX	R4
0x1D80	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x1D82	0x2060    MOVS	R0, #96
0x1D84	0x4C09    LDR	R4, [PC, #36]
0x1D86	0x6824    LDR	R4, [R4, #0]
0x1D88	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x1D8A	0x2029    MOVS	R0, #41
0x1D8C	0x4C09    LDR	R4, [PC, #36]
0x1D8E	0x6824    LDR	R4, [R4, #0]
0x1D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x1D92	0x202C    MOVS	R0, #44
0x1D94	0x4C07    LDR	R4, [PC, #28]
0x1D96	0x6824    LDR	R4, [R4, #0]
0x1D98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1D9A	0x2101    MOVS	R1, #1
0x1D9C	0xB249    SXTB	R1, R1
0x1D9E	0x4807    LDR	R0, [PC, #28]
0x1DA0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x1DA2	0xF8DDE000  LDR	LR, [SP, #0]
0x1DA6	0xB001    ADD	SP, SP, #4
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x072C2000  	_TFT_Write_Command_Ptr+0
0x1DB0	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x1DB4	0x07282000  	_TFT_Set_Index_Ptr+0
0x1DB8	0x062A2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1DBC	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x1488	0xF24D0753  MOVW	R7, #53331
0x148C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x1490	0x1E7F    SUBS	R7, R7, #1
0x1492	0xD1FD    BNE	L_Delay_10ms22
0x1494	0xBF00    NOP
0x1496	0xBF00    NOP
0x1498	0xBF00    NOP
0x149A	0xBF00    NOP
0x149C	0xBF00    NOP
0x149E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x14A0	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1538	0xF2423753  MOVW	R7, #9043
0x153C	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x1540	0x1E7F    SUBS	R7, R7, #1
0x1542	0xD1FD    BNE	L_Delay_100ms20
0x1544	0xBF00    NOP
0x1546	0xBF00    NOP
0x1548	0xBF00    NOP
0x154A	0xBF00    NOP
0x154C	0xBF00    NOP
0x154E	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1550	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x1528	0x4801    LDR	R0, [PC, #4]
0x152A	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x152C	0x4770    BX	LR
0x152E	0xBF00    NOP
0x1530	0x062B2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x2D50	0xB081    SUB	SP, SP, #4
0x2D52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x2D56	0xF7FEFD49  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x2D5A	0xF7FEFBED  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x2D5E	0x2101    MOVS	R1, #1
0x2D60	0xB249    SXTB	R1, R1
0x2D62	0x4895    LDR	R0, [PC, #596]
0x2D64	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x2D66	0xF7FEFBE7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x2D6A	0xF7FEFBE5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x2D6E	0x2100    MOVS	R1, #0
0x2D70	0xB249    SXTB	R1, R1
0x2D72	0x4892    LDR	R0, [PC, #584]
0x2D74	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x2D76	0x2001    MOVS	R0, #1
0x2D78	0x4C91    LDR	R4, [PC, #580]
0x2D7A	0x6824    LDR	R4, [R4, #0]
0x2D7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x2D7E	0xF7FEFBC7  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x2D82	0x2028    MOVS	R0, #40
0x2D84	0x4C8E    LDR	R4, [PC, #568]
0x2D86	0x6824    LDR	R4, [R4, #0]
0x2D88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x2D8A	0x20CF    MOVS	R0, #207
0x2D8C	0x4C8C    LDR	R4, [PC, #560]
0x2D8E	0x6824    LDR	R4, [R4, #0]
0x2D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x2D92	0x2000    MOVS	R0, #0
0x2D94	0x4C8B    LDR	R4, [PC, #556]
0x2D96	0x6824    LDR	R4, [R4, #0]
0x2D98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x2D9A	0x2083    MOVS	R0, #131
0x2D9C	0x4C89    LDR	R4, [PC, #548]
0x2D9E	0x6824    LDR	R4, [R4, #0]
0x2DA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x2DA2	0x2030    MOVS	R0, #48
0x2DA4	0x4C87    LDR	R4, [PC, #540]
0x2DA6	0x6824    LDR	R4, [R4, #0]
0x2DA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x2DAA	0x20ED    MOVS	R0, #237
0x2DAC	0x4C84    LDR	R4, [PC, #528]
0x2DAE	0x6824    LDR	R4, [R4, #0]
0x2DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x2DB2	0x2064    MOVS	R0, #100
0x2DB4	0x4C83    LDR	R4, [PC, #524]
0x2DB6	0x6824    LDR	R4, [R4, #0]
0x2DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x2DBA	0x2003    MOVS	R0, #3
0x2DBC	0x4C81    LDR	R4, [PC, #516]
0x2DBE	0x6824    LDR	R4, [R4, #0]
0x2DC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x2DC2	0x2012    MOVS	R0, #18
0x2DC4	0x4C7F    LDR	R4, [PC, #508]
0x2DC6	0x6824    LDR	R4, [R4, #0]
0x2DC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x2DCA	0x2081    MOVS	R0, #129
0x2DCC	0x4C7D    LDR	R4, [PC, #500]
0x2DCE	0x6824    LDR	R4, [R4, #0]
0x2DD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x2DD2	0x20E8    MOVS	R0, #232
0x2DD4	0x4C7A    LDR	R4, [PC, #488]
0x2DD6	0x6824    LDR	R4, [R4, #0]
0x2DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x2DDA	0x2085    MOVS	R0, #133
0x2DDC	0x4C79    LDR	R4, [PC, #484]
0x2DDE	0x6824    LDR	R4, [R4, #0]
0x2DE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x2DE2	0x2001    MOVS	R0, #1
0x2DE4	0x4C77    LDR	R4, [PC, #476]
0x2DE6	0x6824    LDR	R4, [R4, #0]
0x2DE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x2DEA	0x2079    MOVS	R0, #121
0x2DEC	0x4C75    LDR	R4, [PC, #468]
0x2DEE	0x6824    LDR	R4, [R4, #0]
0x2DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x2DF2	0x20CB    MOVS	R0, #203
0x2DF4	0x4C72    LDR	R4, [PC, #456]
0x2DF6	0x6824    LDR	R4, [R4, #0]
0x2DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x2DFA	0x2039    MOVS	R0, #57
0x2DFC	0x4C71    LDR	R4, [PC, #452]
0x2DFE	0x6824    LDR	R4, [R4, #0]
0x2E00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x2E02	0x202C    MOVS	R0, #44
0x2E04	0x4C6F    LDR	R4, [PC, #444]
0x2E06	0x6824    LDR	R4, [R4, #0]
0x2E08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x2E0A	0x2000    MOVS	R0, #0
0x2E0C	0x4C6D    LDR	R4, [PC, #436]
0x2E0E	0x6824    LDR	R4, [R4, #0]
0x2E10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x2E12	0x2034    MOVS	R0, #52
0x2E14	0x4C6B    LDR	R4, [PC, #428]
0x2E16	0x6824    LDR	R4, [R4, #0]
0x2E18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x2E1A	0x2002    MOVS	R0, #2
0x2E1C	0x4C69    LDR	R4, [PC, #420]
0x2E1E	0x6824    LDR	R4, [R4, #0]
0x2E20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x2E22	0x20F7    MOVS	R0, #247
0x2E24	0x4C66    LDR	R4, [PC, #408]
0x2E26	0x6824    LDR	R4, [R4, #0]
0x2E28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x2E2A	0x2020    MOVS	R0, #32
0x2E2C	0x4C65    LDR	R4, [PC, #404]
0x2E2E	0x6824    LDR	R4, [R4, #0]
0x2E30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x2E32	0x20EA    MOVS	R0, #234
0x2E34	0x4C62    LDR	R4, [PC, #392]
0x2E36	0x6824    LDR	R4, [R4, #0]
0x2E38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x2E3A	0x2000    MOVS	R0, #0
0x2E3C	0x4C61    LDR	R4, [PC, #388]
0x2E3E	0x6824    LDR	R4, [R4, #0]
0x2E40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x2E42	0x2000    MOVS	R0, #0
0x2E44	0x4C5F    LDR	R4, [PC, #380]
0x2E46	0x6824    LDR	R4, [R4, #0]
0x2E48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x2E4A	0x20C0    MOVS	R0, #192
0x2E4C	0x4C5C    LDR	R4, [PC, #368]
0x2E4E	0x6824    LDR	R4, [R4, #0]
0x2E50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x2E52	0x2026    MOVS	R0, #38
0x2E54	0x4C5B    LDR	R4, [PC, #364]
0x2E56	0x6824    LDR	R4, [R4, #0]
0x2E58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x2E5A	0x20C1    MOVS	R0, #193
0x2E5C	0x4C58    LDR	R4, [PC, #352]
0x2E5E	0x6824    LDR	R4, [R4, #0]
0x2E60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x2E62	0x2011    MOVS	R0, #17
0x2E64	0x4C57    LDR	R4, [PC, #348]
0x2E66	0x6824    LDR	R4, [R4, #0]
0x2E68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x2E6A	0x20C5    MOVS	R0, #197
0x2E6C	0x4C54    LDR	R4, [PC, #336]
0x2E6E	0x6824    LDR	R4, [R4, #0]
0x2E70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x2E72	0x2035    MOVS	R0, #53
0x2E74	0x4C53    LDR	R4, [PC, #332]
0x2E76	0x6824    LDR	R4, [R4, #0]
0x2E78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x2E7A	0x203E    MOVS	R0, #62
0x2E7C	0x4C51    LDR	R4, [PC, #324]
0x2E7E	0x6824    LDR	R4, [R4, #0]
0x2E80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x2E82	0x20C7    MOVS	R0, #199
0x2E84	0x4C4E    LDR	R4, [PC, #312]
0x2E86	0x6824    LDR	R4, [R4, #0]
0x2E88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x2E8A	0x20BE    MOVS	R0, #190
0x2E8C	0x4C4D    LDR	R4, [PC, #308]
0x2E8E	0x6824    LDR	R4, [R4, #0]
0x2E90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x2E92	0x2036    MOVS	R0, #54
0x2E94	0x4C4A    LDR	R4, [PC, #296]
0x2E96	0x6824    LDR	R4, [R4, #0]
0x2E98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x2E9A	0x484B    LDR	R0, [PC, #300]
0x2E9C	0x7800    LDRB	R0, [R0, #0]
0x2E9E	0x285A    CMP	R0, #90
0x2EA0	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x2EA2	0xF7FEFB41  BL	_Is_TFT_Rotated_180+0
0x2EA6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x2EA8	0x2088    MOVS	R0, #136
0x2EAA	0x4C46    LDR	R4, [PC, #280]
0x2EAC	0x6824    LDR	R4, [R4, #0]
0x2EAE	0x47A0    BLX	R4
0x2EB0	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x2EB2	0x2048    MOVS	R0, #72
0x2EB4	0x4C43    LDR	R4, [PC, #268]
0x2EB6	0x6824    LDR	R4, [R4, #0]
0x2EB8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x2EBA	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x2EBC	0xF7FEFB34  BL	_Is_TFT_Rotated_180+0
0x2EC0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x2EC2	0x20E8    MOVS	R0, #232
0x2EC4	0x4C3F    LDR	R4, [PC, #252]
0x2EC6	0x6824    LDR	R4, [R4, #0]
0x2EC8	0x47A0    BLX	R4
0x2ECA	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x2ECC	0x2028    MOVS	R0, #40
0x2ECE	0x4C3D    LDR	R4, [PC, #244]
0x2ED0	0x6824    LDR	R4, [R4, #0]
0x2ED2	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x2ED4	0x203A    MOVS	R0, #58
0x2ED6	0x4C3A    LDR	R4, [PC, #232]
0x2ED8	0x6824    LDR	R4, [R4, #0]
0x2EDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x2EDC	0x2055    MOVS	R0, #85
0x2EDE	0x4C39    LDR	R4, [PC, #228]
0x2EE0	0x6824    LDR	R4, [R4, #0]
0x2EE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x2EE4	0x20B1    MOVS	R0, #177
0x2EE6	0x4C36    LDR	R4, [PC, #216]
0x2EE8	0x6824    LDR	R4, [R4, #0]
0x2EEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x2EEC	0x2000    MOVS	R0, #0
0x2EEE	0x4C35    LDR	R4, [PC, #212]
0x2EF0	0x6824    LDR	R4, [R4, #0]
0x2EF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x2EF4	0x201B    MOVS	R0, #27
0x2EF6	0x4C33    LDR	R4, [PC, #204]
0x2EF8	0x6824    LDR	R4, [R4, #0]
0x2EFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x2EFC	0x20F2    MOVS	R0, #242
0x2EFE	0x4C30    LDR	R4, [PC, #192]
0x2F00	0x6824    LDR	R4, [R4, #0]
0x2F02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x2F04	0x2008    MOVS	R0, #8
0x2F06	0x4C2F    LDR	R4, [PC, #188]
0x2F08	0x6824    LDR	R4, [R4, #0]
0x2F0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x2F0C	0x2026    MOVS	R0, #38
0x2F0E	0x4C2C    LDR	R4, [PC, #176]
0x2F10	0x6824    LDR	R4, [R4, #0]
0x2F12	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x2F14	0x2001    MOVS	R0, #1
0x2F16	0x4C2B    LDR	R4, [PC, #172]
0x2F18	0x6824    LDR	R4, [R4, #0]
0x2F1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2F1C	0x20E0    MOVS	R0, #224
0x2F1E	0x4C28    LDR	R4, [PC, #160]
0x2F20	0x6824    LDR	R4, [R4, #0]
0x2F22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x2F24	0x201F    MOVS	R0, #31
0x2F26	0x4C27    LDR	R4, [PC, #156]
0x2F28	0x6824    LDR	R4, [R4, #0]
0x2F2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x2F2C	0x201A    MOVS	R0, #26
0x2F2E	0x4C25    LDR	R4, [PC, #148]
0x2F30	0x6824    LDR	R4, [R4, #0]
0x2F32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x2F34	0x2018    MOVS	R0, #24
0x2F36	0x4C23    LDR	R4, [PC, #140]
0x2F38	0x6824    LDR	R4, [R4, #0]
0x2F3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x2F3C	0x200A    MOVS	R0, #10
0x2F3E	0x4C21    LDR	R4, [PC, #132]
0x2F40	0x6824    LDR	R4, [R4, #0]
0x2F42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x2F44	0x200F    MOVS	R0, #15
0x2F46	0x4C1F    LDR	R4, [PC, #124]
0x2F48	0x6824    LDR	R4, [R4, #0]
0x2F4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x2F4C	0x2006    MOVS	R0, #6
0x2F4E	0x4C1D    LDR	R4, [PC, #116]
0x2F50	0x6824    LDR	R4, [R4, #0]
0x2F52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x2F54	0x2045    MOVS	R0, #69
0x2F56	0x4C1B    LDR	R4, [PC, #108]
0x2F58	0x6824    LDR	R4, [R4, #0]
0x2F5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x2F5C	0x2087    MOVS	R0, #135
0x2F5E	0x4C19    LDR	R4, [PC, #100]
0x2F60	0x6824    LDR	R4, [R4, #0]
0x2F62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x2F64	0x2032    MOVS	R0, #50
0x2F66	0x4C17    LDR	R4, [PC, #92]
0x2F68	0x6824    LDR	R4, [R4, #0]
0x2F6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x2F6C	0x200A    MOVS	R0, #10
0x2F6E	0x4C15    LDR	R4, [PC, #84]
0x2F70	0x6824    LDR	R4, [R4, #0]
0x2F72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x2F74	0x2007    MOVS	R0, #7
0x2F76	0x4C13    LDR	R4, [PC, #76]
0x2F78	0x6824    LDR	R4, [R4, #0]
0x2F7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x2F7C	0x2002    MOVS	R0, #2
0x2F7E	0x4C11    LDR	R4, [PC, #68]
0x2F80	0x6824    LDR	R4, [R4, #0]
0x2F82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x2F84	0x2007    MOVS	R0, #7
0x2F86	0x4C0F    LDR	R4, [PC, #60]
0x2F88	0x6824    LDR	R4, [R4, #0]
0x2F8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x2F8C	0x2005    MOVS	R0, #5
0x2F8E	0x4C0D    LDR	R4, [PC, #52]
0x2F90	0x6824    LDR	R4, [R4, #0]
0x2F92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x2F94	0x2000    MOVS	R0, #0
0x2F96	0x4C0B    LDR	R4, [PC, #44]
0x2F98	0x6824    LDR	R4, [R4, #0]
0x2F9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x2F9C	0x20E1    MOVS	R0, #225
0x2F9E	0x4C08    LDR	R4, [PC, #32]
0x2FA0	0x6824    LDR	R4, [R4, #0]
0x2FA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x2FA4	0x2000    MOVS	R0, #0
0x2FA6	0x4C07    LDR	R4, [PC, #28]
0x2FA8	0x6824    LDR	R4, [R4, #0]
0x2FAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x2FAC	0x2025    MOVS	R0, #37
0x2FAE	0x4C05    LDR	R4, [PC, #20]
0x2FB0	0x6824    LDR	R4, [R4, #0]
0x2FB2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x2FB4	0x2027    MOVS	R0, #39
0x2FB6	0xE009    B	#18
0x2FB8	0x02A04242  	TFT_RST+0
0x2FBC	0x02BC4242  	TFT_CS+0
0x2FC0	0x07282000  	_TFT_Set_Index_Ptr+0
0x2FC4	0x072C2000  	_TFT_Write_Command_Ptr+0
0x2FC8	0x062A2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2FCC	0x4C4F    LDR	R4, [PC, #316]
0x2FCE	0x6824    LDR	R4, [R4, #0]
0x2FD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x2FD2	0x2005    MOVS	R0, #5
0x2FD4	0x4C4D    LDR	R4, [PC, #308]
0x2FD6	0x6824    LDR	R4, [R4, #0]
0x2FD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x2FDA	0x2010    MOVS	R0, #16
0x2FDC	0x4C4B    LDR	R4, [PC, #300]
0x2FDE	0x6824    LDR	R4, [R4, #0]
0x2FE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x2FE2	0x2009    MOVS	R0, #9
0x2FE4	0x4C49    LDR	R4, [PC, #292]
0x2FE6	0x6824    LDR	R4, [R4, #0]
0x2FE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x2FEA	0x203A    MOVS	R0, #58
0x2FEC	0x4C47    LDR	R4, [PC, #284]
0x2FEE	0x6824    LDR	R4, [R4, #0]
0x2FF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x2FF2	0x2078    MOVS	R0, #120
0x2FF4	0x4C45    LDR	R4, [PC, #276]
0x2FF6	0x6824    LDR	R4, [R4, #0]
0x2FF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x2FFA	0x204D    MOVS	R0, #77
0x2FFC	0x4C43    LDR	R4, [PC, #268]
0x2FFE	0x6824    LDR	R4, [R4, #0]
0x3000	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x3002	0x2005    MOVS	R0, #5
0x3004	0x4C41    LDR	R4, [PC, #260]
0x3006	0x6824    LDR	R4, [R4, #0]
0x3008	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x300A	0x2018    MOVS	R0, #24
0x300C	0x4C3F    LDR	R4, [PC, #252]
0x300E	0x6824    LDR	R4, [R4, #0]
0x3010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x3012	0x200D    MOVS	R0, #13
0x3014	0x4C3D    LDR	R4, [PC, #244]
0x3016	0x6824    LDR	R4, [R4, #0]
0x3018	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x301A	0x2038    MOVS	R0, #56
0x301C	0x4C3B    LDR	R4, [PC, #236]
0x301E	0x6824    LDR	R4, [R4, #0]
0x3020	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x3022	0x203A    MOVS	R0, #58
0x3024	0x4C39    LDR	R4, [PC, #228]
0x3026	0x6824    LDR	R4, [R4, #0]
0x3028	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x302A	0x201F    MOVS	R0, #31
0x302C	0x4C37    LDR	R4, [PC, #220]
0x302E	0x6824    LDR	R4, [R4, #0]
0x3030	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x3032	0x202A    MOVS	R0, #42
0x3034	0x4C36    LDR	R4, [PC, #216]
0x3036	0x6824    LDR	R4, [R4, #0]
0x3038	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x303A	0x2000    MOVS	R0, #0
0x303C	0x4C33    LDR	R4, [PC, #204]
0x303E	0x6824    LDR	R4, [R4, #0]
0x3040	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x3042	0x2000    MOVS	R0, #0
0x3044	0x4C31    LDR	R4, [PC, #196]
0x3046	0x6824    LDR	R4, [R4, #0]
0x3048	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x304A	0x4832    LDR	R0, [PC, #200]
0x304C	0x8800    LDRH	R0, [R0, #0]
0x304E	0x1E40    SUBS	R0, R0, #1
0x3050	0xB280    UXTH	R0, R0
0x3052	0x0A04    LSRS	R4, R0, #8
0x3054	0xB2E0    UXTB	R0, R4
0x3056	0x4C2D    LDR	R4, [PC, #180]
0x3058	0x6824    LDR	R4, [R4, #0]
0x305A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x305C	0x482D    LDR	R0, [PC, #180]
0x305E	0x8800    LDRH	R0, [R0, #0]
0x3060	0x1E44    SUBS	R4, R0, #1
0x3062	0xB2E0    UXTB	R0, R4
0x3064	0x4C29    LDR	R4, [PC, #164]
0x3066	0x6824    LDR	R4, [R4, #0]
0x3068	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x306A	0x202B    MOVS	R0, #43
0x306C	0x4C28    LDR	R4, [PC, #160]
0x306E	0x6824    LDR	R4, [R4, #0]
0x3070	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x3072	0x2000    MOVS	R0, #0
0x3074	0x4C25    LDR	R4, [PC, #148]
0x3076	0x6824    LDR	R4, [R4, #0]
0x3078	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x307A	0x2000    MOVS	R0, #0
0x307C	0x4C23    LDR	R4, [PC, #140]
0x307E	0x6824    LDR	R4, [R4, #0]
0x3080	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x3082	0x4825    LDR	R0, [PC, #148]
0x3084	0x8800    LDRH	R0, [R0, #0]
0x3086	0x1E40    SUBS	R0, R0, #1
0x3088	0xB280    UXTH	R0, R0
0x308A	0x0A04    LSRS	R4, R0, #8
0x308C	0xB2E0    UXTB	R0, R4
0x308E	0x4C1F    LDR	R4, [PC, #124]
0x3090	0x6824    LDR	R4, [R4, #0]
0x3092	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x3094	0x4820    LDR	R0, [PC, #128]
0x3096	0x8800    LDRH	R0, [R0, #0]
0x3098	0x1E44    SUBS	R4, R0, #1
0x309A	0xB2E0    UXTB	R0, R4
0x309C	0x4C1B    LDR	R4, [PC, #108]
0x309E	0x6824    LDR	R4, [R4, #0]
0x30A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x30A2	0x20B7    MOVS	R0, #183
0x30A4	0x4C1A    LDR	R4, [PC, #104]
0x30A6	0x6824    LDR	R4, [R4, #0]
0x30A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x30AA	0x2007    MOVS	R0, #7
0x30AC	0x4C17    LDR	R4, [PC, #92]
0x30AE	0x6824    LDR	R4, [R4, #0]
0x30B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x30B2	0x20B6    MOVS	R0, #182
0x30B4	0x4C16    LDR	R4, [PC, #88]
0x30B6	0x6824    LDR	R4, [R4, #0]
0x30B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x30BA	0x200A    MOVS	R0, #10
0x30BC	0x4C13    LDR	R4, [PC, #76]
0x30BE	0x6824    LDR	R4, [R4, #0]
0x30C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x30C2	0x2082    MOVS	R0, #130
0x30C4	0x4C11    LDR	R4, [PC, #68]
0x30C6	0x6824    LDR	R4, [R4, #0]
0x30C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x30CA	0x2027    MOVS	R0, #39
0x30CC	0x4C0F    LDR	R4, [PC, #60]
0x30CE	0x6824    LDR	R4, [R4, #0]
0x30D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x30D2	0x2000    MOVS	R0, #0
0x30D4	0x4C0D    LDR	R4, [PC, #52]
0x30D6	0x6824    LDR	R4, [R4, #0]
0x30D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x30DA	0x2011    MOVS	R0, #17
0x30DC	0x4C0C    LDR	R4, [PC, #48]
0x30DE	0x6824    LDR	R4, [R4, #0]
0x30E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x30E2	0xF7FEFA29  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x30E6	0x2029    MOVS	R0, #41
0x30E8	0x4C09    LDR	R4, [PC, #36]
0x30EA	0x6824    LDR	R4, [R4, #0]
0x30EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x30EE	0xF7FEFA23  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x30F2	0x202C    MOVS	R0, #44
0x30F4	0x4C06    LDR	R4, [PC, #24]
0x30F6	0x6824    LDR	R4, [R4, #0]
0x30F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x30FA	0x2101    MOVS	R1, #1
0x30FC	0xB249    SXTB	R1, R1
0x30FE	0x4807    LDR	R0, [PC, #28]
0x3100	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x3102	0xF8DDE000  LDR	LR, [SP, #0]
0x3106	0xB001    ADD	SP, SP, #4
0x3108	0x4770    BX	LR
0x310A	0xBF00    NOP
0x310C	0x072C2000  	_TFT_Write_Command_Ptr+0
0x3110	0x07282000  	_TFT_Set_Index_Ptr+0
0x3114	0x06F82000  	_TFT_DISP_WIDTH+0
0x3118	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x311C	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x1510	0xF6460729  MOVW	R7, #26665
0x1514	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x1518	0x1E7F    SUBS	R7, R7, #1
0x151A	0xD1FD    BNE	L_Delay_5ms16
0x151C	0xBF00    NOP
0x151E	0xBF00    NOP
0x1520	0xBF00    NOP
0x1522	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x1524	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x4160	0xB084    SUB	SP, SP, #16
0x4162	0xF8CDE000  STR	LR, [SP, #0]
0x4166	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x416A	0x2200    MOVS	R2, #0
0x416C	0xB252    SXTB	R2, R2
0x416E	0x491A    LDR	R1, [PC, #104]
0x4170	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x4172	0xF7FEFA63  BL	__Lib_TFT_Is_SSD1963_Set+0
0x4176	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x4178	0x4918    LDR	R1, [PC, #96]
0x417A	0x8809    LDRH	R1, [R1, #0]
0x417C	0x1E4C    SUBS	R4, R1, #1
0x417E	0x4918    LDR	R1, [PC, #96]
0x4180	0x8809    LDRH	R1, [R1, #0]
0x4182	0x1E49    SUBS	R1, R1, #1
0x4184	0xB2A3    UXTH	R3, R4
0x4186	0xB28A    UXTH	R2, R1
0x4188	0x2100    MOVS	R1, #0
0x418A	0x2000    MOVS	R0, #0
0x418C	0x4C15    LDR	R4, [PC, #84]
0x418E	0x6824    LDR	R4, [R4, #0]
0x4190	0x47A0    BLX	R4
0x4192	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x4194	0x2100    MOVS	R1, #0
0x4196	0x2000    MOVS	R0, #0
0x4198	0x4C13    LDR	R4, [PC, #76]
0x419A	0x6824    LDR	R4, [R4, #0]
0x419C	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x419E	0x4910    LDR	R1, [PC, #64]
0x41A0	0x880A    LDRH	R2, [R1, #0]
0x41A2	0x490E    LDR	R1, [PC, #56]
0x41A4	0x8809    LDRH	R1, [R1, #0]
0x41A6	0x4351    MULS	R1, R2, R1
0x41A8	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x41AA	0x2100    MOVS	R1, #0
0x41AC	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x41AE	0x9A02    LDR	R2, [SP, #8]
0x41B0	0x9901    LDR	R1, [SP, #4]
0x41B2	0x4291    CMP	R1, R2
0x41B4	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x41B6	0xF8BD000C  LDRH	R0, [SP, #12]
0x41BA	0x4C0C    LDR	R4, [PC, #48]
0x41BC	0x6824    LDR	R4, [R4, #0]
0x41BE	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x41C0	0x9901    LDR	R1, [SP, #4]
0x41C2	0x1C49    ADDS	R1, R1, #1
0x41C4	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x41C6	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x41C8	0x2201    MOVS	R2, #1
0x41CA	0xB252    SXTB	R2, R2
0x41CC	0x4902    LDR	R1, [PC, #8]
0x41CE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x41D0	0xF8DDE000  LDR	LR, [SP, #0]
0x41D4	0xB004    ADD	SP, SP, #16
0x41D6	0x4770    BX	LR
0x41D8	0x02BC4242  	TFT_CS+0
0x41DC	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x41E0	0x06F82000  	_TFT_DISP_WIDTH+0
0x41E4	0x06FC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x41E8	0x07002000  	_TFT_Set_Address_Ptr+0
0x41EC	0x07042000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x3454	0xB083    SUB	SP, SP, #12
0x3456	0xF8CDE000  STR	LR, [SP, #0]
0x345A	0xB29E    UXTH	R6, R3
0x345C	0xB293    UXTH	R3, R2
0x345E	0xB28A    UXTH	R2, R1
0x3460	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x3462	0x4C49    LDR	R4, [PC, #292]
0x3464	0x8824    LDRH	R4, [R4, #0]
0x3466	0xF5B47FF0  CMP	R4, #480
0x346A	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x346C	0x4C47    LDR	R4, [PC, #284]
0x346E	0x8824    LDRH	R4, [R4, #0]
0x3470	0xF5B47FF0  CMP	R4, #480
0x3474	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x3476	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x3478	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x347C	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x3480	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x3482	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x3486	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x348A	0x4C41    LDR	R4, [PC, #260]
0x348C	0x7824    LDRB	R4, [R4, #0]
0x348E	0x2C5A    CMP	R4, #90
0x3490	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x3492	0xF7FEF849  BL	_Is_TFT_Rotated_180+0
0x3496	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x3498	0xF1A80501  SUB	R5, R8, #1
0x349C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x349E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x34A0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x34A4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x34A6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x34AA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x34AE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x34B2	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x34B4	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x34B8	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x34BC	0x1E7D    SUBS	R5, R7, #1
0x34BE	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x34C0	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x34C2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x34C6	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x34C8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x34CC	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x34CE	0xF7FEF82B  BL	_Is_TFT_Rotated_180+0
0x34D2	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x34D4	0xF1A80501  SUB	R5, R8, #1
0x34D8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x34DA	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x34DC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x34E0	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x34E2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x34E6	0x1E7D    SUBS	R5, R7, #1
0x34E8	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x34EA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x34EC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x34F0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x34F2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x34F6	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x34F8	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x34FC	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x3500	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x3504	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x3508	0x202A    MOVS	R0, #42
0x350A	0x4C22    LDR	R4, [PC, #136]
0x350C	0x6824    LDR	R4, [R4, #0]
0x350E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x3510	0xF8BD4004  LDRH	R4, [SP, #4]
0x3514	0x0A24    LSRS	R4, R4, #8
0x3516	0xB2E0    UXTB	R0, R4
0x3518	0x4C1F    LDR	R4, [PC, #124]
0x351A	0x6824    LDR	R4, [R4, #0]
0x351C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x351E	0xF8BD0004  LDRH	R0, [SP, #4]
0x3522	0x4C1D    LDR	R4, [PC, #116]
0x3524	0x6824    LDR	R4, [R4, #0]
0x3526	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x3528	0xF8BD4006  LDRH	R4, [SP, #6]
0x352C	0x0A24    LSRS	R4, R4, #8
0x352E	0xB2E0    UXTB	R0, R4
0x3530	0x4C19    LDR	R4, [PC, #100]
0x3532	0x6824    LDR	R4, [R4, #0]
0x3534	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x3536	0xF8BD0006  LDRH	R0, [SP, #6]
0x353A	0x4C17    LDR	R4, [PC, #92]
0x353C	0x6824    LDR	R4, [R4, #0]
0x353E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x3540	0x202B    MOVS	R0, #43
0x3542	0x4C14    LDR	R4, [PC, #80]
0x3544	0x6824    LDR	R4, [R4, #0]
0x3546	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x3548	0xF8BD4008  LDRH	R4, [SP, #8]
0x354C	0x0A24    LSRS	R4, R4, #8
0x354E	0xB2E0    UXTB	R0, R4
0x3550	0x4C11    LDR	R4, [PC, #68]
0x3552	0x6824    LDR	R4, [R4, #0]
0x3554	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x3556	0xF8BD0008  LDRH	R0, [SP, #8]
0x355A	0x4C0F    LDR	R4, [PC, #60]
0x355C	0x6824    LDR	R4, [R4, #0]
0x355E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x3560	0xF8BD400A  LDRH	R4, [SP, #10]
0x3564	0x0A24    LSRS	R4, R4, #8
0x3566	0xB2E0    UXTB	R0, R4
0x3568	0x4C0B    LDR	R4, [PC, #44]
0x356A	0x6824    LDR	R4, [R4, #0]
0x356C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x356E	0xF8BD000A  LDRH	R0, [SP, #10]
0x3572	0x4C09    LDR	R4, [PC, #36]
0x3574	0x6824    LDR	R4, [R4, #0]
0x3576	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x3578	0x202C    MOVS	R0, #44
0x357A	0x4C06    LDR	R4, [PC, #24]
0x357C	0x6824    LDR	R4, [R4, #0]
0x357E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x3580	0xF8DDE000  LDR	LR, [SP, #0]
0x3584	0xB003    ADD	SP, SP, #12
0x3586	0x4770    BX	LR
0x3588	0x06F82000  	_TFT_DISP_WIDTH+0
0x358C	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x3590	0x062A2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3594	0x07282000  	_TFT_Set_Index_Ptr+0
0x3598	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x3940	0xB083    SUB	SP, SP, #12
0x3942	0xF8CDE000  STR	LR, [SP, #0]
0x3946	0xF8AD0004  STRH	R0, [SP, #4]
0x394A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x394E	0x2002    MOVS	R0, #2
0x3950	0x4C17    LDR	R4, [PC, #92]
0x3952	0x6824    LDR	R4, [R4, #0]
0x3954	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x3956	0xF8BD2004  LDRH	R2, [SP, #4]
0x395A	0x0A14    LSRS	R4, R2, #8
0x395C	0xB2E0    UXTB	R0, R4
0x395E	0x4C15    LDR	R4, [PC, #84]
0x3960	0x6824    LDR	R4, [R4, #0]
0x3962	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x3964	0x2003    MOVS	R0, #3
0x3966	0x4C12    LDR	R4, [PC, #72]
0x3968	0x6824    LDR	R4, [R4, #0]
0x396A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x396C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3970	0x4C10    LDR	R4, [PC, #64]
0x3972	0x6824    LDR	R4, [R4, #0]
0x3974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x3976	0x2006    MOVS	R0, #6
0x3978	0x4C0D    LDR	R4, [PC, #52]
0x397A	0x6824    LDR	R4, [R4, #0]
0x397C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x397E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3982	0x0A14    LSRS	R4, R2, #8
0x3984	0xB2E0    UXTB	R0, R4
0x3986	0x4C0B    LDR	R4, [PC, #44]
0x3988	0x6824    LDR	R4, [R4, #0]
0x398A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x398C	0x2007    MOVS	R0, #7
0x398E	0x4C08    LDR	R4, [PC, #32]
0x3990	0x6824    LDR	R4, [R4, #0]
0x3992	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x3994	0xF8BD0008  LDRH	R0, [SP, #8]
0x3998	0x4C06    LDR	R4, [PC, #24]
0x399A	0x6824    LDR	R4, [R4, #0]
0x399C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x399E	0x2022    MOVS	R0, #34
0x39A0	0x4C03    LDR	R4, [PC, #12]
0x39A2	0x6824    LDR	R4, [R4, #0]
0x39A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x39A6	0xF8DDE000  LDR	LR, [SP, #0]
0x39AA	0xB003    ADD	SP, SP, #12
0x39AC	0x4770    BX	LR
0x39AE	0xBF00    NOP
0x39B0	0x07282000  	_TFT_Set_Index_Ptr+0
0x39B4	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x38A8	0xB083    SUB	SP, SP, #12
0x38AA	0xF8CDE000  STR	LR, [SP, #0]
0x38AE	0xF8AD0004  STRH	R0, [SP, #4]
0x38B2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x38B6	0x202A    MOVS	R0, #42
0x38B8	0x4C13    LDR	R4, [PC, #76]
0x38BA	0x6824    LDR	R4, [R4, #0]
0x38BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x38BE	0xF8BD2004  LDRH	R2, [SP, #4]
0x38C2	0x0A14    LSRS	R4, R2, #8
0x38C4	0xB2E0    UXTB	R0, R4
0x38C6	0x4C11    LDR	R4, [PC, #68]
0x38C8	0x6824    LDR	R4, [R4, #0]
0x38CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x38CC	0xF8BD0004  LDRH	R0, [SP, #4]
0x38D0	0x4C0E    LDR	R4, [PC, #56]
0x38D2	0x6824    LDR	R4, [R4, #0]
0x38D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x38D6	0x202B    MOVS	R0, #43
0x38D8	0x4C0B    LDR	R4, [PC, #44]
0x38DA	0x6824    LDR	R4, [R4, #0]
0x38DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x38DE	0xF8BD2008  LDRH	R2, [SP, #8]
0x38E2	0x0A14    LSRS	R4, R2, #8
0x38E4	0xB2E0    UXTB	R0, R4
0x38E6	0x4C09    LDR	R4, [PC, #36]
0x38E8	0x6824    LDR	R4, [R4, #0]
0x38EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x38EC	0xF8BD0008  LDRH	R0, [SP, #8]
0x38F0	0x4C06    LDR	R4, [PC, #24]
0x38F2	0x6824    LDR	R4, [R4, #0]
0x38F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x38F6	0x202C    MOVS	R0, #44
0x38F8	0x4C03    LDR	R4, [PC, #12]
0x38FA	0x6824    LDR	R4, [R4, #0]
0x38FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x38FE	0xF8DDE000  LDR	LR, [SP, #0]
0x3902	0xB003    ADD	SP, SP, #12
0x3904	0x4770    BX	LR
0x3906	0xBF00    NOP
0x3908	0x07282000  	_TFT_Set_Index_Ptr+0
0x390C	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2808	0xB083    SUB	SP, SP, #12
0x280A	0xF8CDE000  STR	LR, [SP, #0]
0x280E	0xF8AD0004  STRH	R0, [SP, #4]
0x2812	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2816	0x4A2E    LDR	R2, [PC, #184]
0x2818	0x7812    LDRB	R2, [R2, #0]
0x281A	0x2A5A    CMP	R2, #90
0x281C	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x281E	0x2002    MOVS	R0, #2
0x2820	0x4C2C    LDR	R4, [PC, #176]
0x2822	0x6824    LDR	R4, [R4, #0]
0x2824	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2826	0xF8BD2004  LDRH	R2, [SP, #4]
0x282A	0x0A14    LSRS	R4, R2, #8
0x282C	0xB2E0    UXTB	R0, R4
0x282E	0x4C2A    LDR	R4, [PC, #168]
0x2830	0x6824    LDR	R4, [R4, #0]
0x2832	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2834	0x2003    MOVS	R0, #3
0x2836	0x4C27    LDR	R4, [PC, #156]
0x2838	0x6824    LDR	R4, [R4, #0]
0x283A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x283C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2840	0x4C25    LDR	R4, [PC, #148]
0x2842	0x6824    LDR	R4, [R4, #0]
0x2844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x2846	0x2006    MOVS	R0, #6
0x2848	0x4C22    LDR	R4, [PC, #136]
0x284A	0x6824    LDR	R4, [R4, #0]
0x284C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x284E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2852	0x0A14    LSRS	R4, R2, #8
0x2854	0xB2E0    UXTB	R0, R4
0x2856	0x4C20    LDR	R4, [PC, #128]
0x2858	0x6824    LDR	R4, [R4, #0]
0x285A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x285C	0x2007    MOVS	R0, #7
0x285E	0x4C1D    LDR	R4, [PC, #116]
0x2860	0x6824    LDR	R4, [R4, #0]
0x2862	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x2864	0xF8BD0008  LDRH	R0, [SP, #8]
0x2868	0x4C1B    LDR	R4, [PC, #108]
0x286A	0x6824    LDR	R4, [R4, #0]
0x286C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x286E	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x2870	0x2002    MOVS	R0, #2
0x2872	0x4C18    LDR	R4, [PC, #96]
0x2874	0x6824    LDR	R4, [R4, #0]
0x2876	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x2878	0xF8BD2008  LDRH	R2, [SP, #8]
0x287C	0x0A14    LSRS	R4, R2, #8
0x287E	0xB2E0    UXTB	R0, R4
0x2880	0x4C15    LDR	R4, [PC, #84]
0x2882	0x6824    LDR	R4, [R4, #0]
0x2884	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x2886	0x2003    MOVS	R0, #3
0x2888	0x4C12    LDR	R4, [PC, #72]
0x288A	0x6824    LDR	R4, [R4, #0]
0x288C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x288E	0xF8BD0008  LDRH	R0, [SP, #8]
0x2892	0x4C11    LDR	R4, [PC, #68]
0x2894	0x6824    LDR	R4, [R4, #0]
0x2896	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x2898	0x2006    MOVS	R0, #6
0x289A	0x4C0E    LDR	R4, [PC, #56]
0x289C	0x6824    LDR	R4, [R4, #0]
0x289E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x28A0	0xF8BD2004  LDRH	R2, [SP, #4]
0x28A4	0x0A14    LSRS	R4, R2, #8
0x28A6	0xB2E0    UXTB	R0, R4
0x28A8	0x4C0B    LDR	R4, [PC, #44]
0x28AA	0x6824    LDR	R4, [R4, #0]
0x28AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x28AE	0x2007    MOVS	R0, #7
0x28B0	0x4C08    LDR	R4, [PC, #32]
0x28B2	0x6824    LDR	R4, [R4, #0]
0x28B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x28B6	0xF8BD0004  LDRH	R0, [SP, #4]
0x28BA	0x4C07    LDR	R4, [PC, #28]
0x28BC	0x6824    LDR	R4, [R4, #0]
0x28BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x28C0	0x2022    MOVS	R0, #34
0x28C2	0x4C04    LDR	R4, [PC, #16]
0x28C4	0x6824    LDR	R4, [R4, #0]
0x28C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x28C8	0xF8DDE000  LDR	LR, [SP, #0]
0x28CC	0xB003    ADD	SP, SP, #12
0x28CE	0x4770    BX	LR
0x28D0	0x062A2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x28D4	0x07282000  	_TFT_Set_Index_Ptr+0
0x28D8	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x26E8	0xB083    SUB	SP, SP, #12
0x26EA	0xF8CDE000  STR	LR, [SP, #0]
0x26EE	0xF8AD0004  STRH	R0, [SP, #4]
0x26F2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x26F6	0x202A    MOVS	R0, #42
0x26F8	0x4C13    LDR	R4, [PC, #76]
0x26FA	0x6824    LDR	R4, [R4, #0]
0x26FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x26FE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2702	0x0A14    LSRS	R4, R2, #8
0x2704	0xB2E0    UXTB	R0, R4
0x2706	0x4C11    LDR	R4, [PC, #68]
0x2708	0x6824    LDR	R4, [R4, #0]
0x270A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x270C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2710	0x4C0E    LDR	R4, [PC, #56]
0x2712	0x6824    LDR	R4, [R4, #0]
0x2714	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x2716	0x202B    MOVS	R0, #43
0x2718	0x4C0B    LDR	R4, [PC, #44]
0x271A	0x6824    LDR	R4, [R4, #0]
0x271C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x271E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2722	0x0A14    LSRS	R4, R2, #8
0x2724	0xB2E0    UXTB	R0, R4
0x2726	0x4C09    LDR	R4, [PC, #36]
0x2728	0x6824    LDR	R4, [R4, #0]
0x272A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x272C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2730	0x4C06    LDR	R4, [PC, #24]
0x2732	0x6824    LDR	R4, [R4, #0]
0x2734	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x2736	0x202C    MOVS	R0, #44
0x2738	0x4C03    LDR	R4, [PC, #12]
0x273A	0x6824    LDR	R4, [R4, #0]
0x273C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x273E	0xF8DDE000  LDR	LR, [SP, #0]
0x2742	0xB003    ADD	SP, SP, #12
0x2744	0x4770    BX	LR
0x2746	0xBF00    NOP
0x2748	0x07282000  	_TFT_Set_Index_Ptr+0
0x274C	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x264C	0xB083    SUB	SP, SP, #12
0x264E	0xF8CDE000  STR	LR, [SP, #0]
0x2652	0xF8AD0004  STRH	R0, [SP, #4]
0x2656	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x265A	0x202A    MOVS	R0, #42
0x265C	0x4C13    LDR	R4, [PC, #76]
0x265E	0x6824    LDR	R4, [R4, #0]
0x2660	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2662	0xF8BD2004  LDRH	R2, [SP, #4]
0x2666	0x0A14    LSRS	R4, R2, #8
0x2668	0xB2E0    UXTB	R0, R4
0x266A	0x4C11    LDR	R4, [PC, #68]
0x266C	0x6824    LDR	R4, [R4, #0]
0x266E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x2670	0xF8BD0004  LDRH	R0, [SP, #4]
0x2674	0x4C0E    LDR	R4, [PC, #56]
0x2676	0x6824    LDR	R4, [R4, #0]
0x2678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x267A	0x202B    MOVS	R0, #43
0x267C	0x4C0B    LDR	R4, [PC, #44]
0x267E	0x6824    LDR	R4, [R4, #0]
0x2680	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x2682	0xF8BD2008  LDRH	R2, [SP, #8]
0x2686	0x0A14    LSRS	R4, R2, #8
0x2688	0xB2E0    UXTB	R0, R4
0x268A	0x4C09    LDR	R4, [PC, #36]
0x268C	0x6824    LDR	R4, [R4, #0]
0x268E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x2690	0xF8BD0008  LDRH	R0, [SP, #8]
0x2694	0x4C06    LDR	R4, [PC, #24]
0x2696	0x6824    LDR	R4, [R4, #0]
0x2698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x269A	0x202C    MOVS	R0, #44
0x269C	0x4C03    LDR	R4, [PC, #12]
0x269E	0x6824    LDR	R4, [R4, #0]
0x26A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x26A2	0xF8DDE000  LDR	LR, [SP, #0]
0x26A6	0xB003    ADD	SP, SP, #12
0x26A8	0x4770    BX	LR
0x26AA	0xBF00    NOP
0x26AC	0x07282000  	_TFT_Set_Index_Ptr+0
0x26B0	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x2BEC	0xB083    SUB	SP, SP, #12
0x2BEE	0xF8CDE000  STR	LR, [SP, #0]
0x2BF2	0xF8AD0004  STRH	R0, [SP, #4]
0x2BF6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x2BFA	0x202A    MOVS	R0, #42
0x2BFC	0x4C13    LDR	R4, [PC, #76]
0x2BFE	0x6824    LDR	R4, [R4, #0]
0x2C00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x2C02	0xF8BD2004  LDRH	R2, [SP, #4]
0x2C06	0x0A14    LSRS	R4, R2, #8
0x2C08	0xB2E0    UXTB	R0, R4
0x2C0A	0x4C11    LDR	R4, [PC, #68]
0x2C0C	0x6824    LDR	R4, [R4, #0]
0x2C0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x2C10	0xF8BD0004  LDRH	R0, [SP, #4]
0x2C14	0x4C0E    LDR	R4, [PC, #56]
0x2C16	0x6824    LDR	R4, [R4, #0]
0x2C18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x2C1A	0x202B    MOVS	R0, #43
0x2C1C	0x4C0B    LDR	R4, [PC, #44]
0x2C1E	0x6824    LDR	R4, [R4, #0]
0x2C20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x2C22	0xF8BD2008  LDRH	R2, [SP, #8]
0x2C26	0x0A14    LSRS	R4, R2, #8
0x2C28	0xB2E0    UXTB	R0, R4
0x2C2A	0x4C09    LDR	R4, [PC, #36]
0x2C2C	0x6824    LDR	R4, [R4, #0]
0x2C2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x2C30	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C34	0x4C06    LDR	R4, [PC, #24]
0x2C36	0x6824    LDR	R4, [R4, #0]
0x2C38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x2C3A	0x202C    MOVS	R0, #44
0x2C3C	0x4C03    LDR	R4, [PC, #12]
0x2C3E	0x6824    LDR	R4, [R4, #0]
0x2C40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x2C42	0xF8DDE000  LDR	LR, [SP, #0]
0x2C46	0xB003    ADD	SP, SP, #12
0x2C48	0x4770    BX	LR
0x2C4A	0xBF00    NOP
0x2C4C	0x07282000  	_TFT_Set_Index_Ptr+0
0x2C50	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x2B84	0xB083    SUB	SP, SP, #12
0x2B86	0xF8CDE000  STR	LR, [SP, #0]
0x2B8A	0xF8AD0004  STRH	R0, [SP, #4]
0x2B8E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x2B92	0x202A    MOVS	R0, #42
0x2B94	0x4C13    LDR	R4, [PC, #76]
0x2B96	0x6824    LDR	R4, [R4, #0]
0x2B98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x2B9A	0xF8BD2004  LDRH	R2, [SP, #4]
0x2B9E	0x0A14    LSRS	R4, R2, #8
0x2BA0	0xB2E0    UXTB	R0, R4
0x2BA2	0x4C11    LDR	R4, [PC, #68]
0x2BA4	0x6824    LDR	R4, [R4, #0]
0x2BA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x2BA8	0xF8BD0004  LDRH	R0, [SP, #4]
0x2BAC	0x4C0E    LDR	R4, [PC, #56]
0x2BAE	0x6824    LDR	R4, [R4, #0]
0x2BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x2BB2	0x202B    MOVS	R0, #43
0x2BB4	0x4C0B    LDR	R4, [PC, #44]
0x2BB6	0x6824    LDR	R4, [R4, #0]
0x2BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x2BBA	0xF8BD2008  LDRH	R2, [SP, #8]
0x2BBE	0x0A14    LSRS	R4, R2, #8
0x2BC0	0xB2E0    UXTB	R0, R4
0x2BC2	0x4C09    LDR	R4, [PC, #36]
0x2BC4	0x6824    LDR	R4, [R4, #0]
0x2BC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x2BC8	0xF8BD0008  LDRH	R0, [SP, #8]
0x2BCC	0x4C06    LDR	R4, [PC, #24]
0x2BCE	0x6824    LDR	R4, [R4, #0]
0x2BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x2BD2	0x202C    MOVS	R0, #44
0x2BD4	0x4C03    LDR	R4, [PC, #12]
0x2BD6	0x6824    LDR	R4, [R4, #0]
0x2BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x2BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x2BDE	0xB003    ADD	SP, SP, #12
0x2BE0	0x4770    BX	LR
0x2BE2	0xBF00    NOP
0x2BE4	0x07282000  	_TFT_Set_Index_Ptr+0
0x2BE8	0x072C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x2D10	0xB081    SUB	SP, SP, #4
0x2D12	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x2D16	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2D18	0x4803    LDR	R0, [PC, #12]
0x2D1A	0xF7FEFBA5  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x2D1E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D22	0xB001    ADD	SP, SP, #4
0x2D24	0x4770    BX	LR
0x2D26	0xBF00    NOP
0x2D28	0x48004000  	USART3_SR+0
; end of _UART3_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1468	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x146A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x146E	0x4601    MOV	R1, R0
0x1470	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x1474	0x680B    LDR	R3, [R1, #0]
0x1476	0xF3C312C0  UBFX	R2, R3, #7, #1
0x147A	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x147C	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x147E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x1480	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x1482	0xB001    ADD	SP, SP, #4
0x1484	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x2C6C	0xB081    SUB	SP, SP, #4
0x2C6E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x2C72	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2C74	0x4803    LDR	R0, [PC, #12]
0x2C76	0xF7FEFBF7  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x2C7A	0xF8DDE000  LDR	LR, [SP, #0]
0x2C7E	0xB001    ADD	SP, SP, #4
0x2C80	0x4770    BX	LR
0x2C82	0xBF00    NOP
0x2C84	0x10004001  	USART1_SR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x1998	0xB081    SUB	SP, SP, #4
0x199A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x199E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x19A0	0x4803    LDR	R0, [PC, #12]
0x19A2	0xF7FFFD61  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x19A6	0xF8DDE000  LDR	LR, [SP, #0]
0x19AA	0xB001    ADD	SP, SP, #4
0x19AC	0x4770    BX	LR
0x19AE	0xBF00    NOP
0x19B0	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x248C	0xB081    SUB	SP, SP, #4
0x248E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x2492	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2494	0x4803    LDR	R0, [PC, #12]
0x2496	0xF7FEFFE7  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x249A	0xF8DDE000  LDR	LR, [SP, #0]
0x249E	0xB001    ADD	SP, SP, #4
0x24A0	0x4770    BX	LR
0x24A2	0xBF00    NOP
0x24A4	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x24A8	0xB081    SUB	SP, SP, #4
0x24AA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x24AE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x24B0	0x4803    LDR	R0, [PC, #12]
0x24B2	0xF7FEFFD9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x24B6	0xF8DDE000  LDR	LR, [SP, #0]
0x24BA	0xB001    ADD	SP, SP, #4
0x24BC	0x4770    BX	LR
0x24BE	0xBF00    NOP
0x24C0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x25C8	0xB081    SUB	SP, SP, #4
0x25CA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x25CE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x25D0	0x4803    LDR	R0, [PC, #12]
0x25D2	0xF7FEFF49  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x25D6	0xF8DDE000  LDR	LR, [SP, #0]
0x25DA	0xB001    ADD	SP, SP, #4
0x25DC	0x4770    BX	LR
0x25DE	0xBF00    NOP
0x25E0	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x253C	0xB083    SUB	SP, SP, #12
0x253E	0xF8CDE000  STR	LR, [SP, #0]
0x2542	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x2546	0x2201    MOVS	R2, #1
0x2548	0xB252    SXTB	R2, R2
0x254A	0x4912    LDR	R1, [PC, #72]
0x254C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x254E	0xA901    ADD	R1, SP, #4
0x2550	0x9102    STR	R1, [SP, #8]
0x2552	0x1C49    ADDS	R1, R1, #1
0x2554	0x7809    LDRB	R1, [R1, #0]
0x2556	0xB2C8    UXTB	R0, R1
0x2558	0xF7FEFA0E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x255C	0x2200    MOVS	R2, #0
0x255E	0xB252    SXTB	R2, R2
0x2560	0x490D    LDR	R1, [PC, #52]
0x2562	0x600A    STR	R2, [R1, #0]
0x2564	0xBF00    NOP
0x2566	0x2201    MOVS	R2, #1
0x2568	0xB252    SXTB	R2, R2
0x256A	0x490B    LDR	R1, [PC, #44]
0x256C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x256E	0x9902    LDR	R1, [SP, #8]
0x2570	0x7809    LDRB	R1, [R1, #0]
0x2572	0xB2C8    UXTB	R0, R1
0x2574	0xF7FEFA00  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x2578	0x2200    MOVS	R2, #0
0x257A	0xB252    SXTB	R2, R2
0x257C	0x4906    LDR	R1, [PC, #24]
0x257E	0x600A    STR	R2, [R1, #0]
0x2580	0xBF00    NOP
0x2582	0x2201    MOVS	R2, #1
0x2584	0xB252    SXTB	R2, R2
0x2586	0x4904    LDR	R1, [PC, #16]
0x2588	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x258A	0xF8DDE000  LDR	LR, [SP, #0]
0x258E	0xB003    ADD	SP, SP, #12
0x2590	0x4770    BX	LR
0x2592	0xBF00    NOP
0x2594	0x02B04242  	TFT_RS+0
0x2598	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x259C	0x2201    MOVS	R2, #1
0x259E	0xB252    SXTB	R2, R2
0x25A0	0x4906    LDR	R1, [PC, #24]
0x25A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x25A4	0x4906    LDR	R1, [PC, #24]
0x25A6	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x25A8	0x2200    MOVS	R2, #0
0x25AA	0xB252    SXTB	R2, R2
0x25AC	0x4905    LDR	R1, [PC, #20]
0x25AE	0x600A    STR	R2, [R1, #0]
0x25B0	0xBF00    NOP
0x25B2	0x2201    MOVS	R2, #1
0x25B4	0xB252    SXTB	R2, R2
0x25B6	0x4903    LDR	R1, [PC, #12]
0x25B8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x25BA	0x4770    BX	LR
0x25BC	0x02B04242  	TFT_RS+0
0x25C0	0x10144002  	TFT_DataPort+0
0x25C4	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1A1C	0xB081    SUB	SP, SP, #4
0x1A1E	0xF8CDE000  STR	LR, [SP, #0]
0x1A22	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x1A24	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1A26	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x1A28	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1A2A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1A2C	0x09E1    LSRS	R1, R4, #7
0x1A2E	0xB2C9    UXTB	R1, R1
0x1A30	0x2901    CMP	R1, #1
0x1A32	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x1A34	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1A36	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x1A38	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x1A3A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1A3C	0xF7FFFF38  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x1A40	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x1A42	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x1A44	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1A46	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1A48	0x09E1    LSRS	R1, R4, #7
0x1A4A	0xB2C9    UXTB	R1, R1
0x1A4C	0x2901    CMP	R1, #1
0x1A4E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x1A50	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1A52	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x1A54	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x1A56	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1A58	0xF7FFFF2A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x1A5C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1A5E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x1A60	0x09D9    LSRS	R1, R3, #7
0x1A62	0xB2C9    UXTB	R1, R1
0x1A64	0x2901    CMP	R1, #1
0x1A66	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x1A68	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1A6A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x1A6C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x1A6E	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1A70	0xF7FFFF1E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1A74	0xF8DDE000  LDR	LR, [SP, #0]
0x1A78	0xB001    ADD	SP, SP, #4
0x1A7A	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x263C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x263E	0x4802    LDR	R0, [PC, #8]
0x2640	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x2642	0xB001    ADD	SP, SP, #4
0x2644	0x4770    BX	LR
0x2646	0xBF00    NOP
0x2648	0x06282000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4364	0xB083    SUB	SP, SP, #12
0x4366	0xF8CDE000  STR	LR, [SP, #0]
0x436A	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x436C	0x4B1C    LDR	R3, [PC, #112]
0x436E	0x881B    LDRH	R3, [R3, #0]
0x4370	0x4299    CMP	R1, R3
0x4372	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x4374	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4376	0x4B1B    LDR	R3, [PC, #108]
0x4378	0x881B    LDRH	R3, [R3, #0]
0x437A	0x429A    CMP	R2, R3
0x437C	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x437E	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4380	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x4382	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x4386	0xB288    UXTH	R0, R1
0x4388	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x438A	0xF7FEF92B  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x438E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x4392	0x9B02    LDR	R3, [SP, #8]
0x4394	0x181B    ADDS	R3, R3, R0
0x4396	0x781B    LDRB	R3, [R3, #0]
0x4398	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x439A	0x4B13    LDR	R3, [PC, #76]
0x439C	0x781B    LDRB	R3, [R3, #0]
0x439E	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x43A0	0x9B02    LDR	R3, [SP, #8]
0x43A2	0x181B    ADDS	R3, R3, R0
0x43A4	0x781B    LDRB	R3, [R3, #0]
0x43A6	0xF8AD0004  STRH	R0, [SP, #4]
0x43AA	0xB298    UXTH	R0, R3
0x43AC	0xF7FEFEC8  BL	__Lib_TFT__TFT_Write_Char_E+0
0x43B0	0xF8BD0004  LDRH	R0, [SP, #4]
0x43B4	0x1C41    ADDS	R1, R0, #1
0x43B6	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x43B8	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x43BA	0x9B02    LDR	R3, [SP, #8]
0x43BC	0x181B    ADDS	R3, R3, R0
0x43BE	0x781B    LDRB	R3, [R3, #0]
0x43C0	0xF8AD0004  STRH	R0, [SP, #4]
0x43C4	0xB298    UXTH	R0, R3
0x43C6	0xF7FEFADD  BL	__Lib_TFT__TFT_Write_Char+0
0x43CA	0xF8BD0004  LDRH	R0, [SP, #4]
0x43CE	0x1C41    ADDS	R1, R0, #1
0x43D0	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x43D2	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x43D4	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x43D6	0xF8DDE000  LDR	LR, [SP, #0]
0x43DA	0xB003    ADD	SP, SP, #12
0x43DC	0x4770    BX	LR
0x43DE	0xBF00    NOP
0x43E0	0x06F82000  	_TFT_DISP_WIDTH+0
0x43E4	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x43E8	0x07112000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x3140	0xB08B    SUB	SP, SP, #44
0x3142	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x3146	0xF2400100  MOVW	R1, #0
0x314A	0xF8AD1026  STRH	R1, [SP, #38]
0x314E	0x2100    MOVS	R1, #0
0x3150	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x3154	0x49B5    LDR	R1, [PC, #724]
0x3156	0x8809    LDRH	R1, [R1, #0]
0x3158	0x4288    CMP	R0, R1
0x315A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x315C	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x315E	0x49B4    LDR	R1, [PC, #720]
0x3160	0x8809    LDRH	R1, [R1, #0]
0x3162	0x4288    CMP	R0, R1
0x3164	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x3166	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x3168	0x49B0    LDR	R1, [PC, #704]
0x316A	0x8809    LDRH	R1, [R1, #0]
0x316C	0x1A41    SUB	R1, R0, R1
0x316E	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x3170	0x008A    LSLS	R2, R1, #2
0x3172	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x3174	0x49AF    LDR	R1, [PC, #700]
0x3176	0x6809    LDR	R1, [R1, #0]
0x3178	0x3108    ADDS	R1, #8
0x317A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x317C	0x4608    MOV	R0, R1
0x317E	0x2104    MOVS	R1, #4
0x3180	0xF7FDFDB0  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x3184	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x3186	0x7803    LDRB	R3, [R0, #0]
0x3188	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3397 :: 		
0x318C	0x1C41    ADDS	R1, R0, #1
0x318E	0x7809    LDRB	R1, [R1, #0]
0x3190	0xB2CA    UXTB	R2, R1
0x3192	0x1C81    ADDS	R1, R0, #2
0x3194	0x7809    LDRB	R1, [R1, #0]
0x3196	0x0209    LSLS	R1, R1, #8
0x3198	0x1852    ADDS	R2, R2, R1
0x319A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x319C	0x7809    LDRB	R1, [R1, #0]
0x319E	0x0409    LSLS	R1, R1, #16
0x31A0	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x31A2	0x49A4    LDR	R1, [PC, #656]
0x31A4	0x6809    LDR	R1, [R1, #0]
0x31A6	0x1889    ADDS	R1, R1, R2
0x31A8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x31AA	0x08DA    LSRS	R2, R3, #3
0x31AC	0xB2D2    UXTB	R2, R2
0x31AE	0x49A3    LDR	R1, [PC, #652]
0x31B0	0x8809    LDRH	R1, [R1, #0]
0x31B2	0x4351    MULS	R1, R2, R1
0x31B4	0xB289    UXTH	R1, R1
0x31B6	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x31B8	0xF0030107  AND	R1, R3, #7
0x31BC	0xB2C9    UXTB	R1, R1
0x31BE	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x31C0	0x499E    LDR	R1, [PC, #632]
0x31C2	0x880A    LDRH	R2, [R1, #0]
0x31C4	0x9906    LDR	R1, [SP, #24]
0x31C6	0x1889    ADDS	R1, R1, R2
0x31C8	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x31CA	0x9906    LDR	R1, [SP, #24]
0x31CC	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x31CE	0xAC05    ADD	R4, SP, #20
0x31D0	0x4622    MOV	R2, R4
0x31D2	0x9906    LDR	R1, [SP, #24]
0x31D4	0x9804    LDR	R0, [SP, #16]
0x31D6	0x4C9A    LDR	R4, [PC, #616]
0x31D8	0x6824    LDR	R4, [R4, #0]
0x31DA	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x31DC	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x31DE	0x9A05    LDR	R2, [SP, #20]
0x31E0	0x9904    LDR	R1, [SP, #16]
0x31E2	0x1889    ADDS	R1, R1, R2
0x31E4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x31E6	0x9A05    LDR	R2, [SP, #20]
0x31E8	0x9906    LDR	R1, [SP, #24]
0x31EA	0x1A89    SUB	R1, R1, R2
0x31EC	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x31EE	0x2100    MOVS	R1, #0
0x31F0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x31F2	0x4994    LDR	R1, [PC, #592]
0x31F4	0x7809    LDRB	R1, [R1, #0]
0x31F6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x31F8	0x4992    LDR	R1, [PC, #584]
0x31FA	0x7809    LDRB	R1, [R1, #0]
0x31FC	0x2902    CMP	R1, #2
0x31FE	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x3200	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x3202	0x4991    LDR	R1, [PC, #580]
0x3204	0x8809    LDRH	R1, [R1, #0]
0x3206	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x320A	0x2100    MOVS	R1, #0
0x320C	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x3210	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x3212	0x498A    LDR	R1, [PC, #552]
0x3214	0x880A    LDRH	R2, [R1, #0]
0x3216	0xF89D1009  LDRB	R1, [SP, #9]
0x321A	0x4291    CMP	R1, R2
0x321C	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x3220	0x498A    LDR	R1, [PC, #552]
0x3222	0x8809    LDRH	R1, [R1, #0]
0x3224	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3414 :: 		
0x3228	0x2100    MOVS	R1, #0
0x322A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x322E	0x2100    MOVS	R1, #0
0x3230	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x3234	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x3236	0xF89D2024  LDRB	R2, [SP, #36]
0x323A	0xF89D1008  LDRB	R1, [SP, #8]
0x323E	0x4291    CMP	R1, R2
0x3240	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x3242	0xF89D100C  LDRB	R1, [SP, #12]
0x3246	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x3248	0x9907    LDR	R1, [SP, #28]
0x324A	0x1C49    ADDS	R1, R1, #1
0x324C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x324E	0x9A08    LDR	R2, [SP, #32]
0x3250	0x9905    LDR	R1, [SP, #20]
0x3252	0x4291    CMP	R1, R2
0x3254	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x3256	0x9A05    LDR	R2, [SP, #20]
0x3258	0x9907    LDR	R1, [SP, #28]
0x325A	0x4291    CMP	R1, R2
0x325C	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x325E	0x2101    MOVS	R1, #1
0x3260	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x3262	0xAC05    ADD	R4, SP, #20
0x3264	0x4622    MOV	R2, R4
0x3266	0x9906    LDR	R1, [SP, #24]
0x3268	0x9804    LDR	R0, [SP, #16]
0x326A	0x4C75    LDR	R4, [PC, #468]
0x326C	0x6824    LDR	R4, [R4, #0]
0x326E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3270	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x3272	0x9906    LDR	R1, [SP, #24]
0x3274	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x3276	0x9A05    LDR	R2, [SP, #20]
0x3278	0x9904    LDR	R1, [SP, #16]
0x327A	0x1889    ADDS	R1, R1, R2
0x327C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x327E	0x9A05    LDR	R2, [SP, #20]
0x3280	0x9906    LDR	R1, [SP, #24]
0x3282	0x1A89    SUB	R1, R1, R2
0x3284	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x3286	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x3288	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x328A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x328C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x328E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x3290	0x7801    LDRB	R1, [R0, #0]
0x3292	0xF88D1028  STRB	R1, [SP, #40]
0x3296	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x3298	0x2101    MOVS	R1, #1
0x329A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x329E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x32A0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x32A2	0xF89D200C  LDRB	R2, [SP, #12]
0x32A6	0xF89D1028  LDRB	R1, [SP, #40]
0x32AA	0x4011    ANDS	R1, R2
0x32AC	0xB2C9    UXTB	R1, R1
0x32AE	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x32B0	0x4967    LDR	R1, [PC, #412]
0x32B2	0x8809    LDRH	R1, [R1, #0]
0x32B4	0x9001    STR	R0, [SP, #4]
0x32B6	0xB28A    UXTH	R2, R1
0x32B8	0xF8BD100A  LDRH	R1, [SP, #10]
0x32BC	0xF8BD0026  LDRH	R0, [SP, #38]
0x32C0	0xF7FDFCCC  BL	_TFT_Dot+0
0x32C4	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x32C6	0xF8BD1026  LDRH	R1, [SP, #38]
0x32CA	0x1C49    ADDS	R1, R1, #1
0x32CC	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3436 :: 		
0x32D0	0xF89D100C  LDRB	R1, [SP, #12]
0x32D4	0x0049    LSLS	R1, R1, #1
0x32D6	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x32DA	0xF89D1008  LDRB	R1, [SP, #8]
0x32DE	0x1C49    ADDS	R1, R1, #1
0x32E0	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x32E4	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x32E6	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x32E8	0xF8BD100A  LDRH	R1, [SP, #10]
0x32EC	0x1C49    ADDS	R1, R1, #1
0x32EE	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x32F2	0xF89D1009  LDRB	R1, [SP, #9]
0x32F6	0x1C49    ADDS	R1, R1, #1
0x32F8	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x32FC	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x32FE	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x3300	0x4950    LDR	R1, [PC, #320]
0x3302	0x7809    LDRB	R1, [R1, #0]
0x3304	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x3306	0xF8BD1026  LDRH	R1, [SP, #38]
0x330A	0x1C4A    ADDS	R2, R1, #1
0x330C	0x494F    LDR	R1, [PC, #316]
0x330E	0x800A    STRH	R2, [R1, #0]
0x3310	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x3312	0xF8BD200A  LDRH	R2, [SP, #10]
0x3316	0x494C    LDR	R1, [PC, #304]
0x3318	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x331A	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x331C	0x494B    LDR	R1, [PC, #300]
0x331E	0x8809    LDRH	R1, [R1, #0]
0x3320	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x3324	0x2100    MOVS	R1, #0
0x3326	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x332A	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x332C	0x4943    LDR	R1, [PC, #268]
0x332E	0x880A    LDRH	R2, [R1, #0]
0x3330	0xF89D1009  LDRB	R1, [SP, #9]
0x3334	0x4291    CMP	R1, R2
0x3336	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x333A	0x4943    LDR	R1, [PC, #268]
0x333C	0x8809    LDRH	R1, [R1, #0]
0x333E	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3449 :: 		
0x3342	0x2100    MOVS	R1, #0
0x3344	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x3348	0x2100    MOVS	R1, #0
0x334A	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x334E	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x3350	0xF89D2024  LDRB	R2, [SP, #36]
0x3354	0xF89D1008  LDRB	R1, [SP, #8]
0x3358	0x4291    CMP	R1, R2
0x335A	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x335C	0xF89D100C  LDRB	R1, [SP, #12]
0x3360	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x3362	0x9907    LDR	R1, [SP, #28]
0x3364	0x1C49    ADDS	R1, R1, #1
0x3366	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x3368	0x9A08    LDR	R2, [SP, #32]
0x336A	0x9905    LDR	R1, [SP, #20]
0x336C	0x4291    CMP	R1, R2
0x336E	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x3370	0x9A05    LDR	R2, [SP, #20]
0x3372	0x9907    LDR	R1, [SP, #28]
0x3374	0x4291    CMP	R1, R2
0x3376	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x3378	0x2101    MOVS	R1, #1
0x337A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x337C	0xAC05    ADD	R4, SP, #20
0x337E	0x4622    MOV	R2, R4
0x3380	0x9906    LDR	R1, [SP, #24]
0x3382	0x9804    LDR	R0, [SP, #16]
0x3384	0x4C2E    LDR	R4, [PC, #184]
0x3386	0x6824    LDR	R4, [R4, #0]
0x3388	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x338A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x338C	0x9906    LDR	R1, [SP, #24]
0x338E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x3390	0x9A05    LDR	R2, [SP, #20]
0x3392	0x9904    LDR	R1, [SP, #16]
0x3394	0x1889    ADDS	R1, R1, R2
0x3396	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x3398	0x9A05    LDR	R2, [SP, #20]
0x339A	0x9906    LDR	R1, [SP, #24]
0x339C	0x1A89    SUB	R1, R1, R2
0x339E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x33A0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x33A2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x33A4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x33A6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x33A8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x33AA	0x7801    LDRB	R1, [R0, #0]
0x33AC	0xF88D1028  STRB	R1, [SP, #40]
0x33B0	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x33B2	0x2101    MOVS	R1, #1
0x33B4	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x33B8	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x33BA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x33BC	0xF89D200C  LDRB	R2, [SP, #12]
0x33C0	0xF89D1028  LDRB	R1, [SP, #40]
0x33C4	0x4011    ANDS	R1, R2
0x33C6	0xB2C9    UXTB	R1, R1
0x33C8	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x33CA	0x4921    LDR	R1, [PC, #132]
0x33CC	0x8809    LDRH	R1, [R1, #0]
0x33CE	0x9001    STR	R0, [SP, #4]
0x33D0	0xB28A    UXTH	R2, R1
0x33D2	0xF8BD1026  LDRH	R1, [SP, #38]
0x33D6	0xF8BD000A  LDRH	R0, [SP, #10]
0x33DA	0xF7FDFC3F  BL	_TFT_Dot+0
0x33DE	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x33E0	0xF8BD1026  LDRH	R1, [SP, #38]
0x33E4	0x1E49    SUBS	R1, R1, #1
0x33E6	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3471 :: 		
0x33EA	0xF89D100C  LDRB	R1, [SP, #12]
0x33EE	0x0049    LSLS	R1, R1, #1
0x33F0	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x33F4	0xF89D1008  LDRB	R1, [SP, #8]
0x33F8	0x1C49    ADDS	R1, R1, #1
0x33FA	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x33FE	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x3400	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x3402	0xF8BD100A  LDRH	R1, [SP, #10]
0x3406	0x1C49    ADDS	R1, R1, #1
0x3408	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x340C	0xF89D1009  LDRB	R1, [SP, #9]
0x3410	0x1C49    ADDS	R1, R1, #1
0x3412	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x3416	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x3418	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x341A	0xF8BD1026  LDRH	R1, [SP, #38]
0x341E	0x1E4A    SUBS	R2, R1, #1
0x3420	0x4909    LDR	R1, [PC, #36]
0x3422	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x3424	0xF8DDE000  LDR	LR, [SP, #0]
0x3428	0xB00B    ADD	SP, SP, #44
0x342A	0x4770    BX	LR
0x342C	0x07082000  	__Lib_TFT__fontFirstChar+0
0x3430	0x070A2000  	__Lib_TFT__fontLastChar+0
0x3434	0x07242000  	__Lib_TFT_activeExtFont+0
0x3438	0x07162000  	__Lib_TFT_headerBuffer+0
0x343C	0x07122000  	__Lib_TFT__fontHeight+0
0x3440	0x07202000  	_TFT_Get_Ext_Data_Ptr+0
0x3444	0x07102000  	__Lib_TFT_FontOrientation+0
0x3448	0x06EA2000  	__Lib_TFT_y_cord+0
0x344C	0x06E82000  	__Lib_TFT_x_cord+0
0x3450	0x07142000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0CE4	0xB085    SUB	SP, SP, #20
0x0CE6	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x0CEA	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0CEC	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0CEE	0x2900    CMP	R1, #0
0x0CF0	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x0CF2	0xAC04    ADD	R4, SP, #16
0x0CF4	0x9301    STR	R3, [SP, #4]
0x0CF6	0xF8AD1008  STRH	R1, [SP, #8]
0x0CFA	0x9503    STR	R5, [SP, #12]
0x0CFC	0x4622    MOV	R2, R4
0x0CFE	0x4618    MOV	R0, R3
0x0D00	0x4C10    LDR	R4, [PC, #64]
0x0D02	0x6824    LDR	R4, [R4, #0]
0x0D04	0x47A0    BLX	R4
0x0D06	0x9D03    LDR	R5, [SP, #12]
0x0D08	0xF8BD1008  LDRH	R1, [SP, #8]
0x0D0C	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0D0E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x0D10	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0D12	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D16	0x4290    CMP	R0, R2
0x0D18	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x0D1A	0x7822    LDRB	R2, [R4, #0]
0x0D1C	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x0D1E	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x0D20	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x0D22	0x1C40    ADDS	R0, R0, #1
0x0D24	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0D26	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x0D28	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D2C	0x1A89    SUB	R1, R1, R2
0x0D2E	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x0D30	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D34	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0D36	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x0D38	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3C	0xB005    ADD	SP, SP, #20
0x0D3E	0x4770    BX	LR
0x0D40	0x07162000  	__Lib_TFT_headerBuffer+0
0x0D44	0x07202000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0C5C	0xB082    SUB	SP, SP, #8
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
0x0C62	0xF8AD2004  STRH	R2, [SP, #4]
0x0C66	0xB20A    SXTH	R2, R1
0x0C68	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0C6A	0x2900    CMP	R1, #0
0x0C6C	0xDB04    BLT	L__TFT_Dot949
0x0C6E	0x4B17    LDR	R3, [PC, #92]
0x0C70	0x881B    LDRH	R3, [R3, #0]
0x0C72	0x4299    CMP	R1, R3
0x0C74	0xD200    BCS	L__TFT_Dot948
0x0C76	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0C78	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0C7A	0x2A00    CMP	R2, #0
0x0C7C	0xDB04    BLT	L__TFT_Dot951
0x0C7E	0x4B14    LDR	R3, [PC, #80]
0x0C80	0x881B    LDRH	R3, [R3, #0]
0x0C82	0x429A    CMP	R2, R3
0x0C84	0xD200    BCS	L__TFT_Dot950
0x0C86	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0C88	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0C8A	0x2400    MOVS	R4, #0
0x0C8C	0xB264    SXTB	R4, R4
0x0C8E	0x4B11    LDR	R3, [PC, #68]
0x0C90	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x0C92	0xF001FCD3  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0C96	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0C98	0xB293    UXTH	R3, R2
0x0C9A	0xB28A    UXTH	R2, R1
0x0C9C	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0C9E	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0CA0	0x4C0D    LDR	R4, [PC, #52]
0x0CA2	0x6824    LDR	R4, [R4, #0]
0x0CA4	0x47A0    BLX	R4
0x0CA6	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0CA8	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0CAA	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0CAC	0x4C0B    LDR	R4, [PC, #44]
0x0CAE	0x6824    LDR	R4, [R4, #0]
0x0CB0	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x0CB2	0xF8BD0004  LDRH	R0, [SP, #4]
0x0CB6	0x4C0A    LDR	R4, [PC, #40]
0x0CB8	0x6824    LDR	R4, [R4, #0]
0x0CBA	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0CBC	0x2401    MOVS	R4, #1
0x0CBE	0xB264    SXTB	R4, R4
0x0CC0	0x4B04    LDR	R3, [PC, #16]
0x0CC2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC8	0xB002    ADD	SP, SP, #8
0x0CCA	0x4770    BX	LR
0x0CCC	0x06F82000  	_TFT_DISP_WIDTH+0
0x0CD0	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x0CD4	0x02BC4242  	TFT_CS+0
0x0CD8	0x06FC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0CDC	0x07002000  	_TFT_Set_Address_Ptr+0
0x0CE0	0x07042000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x2984	0xB086    SUB	SP, SP, #24
0x2986	0xF8CDE000  STR	LR, [SP, #0]
0x298A	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x298C	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x2990	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x2992	0x4972    LDR	R1, [PC, #456]
0x2994	0x7809    LDRB	R1, [R1, #0]
0x2996	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x2998	0x4971    LDR	R1, [PC, #452]
0x299A	0x2200    MOVS	R2, #0
0x299C	0x4608    MOV	R0, R1
0x299E	0xF2400100  MOVW	R1, #0
0x29A2	0xF7FEFA5B  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x29A6	0x2201    MOVS	R2, #1
0x29A8	0x496C    LDR	R1, [PC, #432]
0x29AA	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x29AC	0x496D    LDR	R1, [PC, #436]
0x29AE	0x8809    LDRH	R1, [R1, #0]
0x29B0	0x428F    CMP	R7, R1
0x29B2	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x29B4	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x29B6	0x496C    LDR	R1, [PC, #432]
0x29B8	0x8809    LDRH	R1, [R1, #0]
0x29BA	0x428F    CMP	R7, R1
0x29BC	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x29BE	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x29C0	0x4968    LDR	R1, [PC, #416]
0x29C2	0x8809    LDRH	R1, [R1, #0]
0x29C4	0x1A79    SUB	R1, R7, R1
0x29C6	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x29C8	0x008A    LSLS	R2, R1, #2
0x29CA	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x29CC	0x4C67    LDR	R4, [PC, #412]
0x29CE	0x6821    LDR	R1, [R4, #0]
0x29D0	0x3108    ADDS	R1, #8
0x29D2	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x29D4	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x29D6	0x1C59    ADDS	R1, R3, #1
0x29D8	0x7809    LDRB	R1, [R1, #0]
0x29DA	0xB2CA    UXTB	R2, R1
0x29DC	0x1C99    ADDS	R1, R3, #2
0x29DE	0x7809    LDRB	R1, [R1, #0]
0x29E0	0x0209    LSLS	R1, R1, #8
0x29E2	0x1852    ADDS	R2, R2, R1
0x29E4	0x1CD9    ADDS	R1, R3, #3
0x29E6	0x7809    LDRB	R1, [R1, #0]
0x29E8	0x0409    LSLS	R1, R1, #16
0x29EA	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x29EC	0x4621    MOV	R1, R4
0x29EE	0x6809    LDR	R1, [R1, #0]
0x29F0	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x29F2	0x495F    LDR	R1, [PC, #380]
0x29F4	0x7809    LDRB	R1, [R1, #0]
0x29F6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x29F8	0x495D    LDR	R1, [PC, #372]
0x29FA	0x7809    LDRB	R1, [R1, #0]
0x29FC	0x2902    CMP	R1, #2
0x29FE	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x2A00	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x2A02	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x2A04	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x2A06	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2A08	0x46A0    MOV	R8, R4
0x2A0A	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x2A0C	0x495A    LDR	R1, [PC, #360]
0x2A0E	0x8809    LDRH	R1, [R1, #0]
0x2A10	0x428A    CMP	R2, R1
0x2A12	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x2A14	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x2A16	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x2A18	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x2A1A	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2A1C	0x4284    CMP	R4, R0
0x2A1E	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x2A20	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x2A22	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2A26	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x2A2A	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x2A2C	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2A2E	0xEA060107  AND	R1, R6, R7, LSL #0
0x2A32	0xB2C9    UXTB	R1, R1
0x2A34	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x2A36	0x4952    LDR	R1, [PC, #328]
0x2A38	0x8809    LDRH	R1, [R1, #0]
0x2A3A	0xF88D6004  STRB	R6, [SP, #4]
0x2A3E	0xF8CD8008  STR	R8, [SP, #8]
0x2A42	0xF88D700C  STRB	R7, [SP, #12]
0x2A46	0xF88D200D  STRB	R2, [SP, #13]
0x2A4A	0xF8AD300E  STRH	R3, [SP, #14]
0x2A4E	0xF88D0010  STRB	R0, [SP, #16]
0x2A52	0xF8AD5012  STRH	R5, [SP, #18]
0x2A56	0xF88D4014  STRB	R4, [SP, #20]
0x2A5A	0xB28A    UXTH	R2, R1
0x2A5C	0xB219    SXTH	R1, R3
0x2A5E	0xB228    SXTH	R0, R5
0x2A60	0xF7FEF8FC  BL	_TFT_Dot+0
0x2A64	0xF89D4014  LDRB	R4, [SP, #20]
0x2A68	0xF8BD5012  LDRH	R5, [SP, #18]
0x2A6C	0xF89D0010  LDRB	R0, [SP, #16]
0x2A70	0xF8BD300E  LDRH	R3, [SP, #14]
0x2A74	0xF89D200D  LDRB	R2, [SP, #13]
0x2A78	0xF89D700C  LDRB	R7, [SP, #12]
0x2A7C	0xF8DD8008  LDR	R8, [SP, #8]
0x2A80	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x2A84	0x1C6D    ADDS	R5, R5, #1
0x2A86	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x2A88	0x0079    LSLS	R1, R7, #1
0x2A8A	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x2A8C	0x1C64    ADDS	R4, R4, #1
0x2A8E	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2A90	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x2A92	0x1C5B    ADDS	R3, R3, #1
0x2A94	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x2A96	0x1C52    ADDS	R2, R2, #1
0x2A98	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x2A9A	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x2A9C	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x2A9E	0x4934    LDR	R1, [PC, #208]
0x2AA0	0x7809    LDRB	R1, [R1, #0]
0x2AA2	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x2AA4	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x2AA6	0x4935    LDR	R1, [PC, #212]
0x2AA8	0x800A    STRH	R2, [R1, #0]
0x2AAA	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x2AAC	0x4931    LDR	R1, [PC, #196]
0x2AAE	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x2AB0	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x2AB2	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x2AB4	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x2AB6	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x2AB8	0x492F    LDR	R1, [PC, #188]
0x2ABA	0x8809    LDRH	R1, [R1, #0]
0x2ABC	0x428A    CMP	R2, R1
0x2ABE	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x2AC0	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x2AC2	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x2AC4	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x2AC6	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2AC8	0x46A0    MOV	R8, R4
0x2ACA	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2ACC	0x4284    CMP	R4, R0
0x2ACE	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x2AD0	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x2AD2	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2AD6	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x2ADA	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x2ADC	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2ADE	0xEA060107  AND	R1, R6, R7, LSL #0
0x2AE2	0xB2C9    UXTB	R1, R1
0x2AE4	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x2AE6	0x4926    LDR	R1, [PC, #152]
0x2AE8	0x8809    LDRH	R1, [R1, #0]
0x2AEA	0xF88D6004  STRB	R6, [SP, #4]
0x2AEE	0xF8CD8008  STR	R8, [SP, #8]
0x2AF2	0xF88D700C  STRB	R7, [SP, #12]
0x2AF6	0xF88D200D  STRB	R2, [SP, #13]
0x2AFA	0xF8AD300E  STRH	R3, [SP, #14]
0x2AFE	0xF88D0010  STRB	R0, [SP, #16]
0x2B02	0xF8AD5012  STRH	R5, [SP, #18]
0x2B06	0xF88D4014  STRB	R4, [SP, #20]
0x2B0A	0xB28A    UXTH	R2, R1
0x2B0C	0xB229    SXTH	R1, R5
0x2B0E	0xB218    SXTH	R0, R3
0x2B10	0xF7FEF8A4  BL	_TFT_Dot+0
0x2B14	0xF89D4014  LDRB	R4, [SP, #20]
0x2B18	0xF8BD5012  LDRH	R5, [SP, #18]
0x2B1C	0xF89D0010  LDRB	R0, [SP, #16]
0x2B20	0xF8BD300E  LDRH	R3, [SP, #14]
0x2B24	0xF89D200D  LDRB	R2, [SP, #13]
0x2B28	0xF89D700C  LDRB	R7, [SP, #12]
0x2B2C	0xF8DD8008  LDR	R8, [SP, #8]
0x2B30	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x2B34	0x1E6D    SUBS	R5, R5, #1
0x2B36	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x2B38	0x0079    LSLS	R1, R7, #1
0x2B3A	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x2B3C	0x1C64    ADDS	R4, R4, #1
0x2B3E	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2B40	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x2B42	0x1C5B    ADDS	R3, R3, #1
0x2B44	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x2B46	0x1C52    ADDS	R2, R2, #1
0x2B48	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2B4A	0x4644    MOV	R4, R8
0x2B4C	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x2B4E	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x2B50	0x4908    LDR	R1, [PC, #32]
0x2B52	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x2B54	0xF8DDE000  LDR	LR, [SP, #0]
0x2B58	0xB006    ADD	SP, SP, #24
0x2B5A	0x4770    BX	LR
0x2B5C	0x06272000  	__Lib_TFT_FontInitialized+0
0x2B60	0x59480000  	_TFT_defaultFont+0
0x2B64	0x07082000  	__Lib_TFT__fontFirstChar+0
0x2B68	0x070A2000  	__Lib_TFT__fontLastChar+0
0x2B6C	0x070C2000  	__Lib_TFT__font+0
0x2B70	0x07102000  	__Lib_TFT_FontOrientation+0
0x2B74	0x06EA2000  	__Lib_TFT_y_cord+0
0x2B78	0x07122000  	__Lib_TFT__fontHeight+0
0x2B7C	0x06E82000  	__Lib_TFT_x_cord+0
0x2B80	0x07142000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x0E5C	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x0E5E	0x4B12    LDR	R3, [PC, #72]
0x0E60	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x0E62	0x1C83    ADDS	R3, R0, #2
0x0E64	0x781C    LDRB	R4, [R3, #0]
0x0E66	0x1CC3    ADDS	R3, R0, #3
0x0E68	0x781B    LDRB	R3, [R3, #0]
0x0E6A	0x021B    LSLS	R3, R3, #8
0x0E6C	0xB29B    UXTH	R3, R3
0x0E6E	0x18E4    ADDS	R4, R4, R3
0x0E70	0x4B0E    LDR	R3, [PC, #56]
0x0E72	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x0E74	0x1D03    ADDS	R3, R0, #4
0x0E76	0x781C    LDRB	R4, [R3, #0]
0x0E78	0x1D43    ADDS	R3, R0, #5
0x0E7A	0x781B    LDRB	R3, [R3, #0]
0x0E7C	0x021B    LSLS	R3, R3, #8
0x0E7E	0xB29B    UXTH	R3, R3
0x0E80	0x18E4    ADDS	R4, R4, R3
0x0E82	0x4B0B    LDR	R3, [PC, #44]
0x0E84	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x0E86	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x0E88	0x781C    LDRB	R4, [R3, #0]
0x0E8A	0x4B0A    LDR	R3, [PC, #40]
0x0E8C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x0E8E	0x4B0A    LDR	R3, [PC, #40]
0x0E90	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x0E92	0x4B0A    LDR	R3, [PC, #40]
0x0E94	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x0E96	0x2401    MOVS	R4, #1
0x0E98	0x4B09    LDR	R3, [PC, #36]
0x0E9A	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x0E9C	0x2400    MOVS	R4, #0
0x0E9E	0x4B09    LDR	R3, [PC, #36]
0x0EA0	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x0EA2	0xB001    ADD	SP, SP, #4
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x070C2000  	__Lib_TFT__font+0
0x0EAC	0x07082000  	__Lib_TFT__fontFirstChar+0
0x0EB0	0x070A2000  	__Lib_TFT__fontLastChar+0
0x0EB4	0x07122000  	__Lib_TFT__fontHeight+0
0x0EB8	0x07142000  	__Lib_TFT_FontColor+0
0x0EBC	0x07102000  	__Lib_TFT_FontOrientation+0
0x0EC0	0x06272000  	__Lib_TFT_FontInitialized+0
0x0EC4	0x07112000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x41F0	0xB081    SUB	SP, SP, #4
0x41F2	0xF8CDE000  STR	LR, [SP, #0]
0x41F6	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x41FA	0xF3CB0100  UBFX	R1, R11, #0, #1
0x41FE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x4200	0xF2400101  MOVW	R1, #1
0x4204	0x4853    LDR	R0, [PC, #332]
0x4206	0xF7FEFD25  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x420A	0xF3CB0140  UBFX	R1, R11, #1, #1
0x420E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x4210	0xF2400102  MOVW	R1, #2
0x4214	0x484F    LDR	R0, [PC, #316]
0x4216	0xF7FEFD1D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x421A	0xF3CB0180  UBFX	R1, R11, #2, #1
0x421E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x4220	0xF2400104  MOVW	R1, #4
0x4224	0x484B    LDR	R0, [PC, #300]
0x4226	0xF7FEFD15  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x422A	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x422E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x4230	0xF2400108  MOVW	R1, #8
0x4234	0x4847    LDR	R0, [PC, #284]
0x4236	0xF7FEFD0D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x423A	0xF3CB1100  UBFX	R1, R11, #4, #1
0x423E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x4240	0xF2400110  MOVW	R1, #16
0x4244	0x4843    LDR	R0, [PC, #268]
0x4246	0xF7FEFD05  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x424A	0xF2400140  MOVW	R1, #64
0x424E	0x4842    LDR	R0, [PC, #264]
0x4250	0xF7FEFD00  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x4254	0xF3CB1140  UBFX	R1, R11, #5, #1
0x4258	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x425A	0xF2400120  MOVW	R1, #32
0x425E	0x483D    LDR	R0, [PC, #244]
0x4260	0xF7FEFCF8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x4264	0xF2400180  MOVW	R1, #128
0x4268	0x483B    LDR	R0, [PC, #236]
0x426A	0xF7FEFCF3  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x426E	0xF3CB1180  UBFX	R1, R11, #6, #1
0x4272	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x4274	0xF2400140  MOVW	R1, #64
0x4278	0x4836    LDR	R0, [PC, #216]
0x427A	0xF7FEFCEB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x427E	0xF2401100  MOVW	R1, #256
0x4282	0x4835    LDR	R0, [PC, #212]
0x4284	0xF7FEFCE6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x4288	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x428C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x428E	0xF2400180  MOVW	R1, #128
0x4292	0x4830    LDR	R0, [PC, #192]
0x4294	0xF7FEFCDE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x4298	0xF2402100  MOVW	R1, #512
0x429C	0x482E    LDR	R0, [PC, #184]
0x429E	0xF7FEFCD9  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x42A2	0xF3CB2100  UBFX	R1, R11, #8, #1
0x42A6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x42A8	0xF2400101  MOVW	R1, #1
0x42AC	0x482B    LDR	R0, [PC, #172]
0x42AE	0xF7FEFCD1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x42B2	0xF2404100  MOVW	R1, #1024
0x42B6	0x4828    LDR	R0, [PC, #160]
0x42B8	0xF7FEFCCC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x42BC	0xF3CB2140  UBFX	R1, R11, #9, #1
0x42C0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x42C2	0xF2400102  MOVW	R1, #2
0x42C6	0x4825    LDR	R0, [PC, #148]
0x42C8	0xF7FEFCC4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x42CC	0xF2400108  MOVW	R1, #8
0x42D0	0x4821    LDR	R0, [PC, #132]
0x42D2	0xF7FEFCBF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x42D6	0xF3CB2180  UBFX	R1, R11, #10, #1
0x42DA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x42DC	0xF2400101  MOVW	R1, #1
0x42E0	0x481F    LDR	R0, [PC, #124]
0x42E2	0xF7FEFCB7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x42E6	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x42EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x42EC	0xF2400102  MOVW	R1, #2
0x42F0	0x481B    LDR	R0, [PC, #108]
0x42F2	0xF7FEFCAF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x42F6	0xF3CB3100  UBFX	R1, R11, #12, #1
0x42FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x42FC	0xF2400104  MOVW	R1, #4
0x4300	0x4817    LDR	R0, [PC, #92]
0x4302	0xF7FEFCA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x4306	0xF3CB3140  UBFX	R1, R11, #13, #1
0x430A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x430C	0xF2400108  MOVW	R1, #8
0x4310	0x4813    LDR	R0, [PC, #76]
0x4312	0xF7FEFC9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x4316	0xF3CB3180  UBFX	R1, R11, #14, #1
0x431A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x431C	0xF2400110  MOVW	R1, #16
0x4320	0x480F    LDR	R0, [PC, #60]
0x4322	0xF7FEFC97  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x4326	0xF2400110  MOVW	R1, #16
0x432A	0x480B    LDR	R0, [PC, #44]
0x432C	0xF7FEFC92  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x4330	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x4334	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x4336	0xF2400120  MOVW	R1, #32
0x433A	0x4809    LDR	R0, [PC, #36]
0x433C	0xF7FEFC8A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x4340	0xF2400120  MOVW	R1, #32
0x4344	0x4804    LDR	R0, [PC, #16]
0x4346	0xF7FEFC85  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x434A	0xF8DDE000  LDR	LR, [SP, #0]
0x434E	0xB001    ADD	SP, SP, #4
0x4350	0x4770    BX	LR
0x4352	0xBF00    NOP
0x4354	0x00004002  	GPIOA_BASE+0
0x4358	0x14004002  	GPIOF_BASE+0
0x435C	0x04004002  	GPIOB_BASE+0
0x4360	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2C54	0xB081    SUB	SP, SP, #4
0x2C56	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x2C5A	0xF04F0201  MOV	R2, #1
0x2C5E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2C60	0xF7FEFCAC  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x2C64	0xF8DDE000  LDR	LR, [SP, #0]
0x2C68	0xB001    ADD	SP, SP, #4
0x2C6A	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Init_ADC:
;touch.c, 30 :: 		void Init_ADC(void) {
0x44D8	0xB081    SUB	SP, SP, #4
0x44DA	0xF8CDE000  STR	LR, [SP, #0]
;touch.c, 31 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x44DE	0xF2403000  MOVW	R0, #768
0x44E2	0xF7FFFE85  BL	_ADC_Set_Input_Channel+0
;touch.c, 32 :: 		ADC1_Init();
0x44E6	0xF7FEF8E5  BL	_ADC1_Init+0
;touch.c, 33 :: 		Delay_ms(100);
0x44EA	0xF2423753  MOVW	R7, #9043
0x44EE	0xF2C00708  MOVT	R7, #8
L_Init_ADC4:
0x44F2	0x1E7F    SUBS	R7, R7, #1
0x44F4	0xD1FD    BNE	L_Init_ADC4
0x44F6	0xBF00    NOP
0x44F8	0xBF00    NOP
0x44FA	0xBF00    NOP
0x44FC	0xBF00    NOP
0x44FE	0xBF00    NOP
0x4500	0xBF00    NOP
;touch.c, 34 :: 		}
L_end_Init_ADC:
0x4502	0xF8DDE000  LDR	LR, [SP, #0]
0x4506	0xB001    ADD	SP, SP, #4
0x4508	0x4770    BX	LR
; end of _Init_ADC
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x26B4	0xB081    SUB	SP, SP, #4
0x26B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x26BA	0x4907    LDR	R1, [PC, #28]
0x26BC	0x4807    LDR	R0, [PC, #28]
0x26BE	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x26C0	0x2101    MOVS	R1, #1
0x26C2	0xB249    SXTB	R1, R1
0x26C4	0x4806    LDR	R0, [PC, #24]
0x26C6	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x26C8	0x4806    LDR	R0, [PC, #24]
0x26CA	0xF7FEFB3D  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x26CE	0xF8DDE000  LDR	LR, [SP, #0]
0x26D2	0xB001    ADD	SP, SP, #4
0x26D4	0x4770    BX	LR
0x26D6	0xBF00    NOP
0x26D8	0x06990000  	_ADC1_Get_Sample+0
0x26DC	0x06DC2000  	_ADC_Get_Sample_Ptr+0
0x26E0	0x08A04247  	RCC_APB2ENRbits+0
0x26E4	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0D48	0xB086    SUB	SP, SP, #24
0x0D4A	0xF8CDE000  STR	LR, [SP, #0]
0x0D4E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0D50	0xA901    ADD	R1, SP, #4
0x0D52	0x4608    MOV	R0, R1
0x0D54	0xF7FFFC42  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0D58	0x9A04    LDR	R2, [SP, #16]
0x0D5A	0x4939    LDR	R1, [PC, #228]
0x0D5C	0x428A    CMP	R2, R1
0x0D5E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0D60	0x2201    MOVS	R2, #1
0x0D62	0xB252    SXTB	R2, R2
0x0D64	0x4937    LDR	R1, [PC, #220]
0x0D66	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0D68	0x4937    LDR	R1, [PC, #220]
0x0D6A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0D6C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x0D6E	0x9A04    LDR	R2, [SP, #16]
0x0D70	0x4936    LDR	R1, [PC, #216]
0x0D72	0x428A    CMP	R2, R1
0x0D74	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x0D76	0x2200    MOVS	R2, #0
0x0D78	0xB252    SXTB	R2, R2
0x0D7A	0x4932    LDR	R1, [PC, #200]
0x0D7C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x0D7E	0x2201    MOVS	R2, #1
0x0D80	0xB252    SXTB	R2, R2
0x0D82	0x4931    LDR	R1, [PC, #196]
0x0D84	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x0D86	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0D88	0x9A04    LDR	R2, [SP, #16]
0x0D8A	0x4931    LDR	R1, [PC, #196]
0x0D8C	0x428A    CMP	R2, R1
0x0D8E	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0D90	0x2201    MOVS	R2, #1
0x0D92	0xB252    SXTB	R2, R2
0x0D94	0x492B    LDR	R1, [PC, #172]
0x0D96	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0D98	0x2200    MOVS	R2, #0
0x0D9A	0xB252    SXTB	R2, R2
0x0D9C	0x492A    LDR	R1, [PC, #168]
0x0D9E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0DA0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0DA2	0x2200    MOVS	R2, #0
0x0DA4	0xB252    SXTB	R2, R2
0x0DA6	0x4927    LDR	R1, [PC, #156]
0x0DA8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x0DAA	0x4927    LDR	R1, [PC, #156]
0x0DAC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x0DAE	0x1D23    ADDS	R3, R4, #4
0x0DB0	0x681A    LDR	R2, [R3, #0]
0x0DB2	0x4928    LDR	R1, [PC, #160]
0x0DB4	0xEA020101  AND	R1, R2, R1, LSL #0
0x0DB8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x0DBA	0xF2040308  ADDW	R3, R4, #8
0x0DBE	0x681A    LDR	R2, [R3, #0]
0x0DC0	0x4925    LDR	R1, [PC, #148]
0x0DC2	0xEA020101  AND	R1, R2, R1, LSL #0
0x0DC6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0DC8	0x1D23    ADDS	R3, R4, #4
0x0DCA	0x2200    MOVS	R2, #0
0x0DCC	0x6819    LDR	R1, [R3, #0]
0x0DCE	0xF3622108  BFI	R1, R2, #8, #1
0x0DD2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0DD4	0xF2040308  ADDW	R3, R4, #8
0x0DD8	0x2200    MOVS	R2, #0
0x0DDA	0x6819    LDR	R1, [R3, #0]
0x0DDC	0xF3620141  BFI	R1, R2, #1, #1
0x0DE0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0DE2	0xF2040308  ADDW	R3, R4, #8
0x0DE6	0x2200    MOVS	R2, #0
0x0DE8	0x6819    LDR	R1, [R3, #0]
0x0DEA	0xF36221CB  BFI	R1, R2, #11, #1
0x0DEE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0DF0	0xF204032C  ADDW	R3, R4, #44
0x0DF4	0x2200    MOVS	R2, #0
0x0DF6	0x6819    LDR	R1, [R3, #0]
0x0DF8	0xF3625114  BFI	R1, R2, #20, #1
0x0DFC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x0DFE	0xF204032C  ADDW	R3, R4, #44
0x0E02	0x2200    MOVS	R2, #0
0x0E04	0x6819    LDR	R1, [R3, #0]
0x0E06	0xF3625155  BFI	R1, R2, #21, #1
0x0E0A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x0E0C	0xF204032C  ADDW	R3, R4, #44
0x0E10	0x2200    MOVS	R2, #0
0x0E12	0x6819    LDR	R1, [R3, #0]
0x0E14	0xF3625196  BFI	R1, R2, #22, #1
0x0E18	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x0E1A	0xF204032C  ADDW	R3, R4, #44
0x0E1E	0x2200    MOVS	R2, #0
0x0E20	0x6819    LDR	R1, [R3, #0]
0x0E22	0xF36251D7  BFI	R1, R2, #23, #1
0x0E26	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0E28	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x0E2C	0x2201    MOVS	R2, #1
0x0E2E	0x6819    LDR	R1, [R3, #0]
0x0E30	0xF3620100  BFI	R1, R2, #0, #1
0x0E34	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x0E36	0xF8DDE000  LDR	LR, [SP, #0]
0x0E3A	0xB006    ADD	SP, SP, #24
0x0E3C	0x4770    BX	LR
0x0E3E	0xBF00    NOP
0x0E40	0x95000ABA  	#180000000
0x0E44	0x60C04224  	ADC_CCR+0
0x0E48	0x60C44224  	ADC_CCR+0
0x0E4C	0x0E000727  	#120000000
0x0E50	0x87000393  	#60000000
0x0E54	0xFEFFFFF0  	#-983297
0x0E58	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x05DC	0xB082    SUB	SP, SP, #8
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
0x05E2	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x05E4	0x4619    MOV	R1, R3
0x05E6	0x9101    STR	R1, [SP, #4]
0x05E8	0xF7FFFFAE  BL	_Get_Fosc_kHz+0
0x05EC	0xF24031E8  MOVW	R1, #1000
0x05F0	0xFB00F201  MUL	R2, R0, R1
0x05F4	0x9901    LDR	R1, [SP, #4]
0x05F6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x05F8	0x4917    LDR	R1, [PC, #92]
0x05FA	0x6809    LDR	R1, [R1, #0]
0x05FC	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0600	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0602	0x4916    LDR	R1, [PC, #88]
0x0604	0x1889    ADDS	R1, R1, R2
0x0606	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0608	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x060A	0x1D1A    ADDS	R2, R3, #4
0x060C	0x6819    LDR	R1, [R3, #0]
0x060E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0610	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0612	0x4911    LDR	R1, [PC, #68]
0x0614	0x6809    LDR	R1, [R1, #0]
0x0616	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x061A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x061C	0x490F    LDR	R1, [PC, #60]
0x061E	0x1889    ADDS	R1, R1, R2
0x0620	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0622	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0624	0xF2030208  ADDW	R2, R3, #8
0x0628	0x1D19    ADDS	R1, R3, #4
0x062A	0x6809    LDR	R1, [R1, #0]
0x062C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x062E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0630	0x4909    LDR	R1, [PC, #36]
0x0632	0x6809    LDR	R1, [R1, #0]
0x0634	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0638	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x063A	0x4908    LDR	R1, [PC, #32]
0x063C	0x1889    ADDS	R1, R1, R2
0x063E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0640	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0642	0xF203020C  ADDW	R2, R3, #12
0x0646	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0648	0x6809    LDR	R1, [R1, #0]
0x064A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x064C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x064E	0xF8DDE000  LDR	LR, [SP, #0]
0x0652	0xB002    ADD	SP, SP, #8
0x0654	0x4770    BX	LR
0x0656	0xBF00    NOP
0x0658	0x38084002  	RCC_CFGR+0
0x065C	0x06142000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0548	0x4801    LDR	R0, [PC, #4]
0x054A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x06E02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x43EC	0xB083    SUB	SP, SP, #12
0x43EE	0xF8CDE000  STR	LR, [SP, #0]
0x43F2	0xFA1FFB80  UXTH	R11, R0
0x43F6	0xFA1FFC81  UXTH	R12, R1
0x43FA	0xF88D2004  STRB	R2, [SP, #4]
0x43FE	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x4402	0xF2404014  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x4406	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x440A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x440E	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x4412	0x4A27    LDR	R2, [PC, #156]
0x4414	0xB289    UXTH	R1, R1
0x4416	0xF7FDF8D1  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x441A	0x2500    MOVS	R5, #0
0x441C	0xB26D    SXTB	R5, R5
0x441E	0x4C25    LDR	R4, [PC, #148]
0x4420	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x4422	0xF2404014  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x4426	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x442A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x442E	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x4432	0x4A1F    LDR	R2, [PC, #124]
0x4434	0xB289    UXTH	R1, R1
0x4436	0xF7FDF8C1  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x443A	0x2500    MOVS	R5, #0
0x443C	0xB26D    SXTB	R5, R5
0x443E	0x4C1E    LDR	R4, [PC, #120]
0x4440	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x4442	0xF2404014  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x4446	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x444A	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x444E	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x4452	0xF04F0241  MOV	R2, #65
0x4456	0xB289    UXTH	R1, R1
0x4458	0xF7FDF8B0  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x445C	0xF2404014  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x4460	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x4464	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x4468	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x446C	0xF04F0241  MOV	R2, #65
0x4470	0xB289    UXTH	R1, R1
0x4472	0xF7FDF8A3  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x4476	0xF2403584  MOVW	R5, #900
0x447A	0xB22D    SXTH	R5, R5
0x447C	0x4C0F    LDR	R4, [PC, #60]
0x447E	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x4480	0x4C0F    LDR	R4, [PC, #60]
0x4482	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x4486	0x4C0F    LDR	R4, [PC, #60]
0x4488	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x448C	0xF89D5004  LDRB	R5, [SP, #4]
0x4490	0x4C0D    LDR	R4, [PC, #52]
0x4492	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x4494	0xF89D5008  LDRB	R5, [SP, #8]
0x4498	0x4C0C    LDR	R4, [PC, #48]
0x449A	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x449C	0x2500    MOVS	R5, #0
0x449E	0x4C0C    LDR	R4, [PC, #48]
0x44A0	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x44A2	0x2500    MOVS	R5, #0
0x44A4	0x4C0B    LDR	R4, [PC, #44]
0x44A6	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x44A8	0xF8DDE000  LDR	LR, [SP, #0]
0x44AC	0xB003    ADD	SP, SP, #12
0x44AE	0x4770    BX	LR
0x44B0	0x00140008  	#524308
0x44B4	0x82A04240  	DriveX_Right+0
0x44B8	0x82A44240  	DriveY_Up+0
0x44BC	0x07362000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x44C0	0x07382000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x44C4	0x073A2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x44C8	0x07302000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x44CC	0x07312000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x44D0	0x073C2000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x44D4	0x073E2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x3F88	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x3F8A	0x4902    LDR	R1, [PC, #8]
0x3F8C	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x3F8E	0xB001    ADD	SP, SP, #4
0x3F90	0x4770    BX	LR
0x3F92	0xBF00    NOP
0x3F94	0x07362000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_Calibrate:
;touch.c, 1 :: 		void Calibrate(void) {
0x3E00	0xB081    SUB	SP, SP, #4
0x3E02	0xF8CDE000  STR	LR, [SP, #0]
;touch.c, 2 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x3E06	0x2103    MOVS	R1, #3
0x3E08	0xF64F70FF  MOVW	R0, #65535
0x3E0C	0xF7FDFDF2  BL	_TFT_Set_Pen+0
;touch.c, 3 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x3E10	0x2200    MOVS	R2, #0
0x3E12	0xF64F71FF  MOVW	R1, #65535
0x3E16	0x4857    LDR	R0, [PC, #348]
0x3E18	0xF7FDF820  BL	_TFT_Set_Font+0
;touch.c, 4 :: 		TFT_Write_Text("Touch selected corners for calibration", 50, 80);
0x3E1C	0x4856    LDR	R0, [PC, #344]
0x3E1E	0x2250    MOVS	R2, #80
0x3E20	0x2132    MOVS	R1, #50
0x3E22	0xF000FA9F  BL	_TFT_Write_Text+0
;touch.c, 5 :: 		TFT_Line(315, 239, 319, 239);
0x3E26	0x23EF    MOVS	R3, #239
0x3E28	0xB21B    SXTH	R3, R3
0x3E2A	0xF240123F  MOVW	R2, #319
0x3E2E	0xB212    SXTH	R2, R2
0x3E30	0x21EF    MOVS	R1, #239
0x3E32	0xB209    SXTH	R1, R1
0x3E34	0xF240103B  MOVW	R0, #315
0x3E38	0xB200    SXTH	R0, R0
0x3E3A	0xF7FFFBAF  BL	_TFT_Line+0
;touch.c, 6 :: 		TFT_Line(309, 229, 319, 239);
0x3E3E	0x23EF    MOVS	R3, #239
0x3E40	0xB21B    SXTH	R3, R3
0x3E42	0xF240123F  MOVW	R2, #319
0x3E46	0xB212    SXTH	R2, R2
0x3E48	0x21E5    MOVS	R1, #229
0x3E4A	0xB209    SXTH	R1, R1
0x3E4C	0xF2401035  MOVW	R0, #309
0x3E50	0xB200    SXTH	R0, R0
0x3E52	0xF7FFFBA3  BL	_TFT_Line+0
;touch.c, 7 :: 		TFT_Line(319, 234, 319, 239);
0x3E56	0x23EF    MOVS	R3, #239
0x3E58	0xB21B    SXTH	R3, R3
0x3E5A	0xF240123F  MOVW	R2, #319
0x3E5E	0xB212    SXTH	R2, R2
0x3E60	0x21EA    MOVS	R1, #234
0x3E62	0xB209    SXTH	R1, R1
0x3E64	0xF240103F  MOVW	R0, #319
0x3E68	0xB200    SXTH	R0, R0
0x3E6A	0xF7FFFB97  BL	_TFT_Line+0
;touch.c, 8 :: 		TFT_Write_Text("first here",235,220);
0x3E6E	0x4843    LDR	R0, [PC, #268]
0x3E70	0x22DC    MOVS	R2, #220
0x3E72	0x21EB    MOVS	R1, #235
0x3E74	0xF000FA76  BL	_TFT_Write_Text+0
;touch.c, 10 :: 		TP_TFT_Calibrate_Min();                      // Calibration of bottom left corner
0x3E78	0xF7FFFD4A  BL	_TP_TFT_Calibrate_Min+0
;touch.c, 11 :: 		Delay_ms(500);
0x3E7C	0xF24B07A9  MOVW	R7, #45225
0x3E80	0xF2C00728  MOVT	R7, #40
0x3E84	0xBF00    NOP
0x3E86	0xBF00    NOP
L_Calibrate0:
0x3E88	0x1E7F    SUBS	R7, R7, #1
0x3E8A	0xD1FD    BNE	L_Calibrate0
0x3E8C	0xBF00    NOP
0x3E8E	0xBF00    NOP
;touch.c, 12 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x3E90	0x2103    MOVS	R1, #3
0x3E92	0xF2400000  MOVW	R0, #0
0x3E96	0xF7FDFDAD  BL	_TFT_Set_Pen+0
;touch.c, 13 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x3E9A	0x2200    MOVS	R2, #0
0x3E9C	0xF2400100  MOVW	R1, #0
0x3EA0	0x4834    LDR	R0, [PC, #208]
0x3EA2	0xF7FCFFDB  BL	_TFT_Set_Font+0
;touch.c, 14 :: 		TFT_Line(315, 239, 319, 239);
0x3EA6	0x23EF    MOVS	R3, #239
0x3EA8	0xB21B    SXTH	R3, R3
0x3EAA	0xF240123F  MOVW	R2, #319
0x3EAE	0xB212    SXTH	R2, R2
0x3EB0	0x21EF    MOVS	R1, #239
0x3EB2	0xB209    SXTH	R1, R1
0x3EB4	0xF240103B  MOVW	R0, #315
0x3EB8	0xB200    SXTH	R0, R0
0x3EBA	0xF7FFFB6F  BL	_TFT_Line+0
;touch.c, 15 :: 		TFT_Line(309, 229, 319, 239);
0x3EBE	0x23EF    MOVS	R3, #239
0x3EC0	0xB21B    SXTH	R3, R3
0x3EC2	0xF240123F  MOVW	R2, #319
0x3EC6	0xB212    SXTH	R2, R2
0x3EC8	0x21E5    MOVS	R1, #229
0x3ECA	0xB209    SXTH	R1, R1
0x3ECC	0xF2401035  MOVW	R0, #309
0x3ED0	0xB200    SXTH	R0, R0
0x3ED2	0xF7FFFB63  BL	_TFT_Line+0
;touch.c, 16 :: 		TFT_Line(319, 234, 319, 239);
0x3ED6	0x23EF    MOVS	R3, #239
0x3ED8	0xB21B    SXTH	R3, R3
0x3EDA	0xF240123F  MOVW	R2, #319
0x3EDE	0xB212    SXTH	R2, R2
0x3EE0	0x21EA    MOVS	R1, #234
0x3EE2	0xB209    SXTH	R1, R1
0x3EE4	0xF240103F  MOVW	R0, #319
0x3EE8	0xB200    SXTH	R0, R0
0x3EEA	0xF7FFFB57  BL	_TFT_Line+0
;touch.c, 17 :: 		TFT_Write_Text("first here",235,220);
0x3EEE	0x4824    LDR	R0, [PC, #144]
0x3EF0	0x22DC    MOVS	R2, #220
0x3EF2	0x21EB    MOVS	R1, #235
0x3EF4	0xF000FA36  BL	_TFT_Write_Text+0
;touch.c, 19 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x3EF8	0x2103    MOVS	R1, #3
0x3EFA	0xF64F70FF  MOVW	R0, #65535
0x3EFE	0xF7FDFD79  BL	_TFT_Set_Pen+0
;touch.c, 20 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x3F02	0x2200    MOVS	R2, #0
0x3F04	0xF64F71FF  MOVW	R1, #65535
0x3F08	0x481A    LDR	R0, [PC, #104]
0x3F0A	0xF7FCFFA7  BL	_TFT_Set_Font+0
;touch.c, 21 :: 		TFT_Write_Text("now here ", 20, 5);
0x3F0E	0x481D    LDR	R0, [PC, #116]
0x3F10	0x2205    MOVS	R2, #5
0x3F12	0x2114    MOVS	R1, #20
0x3F14	0xF000FA26  BL	_TFT_Write_Text+0
;touch.c, 22 :: 		TFT_Line(0, 0, 5, 0);
0x3F18	0x2300    MOVS	R3, #0
0x3F1A	0xB21B    SXTH	R3, R3
0x3F1C	0x2205    MOVS	R2, #5
0x3F1E	0xB212    SXTH	R2, R2
0x3F20	0x2100    MOVS	R1, #0
0x3F22	0xB209    SXTH	R1, R1
0x3F24	0x2000    MOVS	R0, #0
0x3F26	0xB200    SXTH	R0, R0
0x3F28	0xF7FFFB38  BL	_TFT_Line+0
;touch.c, 23 :: 		TFT_Line(0, 0, 0, 5);
0x3F2C	0x2305    MOVS	R3, #5
0x3F2E	0xB21B    SXTH	R3, R3
0x3F30	0x2200    MOVS	R2, #0
0x3F32	0xB212    SXTH	R2, R2
0x3F34	0x2100    MOVS	R1, #0
0x3F36	0xB209    SXTH	R1, R1
0x3F38	0x2000    MOVS	R0, #0
0x3F3A	0xB200    SXTH	R0, R0
0x3F3C	0xF7FFFB2E  BL	_TFT_Line+0
;touch.c, 24 :: 		TFT_Line(0, 0, 10, 10);
0x3F40	0x230A    MOVS	R3, #10
0x3F42	0xB21B    SXTH	R3, R3
0x3F44	0x220A    MOVS	R2, #10
0x3F46	0xB212    SXTH	R2, R2
0x3F48	0x2100    MOVS	R1, #0
0x3F4A	0xB209    SXTH	R1, R1
0x3F4C	0x2000    MOVS	R0, #0
0x3F4E	0xB200    SXTH	R0, R0
0x3F50	0xF7FFFB24  BL	_TFT_Line+0
;touch.c, 26 :: 		TP_TFT_Calibrate_Max();                      // Calibration of bottom left corner
0x3F54	0xF7FDFD92  BL	_TP_TFT_Calibrate_Max+0
;touch.c, 27 :: 		Delay_ms(500);
0x3F58	0xF24B07A9  MOVW	R7, #45225
0x3F5C	0xF2C00728  MOVT	R7, #40
L_Calibrate2:
0x3F60	0x1E7F    SUBS	R7, R7, #1
0x3F62	0xD1FD    BNE	L_Calibrate2
0x3F64	0xBF00    NOP
0x3F66	0xBF00    NOP
0x3F68	0xBF00    NOP
0x3F6A	0xBF00    NOP
;touch.c, 28 :: 		}
L_end_Calibrate:
0x3F6C	0xF8DDE000  LDR	LR, [SP, #0]
0x3F70	0xB001    ADD	SP, SP, #4
0x3F72	0x4770    BX	LR
0x3F74	0x59480000  	_TFT_defaultFont+0
0x3F78	0x05742000  	?lstr1_touch+0
0x3F7C	0x059B2000  	?lstr2_touch+0
0x3F80	0x05A62000  	?lstr3_touch+0
0x3F84	0x05B12000  	?lstr4_touch+0
; end of _Calibrate
_TFT_Line:
;__Lib_TFT.c, 657 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x359C	0xB088    SUB	SP, SP, #32
0x359E	0xF8CDE000  STR	LR, [SP, #0]
0x35A2	0xF8AD0018  STRH	R0, [SP, #24]
0x35A6	0xF8AD101C  STRH	R1, [SP, #28]
0x35AA	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x35AC	0xB299    UXTH	R1, R3
0x35AE	0xB2A8    UXTH	R0, R5
0x35B0	0xF7FFF818  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 670 :: 		
0x35B4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x35B8	0x42AC    CMP	R4, R5
0x35BA	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 671 :: 		
0x35BC	0xF9BD2018  LDRSH	R2, [SP, #24]
0x35C0	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x35C2	0xF9BD001C  LDRSH	R0, [SP, #28]
0x35C6	0xF7FDFAAD  BL	_TFT_V_Line+0
;__Lib_TFT.c, 672 :: 		
0x35CA	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 673 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 675 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x35CC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x35D0	0x429C    CMP	R4, R3
0x35D2	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 676 :: 		
0x35D4	0xF9BD201C  LDRSH	R2, [SP, #28]
0x35D8	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x35DA	0xF9BD0018  LDRSH	R0, [SP, #24]
0x35DE	0xF7FDF9D7  BL	_TFT_H_Line+0
;__Lib_TFT.c, 677 :: 		
0x35E2	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 678 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 681 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x35E4	0x2400    MOVS	R4, #0
0x35E6	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 682 :: 		
0x35EA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x35EE	0x1B2C    SUB	R4, R5, R4
0x35F0	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x35F2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 683 :: 		
0x35F6	0x2C00    CMP	R4, #0
0x35F8	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 684 :: 		
0x35FA	0xF9BD4008  LDRSH	R4, [SP, #8]
0x35FE	0x4264    RSBS	R4, R4, #0
0x3600	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 685 :: 		
0x3604	0xF8BD4012  LDRH	R4, [SP, #18]
0x3608	0x1E64    SUBS	R4, R4, #1
0x360A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 686 :: 		
0x360E	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 687 :: 		
0x3610	0xF8BD4012  LDRH	R4, [SP, #18]
0x3614	0x1C64    ADDS	R4, R4, #1
0x3616	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 690 :: 		
0x361A	0x2400    MOVS	R4, #0
0x361C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 691 :: 		
0x3620	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3624	0x1B1C    SUB	R4, R3, R4
0x3626	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x3628	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 692 :: 		
0x362C	0x2C00    CMP	R4, #0
0x362E	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 693 :: 		
0x3630	0xF9BD400A  LDRSH	R4, [SP, #10]
0x3634	0x4264    RSBS	R4, R4, #0
0x3636	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 694 :: 		
0x363A	0xF8BD4014  LDRH	R4, [SP, #20]
0x363E	0x1E64    SUBS	R4, R4, #1
0x3640	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 695 :: 		
0x3644	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 696 :: 		
0x3646	0xF8BD4014  LDRH	R4, [SP, #20]
0x364A	0x1C64    ADDS	R4, R4, #1
0x364C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 697 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 699 :: 		
0x3650	0x2400    MOVS	R4, #0
0x3652	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 700 :: 		
0x3656	0xF9BD500A  LDRSH	R5, [SP, #10]
0x365A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x365E	0x42AC    CMP	R4, R5
0x3660	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 701 :: 		
0x3662	0xF8BD4016  LDRH	R4, [SP, #22]
0x3666	0x1C64    ADDS	R4, R4, #1
0x3668	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 702 :: 		
; temp start address is: 0 (R0)
0x366C	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 703 :: 		
0x3670	0xF9BD400A  LDRSH	R4, [SP, #10]
0x3674	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 704 :: 		
0x3678	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 705 :: 		
0x367C	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 706 :: 		
0x3680	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3684	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 707 :: 		
0x3688	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 708 :: 		
0x368C	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 709 :: 		
0x3690	0xF8BD4014  LDRH	R4, [SP, #20]
0x3694	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 710 :: 		
0x3698	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x369C	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x36A0	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x36A4	0x4C61    LDR	R4, [PC, #388]
0x36A6	0x7824    LDRB	R4, [R4, #0]
0x36A8	0x42A0    CMP	R0, R4
0x36AA	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x36AC	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x36AE	0xF0010401  AND	R4, R1, #1
0x36B2	0xB224    SXTH	R4, R4
0x36B4	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 714 :: 		
0x36B6	0x424A    RSBS	R2, R1, #0
0x36B8	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x36BA	0xB211    SXTH	R1, R2
0x36BC	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x36BE	0x104E    ASRS	R6, R1, #1
0x36C0	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x36C2	0x4C5B    LDR	R4, [PC, #364]
0x36C4	0x8825    LDRH	R5, [R4, #0]
0x36C6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x36CA	0x19A4    ADDS	R4, R4, R6
0x36CC	0xF88D0004  STRB	R0, [SP, #4]
0x36D0	0xB2AA    UXTH	R2, R5
0x36D2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x36D6	0xB220    SXTH	R0, R4
0x36D8	0xF7FDFAC0  BL	_TFT_Dot+0
0x36DC	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x36E0	0xF1000A01  ADD	R10, R0, #1
0x36E4	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 718 :: 		
0x36E8	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x36EC	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 719 :: 		
0x36EE	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 720 :: 		
; thick start address is: 40 (R10)
0x36F0	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x36F4	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x36F8	0x4C4C    LDR	R4, [PC, #304]
0x36FA	0x7824    LDRB	R4, [R4, #0]
0x36FC	0x42A0    CMP	R0, R4
0x36FE	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 721 :: 		
; offset start address is: 4 (R1)
0x3700	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 722 :: 		
0x3702	0xF0010401  AND	R4, R1, #1
0x3706	0xB224    SXTH	R4, R4
0x3708	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 723 :: 		
0x370A	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x370C	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x370E	0xB211    SXTH	R1, R2
0x3710	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 722 :: 		
;__Lib_TFT.c, 723 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 724 :: 		
; offset start address is: 4 (R1)
0x3712	0x104E    ASRS	R6, R1, #1
0x3714	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 726 :: 		
0x3716	0x4C46    LDR	R4, [PC, #280]
0x3718	0x8825    LDRH	R5, [R4, #0]
0x371A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x371E	0x19A4    ADDS	R4, R4, R6
0x3720	0xF88D0004  STRB	R0, [SP, #4]
0x3724	0xB2AA    UXTH	R2, R5
0x3726	0xB221    SXTH	R1, R4
0x3728	0xF9BD0018  LDRSH	R0, [SP, #24]
0x372C	0xF7FDFA96  BL	_TFT_Dot+0
0x3730	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 720 :: 		
0x3734	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x3736	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 727 :: 		
0x373A	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x373E	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 728 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 731 :: 		
0x3740	0xF9BD4008  LDRSH	R4, [SP, #8]
0x3744	0x0064    LSLS	R4, R4, #1
0x3746	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 734 :: 		
0x374A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x374E	0x0065    LSLS	R5, R4, #1
0x3750	0xB22D    SXTH	R5, R5
0x3752	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 737 :: 		
0x3756	0xF9BD4008  LDRSH	R4, [SP, #8]
0x375A	0x1B2C    SUB	R4, R5, R4
0x375C	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
L_TFT_Line69:
0x3760	0xF9BD4008  LDRSH	R4, [SP, #8]
0x3764	0x1E64    SUBS	R4, R4, #1
0x3766	0xB224    SXTH	R4, R4
0x3768	0xF8AD4008  STRH	R4, [SP, #8]
0x376C	0x2C00    CMP	R4, #0
0x376E	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 740 :: 		
0x3770	0xF9BD400C  LDRSH	R4, [SP, #12]
0x3774	0x2C00    CMP	R4, #0
0x3776	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 741 :: 		
0x3778	0xF8BD5014  LDRH	R5, [SP, #20]
0x377C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3780	0x1964    ADDS	R4, R4, R5
0x3782	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 742 :: 		
0x3786	0xF9BD5010  LDRSH	R5, [SP, #16]
0x378A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x378E	0x1B64    SUB	R4, R4, R5
0x3790	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 743 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 745 :: 		
0x3794	0xF8BD5012  LDRH	R5, [SP, #18]
0x3798	0xF9BD4018  LDRSH	R4, [SP, #24]
0x379C	0x1964    ADDS	R4, R4, R5
0x379E	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 746 :: 		
0x37A2	0xF9BD500E  LDRSH	R5, [SP, #14]
0x37A6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x37AA	0x1964    ADDS	R4, R4, R5
0x37AC	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 748 :: 		
; thick start address is: 0 (R0)
0x37B0	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x37B2	0x4C1E    LDR	R4, [PC, #120]
0x37B4	0x7824    LDRB	R4, [R4, #0]
0x37B6	0x42A0    CMP	R0, R4
0x37B8	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 749 :: 		
; offset start address is: 20 (R5)
0x37BA	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 750 :: 		
0x37BC	0xF0050401  AND	R4, R5, #1
0x37C0	0xB224    SXTH	R4, R4
0x37C2	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 751 :: 		
0x37C4	0x4269    RSBS	R1, R5, #0
0x37C6	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x37C8	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 750 :: 		
0x37CA	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 751 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 752 :: 		
; offset start address is: 4 (R1)
0x37CC	0x1049    ASRS	R1, R1, #1
0x37CE	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 754 :: 		
0x37D0	0xF8BD4016  LDRH	R4, [SP, #22]
0x37D4	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 755 :: 		
0x37D6	0x4C16    LDR	R4, [PC, #88]
0x37D8	0x8825    LDRH	R5, [R4, #0]
0x37DA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x37DE	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x37E0	0xF88D0004  STRB	R0, [SP, #4]
0x37E4	0xB2AA    UXTH	R2, R5
0x37E6	0xF9BD1018  LDRSH	R1, [SP, #24]
0x37EA	0xB220    SXTH	R0, R4
0x37EC	0xF7FDFA36  BL	_TFT_Dot+0
0x37F0	0xF89D0004  LDRB	R0, [SP, #4]
0x37F4	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 757 :: 		
; offset start address is: 4 (R1)
0x37F6	0x4C0E    LDR	R4, [PC, #56]
0x37F8	0x8825    LDRH	R5, [R4, #0]
0x37FA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x37FE	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x3800	0xF88D0004  STRB	R0, [SP, #4]
0x3804	0xB2AA    UXTH	R2, R5
0x3806	0xB221    SXTH	R1, R4
0x3808	0xF9BD0018  LDRSH	R0, [SP, #24]
0x380C	0xF7FDFA26  BL	_TFT_Dot+0
0x3810	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 748 :: 		
0x3814	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x3816	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 759 :: 		
0x381A	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x381E	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 760 :: 		
0x3820	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 761 :: 		
L_end_TFT_Line:
0x3822	0xF8DDE000  LDR	LR, [SP, #0]
0x3826	0xB008    ADD	SP, SP, #32
0x3828	0x4770    BX	LR
0x382A	0xBF00    NOP
0x382C	0x06F22000  	__Lib_TFT_PenWidth+0
0x3830	0x06F02000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0B24	0xB086    SUB	SP, SP, #24
0x0B26	0xF8CDE000  STR	LR, [SP, #0]
0x0B2A	0xF8AD1004  STRH	R1, [SP, #4]
0x0B2E	0xB201    SXTH	R1, R0
0x0B30	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x0B34	0x4281    CMP	R1, R0
0x0B36	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x0B38	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x0B3A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x0B3C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x0B3E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0B40	0x2900    CMP	R1, #0
0x0B42	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x0B44	0x2100    MOVS	R1, #0
0x0B46	0xB209    SXTH	R1, R1
0x0B48	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x0B4A	0x4B2F    LDR	R3, [PC, #188]
0x0B4C	0x881B    LDRH	R3, [R3, #0]
0x0B4E	0x4299    CMP	R1, R3
0x0B50	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x0B52	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x0B54	0x2800    CMP	R0, #0
0x0B56	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x0B58	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0B5A	0x4B2B    LDR	R3, [PC, #172]
0x0B5C	0x881B    LDRH	R3, [R3, #0]
0x0B5E	0x4298    CMP	R0, R3
0x0B60	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x0B62	0x4B29    LDR	R3, [PC, #164]
0x0B64	0x881B    LDRH	R3, [R3, #0]
0x0B66	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0B68	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0B6A	0xB203    SXTH	R3, R0
0x0B6C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x0B6E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0B70	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0B72	0xB215    SXTH	R5, R2
0x0B74	0xB20A    SXTH	R2, R1
0x0B76	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0B78	0x4B24    LDR	R3, [PC, #144]
0x0B7A	0x781B    LDRB	R3, [R3, #0]
0x0B7C	0x4298    CMP	R0, R3
0x0B7E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x0B80	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x0B82	0xF0040301  AND	R3, R4, #1
0x0B86	0xB21B    SXTH	R3, R3
0x0B88	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0B8A	0x4264    RSBS	R4, R4, #0
0x0B8C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0B8E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x0B90	0x1063    ASRS	R3, R4, #1
0x0B92	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0B94	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x0B96	0x18EB    ADDS	R3, R5, R3
0x0B98	0xB21B    SXTH	R3, R3
0x0B9A	0x2B00    CMP	R3, #0
0x0B9C	0xDB06    BLT	L__TFT_V_Line958
0x0B9E	0x19AC    ADDS	R4, R5, R6
0x0BA0	0xB224    SXTH	R4, R4
0x0BA2	0x4B1B    LDR	R3, [PC, #108]
0x0BA4	0x881B    LDRH	R3, [R3, #0]
0x0BA6	0x429C    CMP	R4, R3
0x0BA8	0xD200    BCS	L__TFT_V_Line957
0x0BAA	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x0BAC	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x0BAE	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0BB0	0x428F    CMP	R7, R1
0x0BB2	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x0BB4	0x4B17    LDR	R3, [PC, #92]
0x0BB6	0x881C    LDRH	R4, [R3, #0]
0x0BB8	0x19AB    ADDS	R3, R5, R6
0x0BBA	0xF88D0004  STRB	R0, [SP, #4]
0x0BBE	0xF8AD1008  STRH	R1, [SP, #8]
0x0BC2	0xF8AD200C  STRH	R2, [SP, #12]
0x0BC6	0xF8AD5010  STRH	R5, [SP, #16]
0x0BCA	0xF8AD6012  STRH	R6, [SP, #18]
0x0BCE	0xF8AD7014  STRH	R7, [SP, #20]
0x0BD2	0xB2A2    UXTH	R2, R4
0x0BD4	0xB239    SXTH	R1, R7
0x0BD6	0xB218    SXTH	R0, R3
0x0BD8	0xF000F840  BL	_TFT_Dot+0
0x0BDC	0xF8BD7014  LDRH	R7, [SP, #20]
0x0BE0	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0BE4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0BE8	0xF9BD200C  LDRSH	R2, [SP, #12]
0x0BEC	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0BF0	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x0BF4	0x1C7F    ADDS	R7, R7, #1
0x0BF6	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0BF8	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0BFA	0x1C40    ADDS	R0, R0, #1
0x0BFC	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0BFE	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x0C00	0xF8DDE000  LDR	LR, [SP, #0]
0x0C04	0xB006    ADD	SP, SP, #24
0x0C06	0x4770    BX	LR
0x0C08	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x0C0C	0x06F22000  	__Lib_TFT_PenWidth+0
0x0C10	0x06F82000  	_TFT_DISP_WIDTH+0
0x0C14	0x06F02000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x0990	0xB086    SUB	SP, SP, #24
0x0992	0xF8CDE000  STR	LR, [SP, #0]
0x0996	0xF8AD000C  STRH	R0, [SP, #12]
0x099A	0xF8AD1010  STRH	R1, [SP, #16]
0x099E	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x09A2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x09A6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x09AA	0x42A3    CMP	R3, R4
0x09AC	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x09AE	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x09B2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x09B6	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x09BA	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x09BE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x09C2	0x2B00    CMP	R3, #0
0x09C4	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x09C6	0x2300    MOVS	R3, #0
0x09C8	0xB21B    SXTH	R3, R3
0x09CA	0xF8AD300C  STRH	R3, [SP, #12]
0x09CE	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x09D0	0x4B4B    LDR	R3, [PC, #300]
0x09D2	0x881C    LDRH	R4, [R3, #0]
0x09D4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x09D8	0x42A3    CMP	R3, R4
0x09DA	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x09DC	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x09DE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x09E2	0x2B00    CMP	R3, #0
0x09E4	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x09E6	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x09E8	0x4B45    LDR	R3, [PC, #276]
0x09EA	0x881C    LDRH	R4, [R3, #0]
0x09EC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x09F0	0x42A3    CMP	R3, R4
0x09F2	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x09F4	0x4B42    LDR	R3, [PC, #264]
0x09F6	0x881B    LDRH	R3, [R3, #0]
0x09F8	0x1E5B    SUBS	R3, R3, #1
0x09FA	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x09FE	0x2301    MOVS	R3, #1
0x0A00	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0A04	0x4B3F    LDR	R3, [PC, #252]
0x0A06	0x781C    LDRB	R4, [R3, #0]
0x0A08	0xF89D3008  LDRB	R3, [SP, #8]
0x0A0C	0x42A3    CMP	R3, R4
0x0A0E	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x0A12	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x0A16	0xF0000301  AND	R3, R0, #1
0x0A1A	0xB21B    SXTH	R3, R3
0x0A1C	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x0A1E	0x4241    RSBS	R1, R0, #0
0x0A20	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x0A22	0xB208    SXTH	R0, R1
0x0A24	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x0A26	0x1044    ASRS	R4, R0, #1
0x0A28	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x0A2A	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x0A2C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0A30	0x191B    ADDS	R3, R3, R4
0x0A32	0xB21B    SXTH	R3, R3
0x0A34	0x2B00    CMP	R3, #0
0x0A36	0xDB08    BLT	L__TFT_H_Line954
0x0A38	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0A3C	0x185C    ADDS	R4, R3, R1
0x0A3E	0xB224    SXTH	R4, R4
0x0A40	0x4B31    LDR	R3, [PC, #196]
0x0A42	0x881B    LDRH	R3, [R3, #0]
0x0A44	0x429C    CMP	R4, R3
0x0A46	0xD200    BCS	L__TFT_H_Line953
0x0A48	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x0A4A	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x0A4C	0x4B2F    LDR	R3, [PC, #188]
0x0A4E	0x781B    LDRB	R3, [R3, #0]
0x0A50	0x2B00    CMP	R3, #0
0x0A52	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x0A54	0x2400    MOVS	R4, #0
0x0A56	0xB264    SXTB	R4, R4
0x0A58	0x4B2D    LDR	R3, [PC, #180]
0x0A5A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x0A5C	0xF001FDEE  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0A60	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x0A62	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0A66	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0A68	0xB2A3    UXTH	R3, R4
0x0A6A	0xF9BD2010  LDRSH	R2, [SP, #16]
0x0A6E	0xB2A1    UXTH	R1, R4
0x0A70	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0A74	0x4C27    LDR	R4, [PC, #156]
0x0A76	0x6824    LDR	R4, [R4, #0]
0x0A78	0x47A0    BLX	R4
0x0A7A	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x0A7C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0A80	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0A82	0xB2A1    UXTH	R1, R4
0x0A84	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0A88	0x4C23    LDR	R4, [PC, #140]
0x0A8A	0x6824    LDR	R4, [R4, #0]
0x0A8C	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x0A8E	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x0A92	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0A96	0x4298    CMP	R0, R3
0x0A98	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x0A9A	0x4B20    LDR	R3, [PC, #128]
0x0A9C	0x881C    LDRH	R4, [R3, #0]
0x0A9E	0xF8AD0004  STRH	R0, [SP, #4]
0x0AA2	0xB2A0    UXTH	R0, R4
0x0AA4	0x4C1E    LDR	R4, [PC, #120]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0x47A0    BLX	R4
0x0AAA	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x0AAE	0x1C41    ADDS	R1, R0, #1
0x0AB0	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x0AB2	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0AB4	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x0AB6	0x2401    MOVS	R4, #1
0x0AB8	0xB264    SXTB	R4, R4
0x0ABA	0x4B15    LDR	R3, [PC, #84]
0x0ABC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x0ABE	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x0AC0	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0AC4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0AC8	0x4298    CMP	R0, R3
0x0ACA	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x0ACC	0x4B13    LDR	R3, [PC, #76]
0x0ACE	0x881B    LDRH	R3, [R3, #0]
0x0AD0	0xF8AD0004  STRH	R0, [SP, #4]
0x0AD4	0xB29A    UXTH	R2, R3
0x0AD6	0xF9BD1014  LDRSH	R1, [SP, #20]
0x0ADA	0xB200    SXTH	R0, R0
0x0ADC	0xF000F8BE  BL	_TFT_Dot+0
0x0AE0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x0AE4	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x0AE6	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x0AE8	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0AEA	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x0AEC	0xF89D3008  LDRB	R3, [SP, #8]
0x0AF0	0x1C5B    ADDS	R3, R3, #1
0x0AF2	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x0AF6	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x0AF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0AFC	0xB006    ADD	SP, SP, #24
0x0AFE	0x4770    BX	LR
0x0B00	0x06F82000  	_TFT_DISP_WIDTH+0
0x0B04	0x06F22000  	__Lib_TFT_PenWidth+0
0x0B08	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x0B0C	0x06262000  	__Lib_TFT___no_acceleration+0
0x0B10	0x02BC4242  	TFT_CS+0
0x0B14	0x06FC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0B18	0x07002000  	_TFT_Set_Address_Ptr+0
0x0B1C	0x06F02000  	__Lib_TFT_PenColor+0
0x0B20	0x07042000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x3910	0xB081    SUB	SP, SP, #4
0x3912	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x3916	0xF7FDFAD7  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x391A	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x391C	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x391E	0xF7FDFB37  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x3922	0x4905    LDR	R1, [PC, #20]
0x3924	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x3926	0xF7FDFB13  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x392A	0x4904    LDR	R1, [PC, #16]
0x392C	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x392E	0xF8DDE000  LDR	LR, [SP, #0]
0x3932	0xB001    ADD	SP, SP, #4
0x3934	0x4770    BX	LR
0x3936	0xBF00    NOP
0x3938	0x07402000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x393C	0x07422000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x0EC8	0xB082    SUB	SP, SP, #8
0x0ECA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x0ECE	0x2100    MOVS	R1, #0
0x0ED0	0xB249    SXTB	R1, R1
0x0ED2	0x481A    LDR	R0, [PC, #104]
0x0ED4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x0ED6	0x481A    LDR	R0, [PC, #104]
0x0ED8	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x0EDA	0xF000FB19  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x0EDE	0x4819    LDR	R0, [PC, #100]
0x0EE0	0x7804    LDRB	R4, [R0, #0]
0x0EE2	0xB2A0    UXTH	R0, R4
0x0EE4	0x4C18    LDR	R4, [PC, #96]
0x0EE6	0x6824    LDR	R4, [R4, #0]
0x0EE8	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x0EEA	0x4918    LDR	R1, [PC, #96]
0x0EEC	0xF9B11000  LDRSH	R1, [R1, #0]
0x0EF0	0xB200    SXTH	R0, R0
0x0EF2	0x4288    CMP	R0, R1
0x0EF4	0xF2400000  MOVW	R0, #0
0x0EF8	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x0EFA	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x0EFC	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x0EFE	0xF7FFFBDB  BL	_Delay_1ms+0
0x0F02	0xF7FFFBD9  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x0F06	0x480F    LDR	R0, [PC, #60]
0x0F08	0x7804    LDRB	R4, [R0, #0]
0x0F0A	0xF88D2004  STRB	R2, [SP, #4]
0x0F0E	0xB2A0    UXTH	R0, R4
0x0F10	0x4C0D    LDR	R4, [PC, #52]
0x0F12	0x6824    LDR	R4, [R4, #0]
0x0F14	0x47A0    BLX	R4
0x0F16	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x0F1A	0x490C    LDR	R1, [PC, #48]
0x0F1C	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F20	0xB200    SXTH	R0, R0
0x0F22	0x4288    CMP	R0, R1
0x0F24	0xF2400000  MOVW	R0, #0
0x0F28	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x0F2A	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x0F2C	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x0F30	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x0F32	0xF8DDE000  LDR	LR, [SP, #0]
0x0F36	0xB002    ADD	SP, SP, #8
0x0F38	0x4770    BX	LR
0x0F3A	0xBF00    NOP
0x0F3C	0x82A04240  	DriveX_Right+0
0x0F40	0x82A44240  	DriveY_Up+0
0x0F44	0x07312000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0F48	0x06DC2000  	_ADC_Get_Sample_Ptr+0
0x0F4C	0x07362000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0698	0xB081    SUB	SP, SP, #4
0x069A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x069E	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x06A0	0x4803    LDR	R0, [PC, #12]
0x06A2	0xF7FFFD91  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x06A6	0xF8DDE000  LDR	LR, [SP, #0]
0x06AA	0xB001    ADD	SP, SP, #4
0x06AC	0x4770    BX	LR
0x06AE	0xBF00    NOP
0x06B0	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x01C8	0xB081    SUB	SP, SP, #4
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x01CE	0xF2000434  ADDW	R4, R0, #52
0x01D2	0x090A    LSRS	R2, R1, #4
0x01D4	0xB292    UXTH	R2, R2
0x01D6	0xB293    UXTH	R3, R2
0x01D8	0x6822    LDR	R2, [R4, #0]
0x01DA	0xF3631204  BFI	R2, R3, #4, #1
0x01DE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x01E0	0xF2000434  ADDW	R4, R0, #52
0x01E4	0x08CA    LSRS	R2, R1, #3
0x01E6	0xB292    UXTH	R2, R2
0x01E8	0xB293    UXTH	R3, R2
0x01EA	0x6822    LDR	R2, [R4, #0]
0x01EC	0xF36302C3  BFI	R2, R3, #3, #1
0x01F0	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x01F2	0xF2000434  ADDW	R4, R0, #52
0x01F6	0x088A    LSRS	R2, R1, #2
0x01F8	0xB292    UXTH	R2, R2
0x01FA	0xB293    UXTH	R3, R2
0x01FC	0x6822    LDR	R2, [R4, #0]
0x01FE	0xF3630282  BFI	R2, R3, #2, #1
0x0202	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0204	0xF2000434  ADDW	R4, R0, #52
0x0208	0x084A    LSRS	R2, R1, #1
0x020A	0xB292    UXTH	R2, R2
0x020C	0xB293    UXTH	R3, R2
0x020E	0x6822    LDR	R2, [R4, #0]
0x0210	0xF3630241  BFI	R2, R3, #1, #1
0x0214	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x0216	0xF2000434  ADDW	R4, R0, #52
0x021A	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x021C	0x6822    LDR	R2, [R4, #0]
0x021E	0xF3630200  BFI	R2, R3, #0, #1
0x0222	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0224	0xF2000408  ADDW	R4, R0, #8
0x0228	0x2301    MOVS	R3, #1
0x022A	0x6822    LDR	R2, [R4, #0]
0x022C	0xF363729E  BFI	R2, R3, #30, #1
0x0230	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0232	0xF000F9A1  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0236	0x6803    LDR	R3, [R0, #0]
0x0238	0xF3C30240  UBFX	R2, R3, #1, #1
0x023C	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x023E	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0240	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0244	0x6812    LDR	R2, [R2, #0]
0x0246	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0248	0xF8DDE000  LDR	LR, [SP, #0]
0x024C	0xB001    ADD	SP, SP, #4
0x024E	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x067C	0xB081    SUB	SP, SP, #4
0x067E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x0682	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0684	0x4803    LDR	R0, [PC, #12]
0x0686	0xF7FFFD9F  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x068A	0xF8DDE000  LDR	LR, [SP, #0]
0x068E	0xB001    ADD	SP, SP, #4
0x0690	0x4770    BX	LR
0x0692	0xBF00    NOP
0x0694	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x06D4	0xB081    SUB	SP, SP, #4
0x06D6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x06DA	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x06DC	0x4803    LDR	R0, [PC, #12]
0x06DE	0xF7FFFD73  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x06E2	0xF8DDE000  LDR	LR, [SP, #0]
0x06E6	0xB001    ADD	SP, SP, #4
0x06E8	0x4770    BX	LR
0x06EA	0xBF00    NOP
0x06EC	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x06B8	0xF24147D3  MOVW	R7, #5331
0x06BC	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x06C0	0x1E7F    SUBS	R7, R7, #1
0x06C2	0xD1FD    BNE	L_Delay_1ms14
0x06C4	0xBF00    NOP
0x06C6	0xBF00    NOP
0x06C8	0xBF00    NOP
0x06CA	0xBF00    NOP
0x06CC	0xBF00    NOP
0x06CE	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x06D0	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x0F90	0xB081    SUB	SP, SP, #4
0x0F92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x0F96	0x2101    MOVS	R1, #1
0x0F98	0xB249    SXTB	R1, R1
0x0F9A	0x4809    LDR	R0, [PC, #36]
0x0F9C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x0F9E	0x2100    MOVS	R1, #0
0x0FA0	0xB249    SXTB	R1, R1
0x0FA2	0x4808    LDR	R0, [PC, #32]
0x0FA4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x0FA6	0xF000FAB3  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x0FAA	0x4807    LDR	R0, [PC, #28]
0x0FAC	0x7804    LDRB	R4, [R0, #0]
0x0FAE	0xB2A0    UXTH	R0, R4
0x0FB0	0x4C06    LDR	R4, [PC, #24]
0x0FB2	0x6824    LDR	R4, [R4, #0]
0x0FB4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x0FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FBA	0xB001    ADD	SP, SP, #4
0x0FBC	0x4770    BX	LR
0x0FBE	0xBF00    NOP
0x0FC0	0x82A04240  	DriveX_Right+0
0x0FC4	0x82A44240  	DriveY_Up+0
0x0FC8	0x07302000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x0FCC	0x06DC2000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x0F50	0xB081    SUB	SP, SP, #4
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x0F56	0x2100    MOVS	R1, #0
0x0F58	0xB249    SXTB	R1, R1
0x0F5A	0x4809    LDR	R0, [PC, #36]
0x0F5C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x0F5E	0x2101    MOVS	R1, #1
0x0F60	0xB249    SXTB	R1, R1
0x0F62	0x4808    LDR	R0, [PC, #32]
0x0F64	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x0F66	0xF000FAD3  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x0F6A	0x4807    LDR	R0, [PC, #28]
0x0F6C	0x7804    LDRB	R4, [R0, #0]
0x0F6E	0xB2A0    UXTH	R0, R4
0x0F70	0x4C06    LDR	R4, [PC, #24]
0x0F72	0x6824    LDR	R4, [R4, #0]
0x0F74	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x0F76	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7A	0xB001    ADD	SP, SP, #4
0x0F7C	0x4770    BX	LR
0x0F7E	0xBF00    NOP
0x0F80	0x82A04240  	DriveX_Right+0
0x0F84	0x82A44240  	DriveY_Up+0
0x0F88	0x07312000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0F8C	0x06DC2000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x1A7C	0xB081    SUB	SP, SP, #4
0x1A7E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x1A82	0xF7FFFA21  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x1A86	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x1A88	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x1A8A	0xF7FFFA81  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x1A8E	0x4905    LDR	R1, [PC, #20]
0x1A90	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x1A92	0xF7FFFA5D  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x1A96	0x4904    LDR	R1, [PC, #16]
0x1A98	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x1A9A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A9E	0xB001    ADD	SP, SP, #4
0x1AA0	0x4770    BX	LR
0x1AA2	0xBF00    NOP
0x1AA4	0x07322000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x1AA8	0x07342000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
_module_layout:
;touch.c, 35 :: 		void module_layout()
0x3F98	0xB081    SUB	SP, SP, #4
0x3F9A	0xF8CDE000  STR	LR, [SP, #0]
;touch.c, 39 :: 		TFT_H_Line(0,320,48);
0x3F9E	0x2230    MOVS	R2, #48
0x3FA0	0xB212    SXTH	R2, R2
0x3FA2	0xF2401140  MOVW	R1, #320
0x3FA6	0xB209    SXTH	R1, R1
0x3FA8	0x2000    MOVS	R0, #0
0x3FAA	0xB200    SXTH	R0, R0
0x3FAC	0xF7FCFCF0  BL	_TFT_H_Line+0
;touch.c, 40 :: 		TFT_H_Line(0,320,96);
0x3FB0	0x2260    MOVS	R2, #96
0x3FB2	0xB212    SXTH	R2, R2
0x3FB4	0xF2401140  MOVW	R1, #320
0x3FB8	0xB209    SXTH	R1, R1
0x3FBA	0x2000    MOVS	R0, #0
0x3FBC	0xB200    SXTH	R0, R0
0x3FBE	0xF7FCFCE7  BL	_TFT_H_Line+0
;touch.c, 41 :: 		TFT_H_Line(0,320,144);
0x3FC2	0x2290    MOVS	R2, #144
0x3FC4	0xB212    SXTH	R2, R2
0x3FC6	0xF2401140  MOVW	R1, #320
0x3FCA	0xB209    SXTH	R1, R1
0x3FCC	0x2000    MOVS	R0, #0
0x3FCE	0xB200    SXTH	R0, R0
0x3FD0	0xF7FCFCDE  BL	_TFT_H_Line+0
;touch.c, 42 :: 		TFT_H_Line(0,320,192);
0x3FD4	0x22C0    MOVS	R2, #192
0x3FD6	0xB212    SXTH	R2, R2
0x3FD8	0xF2401140  MOVW	R1, #320
0x3FDC	0xB209    SXTH	R1, R1
0x3FDE	0x2000    MOVS	R0, #0
0x3FE0	0xB200    SXTH	R0, R0
0x3FE2	0xF7FCFCD5  BL	_TFT_H_Line+0
;touch.c, 45 :: 		TFT_V_Line(48,96,32);
0x3FE6	0x2220    MOVS	R2, #32
0x3FE8	0xB212    SXTH	R2, R2
0x3FEA	0x2160    MOVS	R1, #96
0x3FEC	0xB209    SXTH	R1, R1
0x3FEE	0x2030    MOVS	R0, #48
0x3FF0	0xB200    SXTH	R0, R0
0x3FF2	0xF7FCFD97  BL	_TFT_V_Line+0
;touch.c, 46 :: 		TFT_V_Line(48,96,64);
0x3FF6	0x2240    MOVS	R2, #64
0x3FF8	0xB212    SXTH	R2, R2
0x3FFA	0x2160    MOVS	R1, #96
0x3FFC	0xB209    SXTH	R1, R1
0x3FFE	0x2030    MOVS	R0, #48
0x4000	0xB200    SXTH	R0, R0
0x4002	0xF7FCFD8F  BL	_TFT_V_Line+0
;touch.c, 47 :: 		TFT_V_Line(48,96,96);
0x4006	0x2260    MOVS	R2, #96
0x4008	0xB212    SXTH	R2, R2
0x400A	0x2160    MOVS	R1, #96
0x400C	0xB209    SXTH	R1, R1
0x400E	0x2030    MOVS	R0, #48
0x4010	0xB200    SXTH	R0, R0
0x4012	0xF7FCFD87  BL	_TFT_V_Line+0
;touch.c, 48 :: 		TFT_V_Line(48,96,128);
0x4016	0x2280    MOVS	R2, #128
0x4018	0xB212    SXTH	R2, R2
0x401A	0x2160    MOVS	R1, #96
0x401C	0xB209    SXTH	R1, R1
0x401E	0x2030    MOVS	R0, #48
0x4020	0xB200    SXTH	R0, R0
0x4022	0xF7FCFD7F  BL	_TFT_V_Line+0
;touch.c, 49 :: 		TFT_V_Line(48,96,160);
0x4026	0x22A0    MOVS	R2, #160
0x4028	0xB212    SXTH	R2, R2
0x402A	0x2160    MOVS	R1, #96
0x402C	0xB209    SXTH	R1, R1
0x402E	0x2030    MOVS	R0, #48
0x4030	0xB200    SXTH	R0, R0
0x4032	0xF7FCFD77  BL	_TFT_V_Line+0
;touch.c, 50 :: 		TFT_V_Line(48,96,192);
0x4036	0x22C0    MOVS	R2, #192
0x4038	0xB212    SXTH	R2, R2
0x403A	0x2160    MOVS	R1, #96
0x403C	0xB209    SXTH	R1, R1
0x403E	0x2030    MOVS	R0, #48
0x4040	0xB200    SXTH	R0, R0
0x4042	0xF7FCFD6F  BL	_TFT_V_Line+0
;touch.c, 51 :: 		TFT_V_Line(48,96,224);
0x4046	0x22E0    MOVS	R2, #224
0x4048	0xB212    SXTH	R2, R2
0x404A	0x2160    MOVS	R1, #96
0x404C	0xB209    SXTH	R1, R1
0x404E	0x2030    MOVS	R0, #48
0x4050	0xB200    SXTH	R0, R0
0x4052	0xF7FCFD67  BL	_TFT_V_Line+0
;touch.c, 52 :: 		TFT_V_Line(48,96,256);
0x4056	0xF2401200  MOVW	R2, #256
0x405A	0xB212    SXTH	R2, R2
0x405C	0x2160    MOVS	R1, #96
0x405E	0xB209    SXTH	R1, R1
0x4060	0x2030    MOVS	R0, #48
0x4062	0xB200    SXTH	R0, R0
0x4064	0xF7FCFD5E  BL	_TFT_V_Line+0
;touch.c, 53 :: 		TFT_V_Line(48,96,288);
0x4068	0xF2401220  MOVW	R2, #288
0x406C	0xB212    SXTH	R2, R2
0x406E	0x2160    MOVS	R1, #96
0x4070	0xB209    SXTH	R1, R1
0x4072	0x2030    MOVS	R0, #48
0x4074	0xB200    SXTH	R0, R0
0x4076	0xF7FCFD55  BL	_TFT_V_Line+0
;touch.c, 54 :: 		TFT_V_Line(0,48,256);
0x407A	0xF2401200  MOVW	R2, #256
0x407E	0xB212    SXTH	R2, R2
0x4080	0x2130    MOVS	R1, #48
0x4082	0xB209    SXTH	R1, R1
0x4084	0x2000    MOVS	R0, #0
0x4086	0xB200    SXTH	R0, R0
0x4088	0xF7FCFD4C  BL	_TFT_V_Line+0
;touch.c, 58 :: 		TFT_Write_Text("Please Call Me Later",70,120);
0x408C	0x4826    LDR	R0, [PC, #152]
0x408E	0x2278    MOVS	R2, #120
0x4090	0x2146    MOVS	R1, #70
0x4092	0xF000F967  BL	_TFT_Write_Text+0
;touch.c, 59 :: 		TFT_Write_Text("I'm at a Meeting",70,168);
0x4096	0x4825    LDR	R0, [PC, #148]
0x4098	0x22A8    MOVS	R2, #168
0x409A	0x2146    MOVS	R1, #70
0x409C	0xF000F962  BL	_TFT_Write_Text+0
;touch.c, 60 :: 		TFT_Write_Text("Can't take your call now!",70,216);
0x40A0	0x4823    LDR	R0, [PC, #140]
0x40A2	0x22D8    MOVS	R2, #216
0x40A4	0x2146    MOVS	R1, #70
0x40A6	0xF000F95D  BL	_TFT_Write_Text+0
;touch.c, 63 :: 		TFT_Write_Text("0",16,72);
0x40AA	0x4822    LDR	R0, [PC, #136]
0x40AC	0x2248    MOVS	R2, #72
0x40AE	0x2110    MOVS	R1, #16
0x40B0	0xF000F958  BL	_TFT_Write_Text+0
;touch.c, 64 :: 		TFT_Write_Text("1",48,72);
0x40B4	0x4820    LDR	R0, [PC, #128]
0x40B6	0x2248    MOVS	R2, #72
0x40B8	0x2130    MOVS	R1, #48
0x40BA	0xF000F953  BL	_TFT_Write_Text+0
;touch.c, 65 :: 		TFT_Write_Text("2",80,72);
0x40BE	0x481F    LDR	R0, [PC, #124]
0x40C0	0x2248    MOVS	R2, #72
0x40C2	0x2150    MOVS	R1, #80
0x40C4	0xF000F94E  BL	_TFT_Write_Text+0
;touch.c, 66 :: 		TFT_Write_Text("3",112,72);
0x40C8	0x481D    LDR	R0, [PC, #116]
0x40CA	0x2248    MOVS	R2, #72
0x40CC	0x2170    MOVS	R1, #112
0x40CE	0xF000F949  BL	_TFT_Write_Text+0
;touch.c, 67 :: 		TFT_Write_Text("4",144,72);
0x40D2	0x481C    LDR	R0, [PC, #112]
0x40D4	0x2248    MOVS	R2, #72
0x40D6	0x2190    MOVS	R1, #144
0x40D8	0xF000F944  BL	_TFT_Write_Text+0
;touch.c, 68 :: 		TFT_Write_Text("5",176,72);
0x40DC	0x481A    LDR	R0, [PC, #104]
0x40DE	0x2248    MOVS	R2, #72
0x40E0	0x21B0    MOVS	R1, #176
0x40E2	0xF000F93F  BL	_TFT_Write_Text+0
;touch.c, 69 :: 		TFT_Write_Text("6",208,72);
0x40E6	0x4819    LDR	R0, [PC, #100]
0x40E8	0x2248    MOVS	R2, #72
0x40EA	0x21D0    MOVS	R1, #208
0x40EC	0xF000F93A  BL	_TFT_Write_Text+0
;touch.c, 70 :: 		TFT_Write_Text("7",244,72);
0x40F0	0x4817    LDR	R0, [PC, #92]
0x40F2	0x2248    MOVS	R2, #72
0x40F4	0x21F4    MOVS	R1, #244
0x40F6	0xF000F935  BL	_TFT_Write_Text+0
;touch.c, 71 :: 		TFT_Write_Text("8",276,72);
0x40FA	0x4816    LDR	R0, [PC, #88]
0x40FC	0x2248    MOVS	R2, #72
0x40FE	0xF2401114  MOVW	R1, #276
0x4102	0xF000F92F  BL	_TFT_Write_Text+0
;touch.c, 72 :: 		TFT_Write_Text("9",308,72);
0x4106	0x4814    LDR	R0, [PC, #80]
0x4108	0x2248    MOVS	R2, #72
0x410A	0xF2401134  MOVW	R1, #308
0x410E	0xF000F929  BL	_TFT_Write_Text+0
;touch.c, 75 :: 		TFT_Write_Text("UNDO",270,18);
0x4112	0x4812    LDR	R0, [PC, #72]
0x4114	0x2212    MOVS	R2, #18
0x4116	0xF240110E  MOVW	R1, #270
0x411A	0xF000F923  BL	_TFT_Write_Text+0
;touch.c, 79 :: 		}
L_end_module_layout:
0x411E	0xF8DDE000  LDR	LR, [SP, #0]
0x4122	0xB001    ADD	SP, SP, #4
0x4124	0x4770    BX	LR
0x4126	0xBF00    NOP
0x4128	0x05BB2000  	?lstr5_touch+0
0x412C	0x05D02000  	?lstr6_touch+0
0x4130	0x05E12000  	?lstr7_touch+0
0x4134	0x05FB2000  	?lstr8_touch+0
0x4138	0x05FD2000  	?lstr9_touch+0
0x413C	0x05FF2000  	?lstr10_touch+0
0x4140	0x06012000  	?lstr11_touch+0
0x4144	0x06032000  	?lstr12_touch+0
0x4148	0x06052000  	?lstr13_touch+0
0x414C	0x06072000  	?lstr14_touch+0
0x4150	0x06092000  	?lstr15_touch+0
0x4154	0x060B2000  	?lstr16_touch+0
0x4158	0x060D2000  	?lstr17_touch+0
0x415C	0x060F2000  	?lstr18_touch+0
; end of _module_layout
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x4E3C	0xB082    SUB	SP, SP, #8
0x4E3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x4E42	0x2100    MOVS	R1, #0
0x4E44	0xB249    SXTB	R1, R1
0x4E46	0x4819    LDR	R0, [PC, #100]
0x4E48	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x4E4A	0x4819    LDR	R0, [PC, #100]
0x4E4C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x4E4E	0xF7FCFFCF  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x4E52	0x4818    LDR	R0, [PC, #96]
0x4E54	0x7804    LDRB	R4, [R0, #0]
0x4E56	0xB2A0    UXTH	R0, R4
0x4E58	0x4C17    LDR	R4, [PC, #92]
0x4E5A	0x6824    LDR	R4, [R4, #0]
0x4E5C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x4E5E	0x4917    LDR	R1, [PC, #92]
0x4E60	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E64	0xB200    SXTH	R0, R0
0x4E66	0x4288    CMP	R0, R1
0x4E68	0xF2400000  MOVW	R0, #0
0x4E6C	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x4E6E	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x4E70	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x4E72	0xF7FCFFBD  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x4E76	0x480F    LDR	R0, [PC, #60]
0x4E78	0x7804    LDRB	R4, [R0, #0]
0x4E7A	0xF88D2004  STRB	R2, [SP, #4]
0x4E7E	0xB2A0    UXTH	R0, R4
0x4E80	0x4C0D    LDR	R4, [PC, #52]
0x4E82	0x6824    LDR	R4, [R4, #0]
0x4E84	0x47A0    BLX	R4
0x4E86	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x4E8A	0x490C    LDR	R1, [PC, #48]
0x4E8C	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E90	0xB200    SXTH	R0, R0
0x4E92	0x4288    CMP	R0, R1
0x4E94	0xF2400000  MOVW	R0, #0
0x4E98	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x4E9A	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x4E9C	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x4EA0	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x4EA2	0xF8DDE000  LDR	LR, [SP, #0]
0x4EA6	0xB002    ADD	SP, SP, #8
0x4EA8	0x4770    BX	LR
0x4EAA	0xBF00    NOP
0x4EAC	0x82A04240  	DriveX_Right+0
0x4EB0	0x82A44240  	DriveY_Up+0
0x4EB4	0x07312000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x4EB8	0x06DC2000  	_ADC_Get_Sample_Ptr+0
0x4EBC	0x07362000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x1DF0	0xB081    SUB	SP, SP, #4
0x1DF2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x1DF6	0xF7FFF94B  BL	_Delay_50us+0
0x1DFA	0xF7FFF949  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x1DFE	0xF7FFF947  BL	_Delay_50us+0
0x1E02	0xF7FFF945  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x1E06	0xF7FFF943  BL	_Delay_50us+0
0x1E0A	0xF7FFF941  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x1E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x1E12	0xB001    ADD	SP, SP, #4
0x1E14	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x1090	0xF2401709  MOVW	R7, #265
0x1094	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x1098	0x1E7F    SUBS	R7, R7, #1
0x109A	0xD1FD    BNE	L_Delay_50us6
0x109C	0xBF00    NOP
0x109E	0xBF00    NOP
0x10A0	0xBF00    NOP
0x10A2	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x10A4	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x4C0C	0xB084    SUB	SP, SP, #16
0x4C0E	0xF8CDE000  STR	LR, [SP, #0]
0x4C12	0x4688    MOV	R8, R1
0x4C14	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x4C16	0xF8CD8004  STR	R8, [SP, #4]
0x4C1A	0x9102    STR	R1, [SP, #8]
0x4C1C	0xF7FCFE9C  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x4C20	0x9902    LDR	R1, [SP, #8]
0x4C22	0xF8DD8004  LDR	R8, [SP, #4]
0x4C26	0x4A7C    LDR	R2, [PC, #496]
0x4C28	0x8812    LDRH	R2, [R2, #0]
0x4C2A	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x4C2C	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x4C2E	0xF8AD4004  STRH	R4, [SP, #4]
0x4C32	0xF8CD8008  STR	R8, [SP, #8]
0x4C36	0x9103    STR	R1, [SP, #12]
0x4C38	0xF7FCFEBC  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x4C3C	0x9903    LDR	R1, [SP, #12]
0x4C3E	0xF8DD8008  LDR	R8, [SP, #8]
0x4C42	0xF9BD4004  LDRSH	R4, [SP, #4]
0x4C46	0x4A75    LDR	R2, [PC, #468]
0x4C48	0x8812    LDRH	R2, [R2, #0]
0x4C4A	0x1A80    SUB	R0, R0, R2
0x4C4C	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x4C4E	0x4A74    LDR	R2, [PC, #464]
0x4C50	0x7812    LDRB	R2, [R2, #0]
0x4C52	0x2A01    CMP	R2, #1
0x4C54	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x4C58	0x4A72    LDR	R2, [PC, #456]
0x4C5A	0x8813    LDRH	R3, [R2, #0]
0x4C5C	0x4A72    LDR	R2, [PC, #456]
0x4C5E	0x8812    LDRH	R2, [R2, #0]
0x4C60	0x429A    CMP	R2, R3
0x4C62	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x4C64	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x4C66	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4C68	0x4A6E    LDR	R2, [PC, #440]
0x4C6A	0x8812    LDRH	R2, [R2, #0]
0x4C6C	0xFB03F402  MUL	R4, R3, R2
0x4C70	0x4A69    LDR	R2, [PC, #420]
0x4C72	0x8813    LDRH	R3, [R2, #0]
0x4C74	0x4A6D    LDR	R2, [PC, #436]
0x4C76	0x8812    LDRH	R2, [R2, #0]
0x4C78	0x1AD2    SUB	R2, R2, R3
0x4C7A	0xB292    UXTH	R2, R2
0x4C7C	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x4C80	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x4C82	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x4C84	0x4A68    LDR	R2, [PC, #416]
0x4C86	0x8812    LDRH	R2, [R2, #0]
0x4C88	0xFB03F402  MUL	R4, R3, R2
0x4C8C	0x4A63    LDR	R2, [PC, #396]
0x4C8E	0x8813    LDRH	R3, [R2, #0]
0x4C90	0x4A67    LDR	R2, [PC, #412]
0x4C92	0x8812    LDRH	R2, [R2, #0]
0x4C94	0x1AD2    SUB	R2, R2, R3
0x4C96	0xB292    UXTH	R2, R2
0x4C98	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x4C9C	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x4C9E	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x4CA0	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x4CA2	0x4A61    LDR	R2, [PC, #388]
0x4CA4	0x8813    LDRH	R3, [R2, #0]
0x4CA6	0x4A5F    LDR	R2, [PC, #380]
0x4CA8	0x8812    LDRH	R2, [R2, #0]
0x4CAA	0x429A    CMP	R2, R3
0x4CAC	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x4CAE	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4CB0	0x4E5D    LDR	R6, [PC, #372]
0x4CB2	0x8832    LDRH	R2, [R6, #0]
0x4CB4	0xFB03F402  MUL	R4, R3, R2
0x4CB8	0x4A57    LDR	R2, [PC, #348]
0x4CBA	0x8813    LDRH	R3, [R2, #0]
0x4CBC	0x4A5B    LDR	R2, [PC, #364]
0x4CBE	0x8812    LDRH	R2, [R2, #0]
0x4CC0	0x1AD2    SUB	R2, R2, R3
0x4CC2	0xB292    UXTH	R2, R2
0x4CC4	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x4CC8	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x4CCA	0x4A56    LDR	R2, [PC, #344]
0x4CCC	0x8812    LDRH	R2, [R2, #0]
0x4CCE	0xFB03F402  MUL	R4, R3, R2
0x4CD2	0x4A52    LDR	R2, [PC, #328]
0x4CD4	0x8813    LDRH	R3, [R2, #0]
0x4CD6	0x4A56    LDR	R2, [PC, #344]
0x4CD8	0x8812    LDRH	R2, [R2, #0]
0x4CDA	0x1AD2    SUB	R2, R2, R3
0x4CDC	0xB292    UXTH	R2, R2
0x4CDE	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x4CE2	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x4CE4	0xB2AB    UXTH	R3, R5
0x4CE6	0x4632    MOV	R2, R6
0x4CE8	0x8812    LDRH	R2, [R2, #0]
0x4CEA	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x4CEC	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x4CEE	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x4CF0	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x4CF2	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x4CF4	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x4CF6	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x4CF8	0x4A4A    LDR	R2, [PC, #296]
0x4CFA	0x8813    LDRH	R3, [R2, #0]
0x4CFC	0x4A4A    LDR	R2, [PC, #296]
0x4CFE	0x8812    LDRH	R2, [R2, #0]
0x4D00	0x429A    CMP	R2, R3
0x4D02	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x4D04	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x4D06	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4D08	0x4F46    LDR	R7, [PC, #280]
0x4D0A	0x883A    LDRH	R2, [R7, #0]
0x4D0C	0xFB03F402  MUL	R4, R3, R2
0x4D10	0x4A41    LDR	R2, [PC, #260]
0x4D12	0x8813    LDRH	R3, [R2, #0]
0x4D14	0x4A45    LDR	R2, [PC, #276]
0x4D16	0x8812    LDRH	R2, [R2, #0]
0x4D18	0x1AD2    SUB	R2, R2, R3
0x4D1A	0xB292    UXTH	R2, R2
0x4D1C	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x4D20	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x4D22	0x4D41    LDR	R5, [PC, #260]
0x4D24	0x882A    LDRH	R2, [R5, #0]
0x4D26	0xFB03F402  MUL	R4, R3, R2
0x4D2A	0x4A3C    LDR	R2, [PC, #240]
0x4D2C	0x8813    LDRH	R3, [R2, #0]
0x4D2E	0x4A40    LDR	R2, [PC, #256]
0x4D30	0x8812    LDRH	R2, [R2, #0]
0x4D32	0x1AD2    SUB	R2, R2, R3
0x4D34	0xB292    UXTH	R2, R2
0x4D36	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x4D3A	0xB2B3    UXTH	R3, R6
0x4D3C	0x463A    MOV	R2, R7
0x4D3E	0x8812    LDRH	R2, [R2, #0]
0x4D40	0x1AD0    SUB	R0, R2, R3
0x4D42	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x4D44	0xB2A3    UXTH	R3, R4
0x4D46	0x462A    MOV	R2, R5
0x4D48	0x8812    LDRH	R2, [R2, #0]
0x4D4A	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x4D4C	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x4D4E	0xB216    SXTH	R6, R2
0x4D50	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x4D52	0x4A35    LDR	R2, [PC, #212]
0x4D54	0x8813    LDRH	R3, [R2, #0]
0x4D56	0x4A33    LDR	R2, [PC, #204]
0x4D58	0x8812    LDRH	R2, [R2, #0]
0x4D5A	0x429A    CMP	R2, R3
0x4D5C	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x4D5E	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x4D60	0x4A31    LDR	R2, [PC, #196]
0x4D62	0x8812    LDRH	R2, [R2, #0]
0x4D64	0xFB03F402  MUL	R4, R3, R2
0x4D68	0x4A2B    LDR	R2, [PC, #172]
0x4D6A	0x8813    LDRH	R3, [R2, #0]
0x4D6C	0x4A2F    LDR	R2, [PC, #188]
0x4D6E	0x8812    LDRH	R2, [R2, #0]
0x4D70	0x1AD2    SUB	R2, R2, R3
0x4D72	0xB292    UXTH	R2, R2
0x4D74	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x4D78	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x4D7A	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x4D7C	0x4D29    LDR	R5, [PC, #164]
0x4D7E	0x882A    LDRH	R2, [R5, #0]
0x4D80	0xFB03F402  MUL	R4, R3, R2
0x4D84	0x4A25    LDR	R2, [PC, #148]
0x4D86	0x8813    LDRH	R3, [R2, #0]
0x4D88	0x4A29    LDR	R2, [PC, #164]
0x4D8A	0x8812    LDRH	R2, [R2, #0]
0x4D8C	0x1AD2    SUB	R2, R2, R3
0x4D8E	0xB292    UXTH	R2, R2
0x4D90	0xFB94F3F2  SDIV	R3, R4, R2
0x4D94	0x462A    MOV	R2, R5
0x4D96	0x8812    LDRH	R2, [R2, #0]
0x4D98	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x4D9A	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x4D9C	0xB202    SXTH	R2, R0
0x4D9E	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x4DA0	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x4DA2	0xB202    SXTH	R2, R0
0x4DA4	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x4DA6	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x4DA8	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x4DAA	0x2E00    CMP	R6, #0
0x4DAC	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x4DAE	0x4A1E    LDR	R2, [PC, #120]
0x4DB0	0x8812    LDRH	R2, [R2, #0]
0x4DB2	0x4296    CMP	R6, R2
0x4DB4	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x4DB6	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x4DB8	0x2001    MOVS	R0, #1
0x4DBA	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4DBC	0x2800    CMP	R0, #0
0x4DBE	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x4DC0	0x4A18    LDR	R2, [PC, #96]
0x4DC2	0x8812    LDRH	R2, [R2, #0]
0x4DC4	0x4290    CMP	R0, R2
0x4DC6	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x4DC8	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x4DCA	0x2001    MOVS	R0, #1
0x4DCC	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4DCE	0x4D19    LDR	R5, [PC, #100]
0x4DD0	0x882A    LDRH	R2, [R5, #0]
0x4DD2	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x4DD4	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x4DD6	0x4B18    LDR	R3, [PC, #96]
0x4DD8	0x881A    LDRH	R2, [R3, #0]
0x4DDA	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x4DDC	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x4DE0	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x4DE2	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x4DE4	0xB222    SXTH	R2, R4
0x4DE6	0x2A05    CMP	R2, #5
0x4DE8	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x4DEA	0xF1B90F05  CMP	R9, #5
0x4DEE	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x4DF0	0xF06F0204  MVN	R2, #4
0x4DF4	0x4297    CMP	R7, R2
0x4DF6	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x4DF8	0xF06F0204  MVN	R2, #4
0x4DFC	0x4591    CMP	R9, R2
0x4DFE	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x4E00	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x4E02	0x2001    MOVS	R0, #1
0x4E04	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x4E06	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x4E08	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x4E0C	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x4E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x4E12	0xB004    ADD	SP, SP, #16
0x4E14	0x4770    BX	LR
0x4E16	0xBF00    NOP
0x4E18	0x07402000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x4E1C	0x07422000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x4E20	0x062E2000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x4E24	0x073A2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x4E28	0x07382000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x4E2C	0x07322000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x4E30	0x07342000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x4E34	0x073C2000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x4E38	0x073E2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x1958	0xB081    SUB	SP, SP, #4
0x195A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x195E	0x2101    MOVS	R1, #1
0x1960	0xB249    SXTB	R1, R1
0x1962	0x4809    LDR	R0, [PC, #36]
0x1964	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x1966	0x2100    MOVS	R1, #0
0x1968	0xB249    SXTB	R1, R1
0x196A	0x4808    LDR	R0, [PC, #32]
0x196C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x196E	0xF000FA3F  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x1972	0x4807    LDR	R0, [PC, #28]
0x1974	0x7804    LDRB	R4, [R0, #0]
0x1976	0xB2A0    UXTH	R0, R4
0x1978	0x4C06    LDR	R4, [PC, #24]
0x197A	0x6824    LDR	R4, [R4, #0]
0x197C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x197E	0xF8DDE000  LDR	LR, [SP, #0]
0x1982	0xB001    ADD	SP, SP, #4
0x1984	0x4770    BX	LR
0x1986	0xBF00    NOP
0x1988	0x82A04240  	DriveX_Right+0
0x198C	0x82A44240  	DriveY_Up+0
0x1990	0x07302000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1994	0x06DC2000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x19B4	0xB081    SUB	SP, SP, #4
0x19B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x19BA	0x2100    MOVS	R1, #0
0x19BC	0xB249    SXTB	R1, R1
0x19BE	0x4809    LDR	R0, [PC, #36]
0x19C0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x19C2	0x2101    MOVS	R1, #1
0x19C4	0xB249    SXTB	R1, R1
0x19C6	0x4808    LDR	R0, [PC, #32]
0x19C8	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x19CA	0xF000FA11  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x19CE	0x4807    LDR	R0, [PC, #28]
0x19D0	0x7804    LDRB	R4, [R0, #0]
0x19D2	0xB2A0    UXTH	R0, R4
0x19D4	0x4C06    LDR	R4, [PC, #24]
0x19D6	0x6824    LDR	R4, [R4, #0]
0x19D8	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x19DA	0xF8DDE000  LDR	LR, [SP, #0]
0x19DE	0xB001    ADD	SP, SP, #4
0x19E0	0x4770    BX	LR
0x19E2	0xBF00    NOP
0x19E4	0x82A04240  	DriveX_Right+0
0x19E8	0x82A44240  	DriveY_Up+0
0x19EC	0x07312000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x19F0	0x06DC2000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x4EC0	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x4EC2	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x4EC4	0x781A    LDRB	R2, [R3, #0]
0x4EC6	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x4EC8	0x1C5B    ADDS	R3, R3, #1
0x4ECA	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x4ECC	0x461C    MOV	R4, R3
0x4ECE	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x4ED0	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x4ED2	0x460B    MOV	R3, R1
0x4ED4	0x1C4A    ADDS	R2, R1, #1
0x4ED6	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x4ED8	0x781A    LDRB	R2, [R3, #0]
0x4EDA	0x7022    STRB	R2, [R4, #0]
0x4EDC	0x7822    LDRB	R2, [R4, #0]
0x4EDE	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x4EE0	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x4EE2	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x4EE4	0xB001    ADD	SP, SP, #4
0x4EE6	0x4770    BX	LR
; end of _strcat
_TFT_Circle:
;__Lib_TFT.c, 858 :: 		
; radius start address is: 8 (R2)
0x4830	0xB087    SUB	SP, SP, #28
0x4832	0xF8CDE000  STR	LR, [SP, #0]
0x4836	0xF8AD0014  STRH	R0, [SP, #20]
0x483A	0xB210    SXTH	R0, R2
0x483C	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 864 :: 		
0x4840	0x4BDC    LDR	R3, [PC, #880]
0x4842	0x781B    LDRB	R3, [R3, #0]
0x4844	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 865 :: 		
0x4846	0xF8AD0004  STRH	R0, [SP, #4]
0x484A	0x2301    MOVS	R3, #1
0x484C	0xB202    SXTH	R2, R0
0x484E	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4852	0xF9BD0014  LDRSH	R0, [SP, #20]
0x4856	0xF7FDFAF3  BL	__Lib_TFT__TFT_Circle_Fill+0
0x485A	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 866 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 869 :: 		
0x485E	0x4DD6    LDR	R5, [PC, #856]
0x4860	0x882B    LDRH	R3, [R5, #0]
0x4862	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 870 :: 		
0x4866	0x4CD5    LDR	R4, [PC, #852]
0x4868	0x7823    LDRB	R3, [R4, #0]
0x486A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 871 :: 		
0x486E	0x4BD4    LDR	R3, [PC, #848]
0x4870	0x881B    LDRH	R3, [R3, #0]
0x4872	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 872 :: 		
0x4874	0x2300    MOVS	R3, #0
0x4876	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 874 :: 		
0x4878	0x0044    LSLS	R4, R0, #1
0x487A	0xB224    SXTH	R4, R4
0x487C	0x4BD1    LDR	R3, [PC, #836]
0x487E	0x781B    LDRB	R3, [R3, #0]
0x4880	0x42A3    CMP	R3, R4
0x4882	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 875 :: 		
0x4884	0x4BCF    LDR	R3, [PC, #828]
0x4886	0x781B    LDRB	R3, [R3, #0]
0x4888	0x18C3    ADDS	R3, R0, R3
0x488A	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x488C	0x105B    ASRS	R3, R3, #1
0x488E	0xB21A    SXTH	R2, R3
0x4890	0x2301    MOVS	R3, #1
0x4892	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4896	0xF9BD0014  LDRSH	R0, [SP, #20]
0x489A	0xF7FDFAD1  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 876 :: 		
0x489E	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 880 :: 		
; radius start address is: 0 (R0)
0x48A0	0x2300    MOVS	R3, #0
0x48A2	0xB21B    SXTH	R3, R3
0x48A4	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 881 :: 		
0x48A8	0xF9BD4014  LDRSH	R4, [SP, #20]
0x48AC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x48B0	0x1B1B    SUB	R3, R3, R4
0x48B2	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 882 :: 		
0x48B6	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 883 :: 		
0x48BA	0x0043    LSLS	R3, R0, #1
0x48BC	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 884 :: 		
0x48BE	0xF1C30303  RSB	R3, R3, #3
0x48C2	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 885 :: 		
L_TFT_Circle96:
0x48C6	0xF9BD300A  LDRSH	R3, [SP, #10]
0x48CA	0x1C5C    ADDS	R4, R3, #1
0x48CC	0xB224    SXTH	R4, R4
0x48CE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x48D2	0x42A3    CMP	R3, R4
0x48D4	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 887 :: 		
0x48D8	0x4BBA    LDR	R3, [PC, #744]
0x48DA	0x781B    LDRB	R3, [R3, #0]
0x48DC	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 888 :: 		
0x48DE	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 889 :: 		
0x48E0	0x4BB8    LDR	R3, [PC, #736]
0x48E2	0x781B    LDRB	R3, [R3, #0]
0x48E4	0x2B01    CMP	R3, #1
0x48E6	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 890 :: 		
0x48EA	0x4BB5    LDR	R3, [PC, #724]
0x48EC	0x881E    LDRH	R6, [R3, #0]
0x48EE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x48F2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x48F6	0x191D    ADDS	R5, R3, R4
0x48F8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x48FC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4900	0x191B    ADDS	R3, R3, R4
0x4902	0xB2B2    UXTH	R2, R6
0x4904	0xB229    SXTH	R1, R5
0x4906	0xB218    SXTH	R0, R3
0x4908	0xF7FCF9A8  BL	_TFT_Dot+0
;__Lib_TFT.c, 891 :: 		
0x490C	0x4BAC    LDR	R3, [PC, #688]
0x490E	0x881E    LDRH	R6, [R3, #0]
0x4910	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4914	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4918	0x1B1D    SUB	R5, R3, R4
0x491A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x491E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4922	0x191B    ADDS	R3, R3, R4
0x4924	0xB2B2    UXTH	R2, R6
0x4926	0xB229    SXTH	R1, R5
0x4928	0xB218    SXTH	R0, R3
0x492A	0xF7FCF997  BL	_TFT_Dot+0
;__Lib_TFT.c, 892 :: 		
0x492E	0x4BA4    LDR	R3, [PC, #656]
0x4930	0x881E    LDRH	R6, [R3, #0]
0x4932	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4936	0xF9BD3018  LDRSH	R3, [SP, #24]
0x493A	0x191D    ADDS	R5, R3, R4
0x493C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4940	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4944	0x1B1B    SUB	R3, R3, R4
0x4946	0xB2B2    UXTH	R2, R6
0x4948	0xB229    SXTH	R1, R5
0x494A	0xB218    SXTH	R0, R3
0x494C	0xF7FCF986  BL	_TFT_Dot+0
;__Lib_TFT.c, 893 :: 		
0x4950	0x4B9B    LDR	R3, [PC, #620]
0x4952	0x881E    LDRH	R6, [R3, #0]
0x4954	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4958	0xF9BD3018  LDRSH	R3, [SP, #24]
0x495C	0x1B1D    SUB	R5, R3, R4
0x495E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4962	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4966	0x1B1B    SUB	R3, R3, R4
0x4968	0xB2B2    UXTH	R2, R6
0x496A	0xB229    SXTH	R1, R5
0x496C	0xB218    SXTH	R0, R3
0x496E	0xF7FCF975  BL	_TFT_Dot+0
;__Lib_TFT.c, 894 :: 		
0x4972	0x4B93    LDR	R3, [PC, #588]
0x4974	0x881E    LDRH	R6, [R3, #0]
0x4976	0xF9BD400C  LDRSH	R4, [SP, #12]
0x497A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x497E	0x191D    ADDS	R5, R3, R4
0x4980	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4984	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4988	0x191C    ADDS	R4, R3, R4
0x498A	0xB224    SXTH	R4, R4
0x498C	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4990	0x1AE3    SUB	R3, R4, R3
0x4992	0xB2B2    UXTH	R2, R6
0x4994	0xB229    SXTH	R1, R5
0x4996	0xB218    SXTH	R0, R3
0x4998	0xF7FCF960  BL	_TFT_Dot+0
;__Lib_TFT.c, 895 :: 		
0x499C	0x4B88    LDR	R3, [PC, #544]
0x499E	0x881E    LDRH	R6, [R3, #0]
0x49A0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49A4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x49A8	0x1B1D    SUB	R5, R3, R4
0x49AA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x49AE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x49B2	0x191C    ADDS	R4, R3, R4
0x49B4	0xB224    SXTH	R4, R4
0x49B6	0xF9BD300E  LDRSH	R3, [SP, #14]
0x49BA	0x1AE3    SUB	R3, R4, R3
0x49BC	0xB2B2    UXTH	R2, R6
0x49BE	0xB229    SXTH	R1, R5
0x49C0	0xB218    SXTH	R0, R3
0x49C2	0xF7FCF94B  BL	_TFT_Dot+0
;__Lib_TFT.c, 896 :: 		
0x49C6	0x4B7E    LDR	R3, [PC, #504]
0x49C8	0x881E    LDRH	R6, [R3, #0]
0x49CA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49CE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x49D2	0x191D    ADDS	R5, R3, R4
0x49D4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x49D8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x49DC	0x1B1C    SUB	R4, R3, R4
0x49DE	0xB224    SXTH	R4, R4
0x49E0	0xF9BD300E  LDRSH	R3, [SP, #14]
0x49E4	0x1AE3    SUB	R3, R4, R3
0x49E6	0xB2B2    UXTH	R2, R6
0x49E8	0xB229    SXTH	R1, R5
0x49EA	0xB218    SXTH	R0, R3
0x49EC	0xF7FCF936  BL	_TFT_Dot+0
;__Lib_TFT.c, 897 :: 		
0x49F0	0x4B73    LDR	R3, [PC, #460]
0x49F2	0x881E    LDRH	R6, [R3, #0]
0x49F4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49F8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x49FC	0x1B1D    SUB	R5, R3, R4
0x49FE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A02	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4A06	0x1B1C    SUB	R4, R3, R4
0x4A08	0xB224    SXTH	R4, R4
0x4A0A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4A0E	0x1AE3    SUB	R3, R4, R3
0x4A10	0xB2B2    UXTH	R2, R6
0x4A12	0xB229    SXTH	R1, R5
0x4A14	0xB218    SXTH	R0, R3
0x4A16	0xF7FCF921  BL	_TFT_Dot+0
;__Lib_TFT.c, 898 :: 		
0x4A1A	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 899 :: 		
0x4A1C	0x4B69    LDR	R3, [PC, #420]
0x4A1E	0x781B    LDRB	R3, [R3, #0]
0x4A20	0x085E    LSRS	R6, R3, #1
0x4A22	0xB2F6    UXTB	R6, R6
0x4A24	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A28	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4A2C	0x191D    ADDS	R5, R3, R4
0x4A2E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4A32	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4A36	0x191B    ADDS	R3, R3, R4
0x4A38	0xB2F2    UXTB	R2, R6
0x4A3A	0xB229    SXTH	R1, R5
0x4A3C	0xB218    SXTH	R0, R3
0x4A3E	0x2301    MOVS	R3, #1
0x4A40	0xF7FDF9FE  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 900 :: 		
0x4A44	0x4B5F    LDR	R3, [PC, #380]
0x4A46	0x781B    LDRB	R3, [R3, #0]
0x4A48	0x085E    LSRS	R6, R3, #1
0x4A4A	0xB2F6    UXTB	R6, R6
0x4A4C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A50	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4A54	0x1B1D    SUB	R5, R3, R4
0x4A56	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4A5A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4A5E	0x191B    ADDS	R3, R3, R4
0x4A60	0xB2F2    UXTB	R2, R6
0x4A62	0xB229    SXTH	R1, R5
0x4A64	0xB218    SXTH	R0, R3
0x4A66	0x2301    MOVS	R3, #1
0x4A68	0xF7FDF9EA  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 901 :: 		
0x4A6C	0x4B55    LDR	R3, [PC, #340]
0x4A6E	0x781B    LDRB	R3, [R3, #0]
0x4A70	0x085E    LSRS	R6, R3, #1
0x4A72	0xB2F6    UXTB	R6, R6
0x4A74	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A78	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4A7C	0x191D    ADDS	R5, R3, R4
0x4A7E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4A82	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4A86	0x1B1B    SUB	R3, R3, R4
0x4A88	0xB2F2    UXTB	R2, R6
0x4A8A	0xB229    SXTH	R1, R5
0x4A8C	0xB218    SXTH	R0, R3
0x4A8E	0x2301    MOVS	R3, #1
0x4A90	0xF7FDF9D6  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 902 :: 		
0x4A94	0x4B4B    LDR	R3, [PC, #300]
0x4A96	0x781B    LDRB	R3, [R3, #0]
0x4A98	0x085E    LSRS	R6, R3, #1
0x4A9A	0xB2F6    UXTB	R6, R6
0x4A9C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4AA0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4AA4	0x1B1D    SUB	R5, R3, R4
0x4AA6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4AAA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4AAE	0x1B1B    SUB	R3, R3, R4
0x4AB0	0xB2F2    UXTB	R2, R6
0x4AB2	0xB229    SXTH	R1, R5
0x4AB4	0xB218    SXTH	R0, R3
0x4AB6	0x2301    MOVS	R3, #1
0x4AB8	0xF7FDF9C2  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 903 :: 		
0x4ABC	0x4B41    LDR	R3, [PC, #260]
0x4ABE	0x781B    LDRB	R3, [R3, #0]
0x4AC0	0x085E    LSRS	R6, R3, #1
0x4AC2	0xB2F6    UXTB	R6, R6
0x4AC4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4AC8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4ACC	0x191D    ADDS	R5, R3, R4
0x4ACE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4AD2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4AD6	0x191C    ADDS	R4, R3, R4
0x4AD8	0xB224    SXTH	R4, R4
0x4ADA	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4ADE	0x1AE3    SUB	R3, R4, R3
0x4AE0	0xB2F2    UXTB	R2, R6
0x4AE2	0xB229    SXTH	R1, R5
0x4AE4	0xB218    SXTH	R0, R3
0x4AE6	0x2301    MOVS	R3, #1
0x4AE8	0xF7FDF9AA  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 904 :: 		
0x4AEC	0x4B35    LDR	R3, [PC, #212]
0x4AEE	0x781B    LDRB	R3, [R3, #0]
0x4AF0	0x085E    LSRS	R6, R3, #1
0x4AF2	0xB2F6    UXTB	R6, R6
0x4AF4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4AF8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4AFC	0x1B1D    SUB	R5, R3, R4
0x4AFE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4B02	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4B06	0x191C    ADDS	R4, R3, R4
0x4B08	0xB224    SXTH	R4, R4
0x4B0A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4B0E	0x1AE3    SUB	R3, R4, R3
0x4B10	0xB2F2    UXTB	R2, R6
0x4B12	0xB229    SXTH	R1, R5
0x4B14	0xB218    SXTH	R0, R3
0x4B16	0x2301    MOVS	R3, #1
0x4B18	0xF7FDF992  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 905 :: 		
0x4B1C	0x4B29    LDR	R3, [PC, #164]
0x4B1E	0x781B    LDRB	R3, [R3, #0]
0x4B20	0x085E    LSRS	R6, R3, #1
0x4B22	0xB2F6    UXTB	R6, R6
0x4B24	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4B28	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4B2C	0x191D    ADDS	R5, R3, R4
0x4B2E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4B32	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4B36	0x1B1C    SUB	R4, R3, R4
0x4B38	0xB224    SXTH	R4, R4
0x4B3A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4B3E	0x1AE3    SUB	R3, R4, R3
0x4B40	0xB2F2    UXTB	R2, R6
0x4B42	0xB229    SXTH	R1, R5
0x4B44	0xB218    SXTH	R0, R3
0x4B46	0x2301    MOVS	R3, #1
0x4B48	0xF7FDF97A  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 906 :: 		
0x4B4C	0x4B1D    LDR	R3, [PC, #116]
0x4B4E	0x781B    LDRB	R3, [R3, #0]
0x4B50	0x085E    LSRS	R6, R3, #1
0x4B52	0xB2F6    UXTB	R6, R6
0x4B54	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4B58	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4B5C	0x1B1D    SUB	R5, R3, R4
0x4B5E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4B62	0xF9BD3018  LDRSH	R3, [SP, #24]
0x4B66	0x1B1C    SUB	R4, R3, R4
0x4B68	0xB224    SXTH	R4, R4
0x4B6A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x4B6E	0x1AE3    SUB	R3, R4, R3
0x4B70	0xB2F2    UXTB	R2, R6
0x4B72	0xB229    SXTH	R1, R5
0x4B74	0xB218    SXTH	R0, R3
0x4B76	0x2301    MOVS	R3, #1
0x4B78	0xF7FDF962  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 907 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 909 :: 		
0x4B7C	0xF9BD3008  LDRSH	R3, [SP, #8]
0x4B80	0x2B00    CMP	R3, #0
0x4B82	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 910 :: 		
0x4B84	0xF9BD300C  LDRSH	R3, [SP, #12]
0x4B88	0x009B    LSLS	R3, R3, #2
0x4B8A	0xB21B    SXTH	R3, R3
0x4B8C	0x1D9C    ADDS	R4, R3, #6
0x4B8E	0xB224    SXTH	R4, R4
0x4B90	0xF9BD3008  LDRSH	R3, [SP, #8]
0x4B94	0x191B    ADDS	R3, R3, R4
0x4B96	0xF8AD3008  STRH	R3, [SP, #8]
0x4B9A	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 912 :: 		
0x4B9C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4BA0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x4BA4	0x1B1B    SUB	R3, R3, R4
0x4BA6	0xB21B    SXTH	R3, R3
0x4BA8	0x009B    LSLS	R3, R3, #2
0x4BAA	0xB21B    SXTH	R3, R3
0x4BAC	0xF203040A  ADDW	R4, R3, #10
0x4BB0	0xF000B80A  B	#20
0x4BB4	0x06EC2000  	__Lib_TFT_BrushEnabled+0
0x4BB8	0x06EE2000  	__Lib_TFT_BrushColor+0
0x4BBC	0x06ED2000  	__Lib_TFT_GradientEnabled+0
0x4BC0	0x06F02000  	__Lib_TFT_PenColor+0
0x4BC4	0x06F22000  	__Lib_TFT_PenWidth+0
0x4BC8	0xB224    SXTH	R4, R4
0x4BCA	0xF9BD3008  LDRSH	R3, [SP, #8]
0x4BCE	0x191B    ADDS	R3, R3, R4
0x4BD0	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 913 :: 		
0x4BD4	0xF9BD300A  LDRSH	R3, [SP, #10]
0x4BD8	0x1E5B    SUBS	R3, R3, #1
0x4BDA	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 914 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 915 :: 		
0x4BDE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x4BE2	0x1C5B    ADDS	R3, R3, #1
0x4BE4	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 916 :: 		
0x4BE8	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 917 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 919 :: 		
0x4BEA	0xF8BD4010  LDRH	R4, [SP, #16]
0x4BEE	0x4B05    LDR	R3, [PC, #20]
0x4BF0	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 920 :: 		
0x4BF2	0xF89D4012  LDRB	R4, [SP, #18]
0x4BF6	0x4B04    LDR	R3, [PC, #16]
0x4BF8	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 921 :: 		
L_end_TFT_Circle:
0x4BFA	0xF8DDE000  LDR	LR, [SP, #0]
0x4BFE	0xB007    ADD	SP, SP, #28
0x4C00	0x4770    BX	LR
0x4C02	0xBF00    NOP
0x4C04	0x06EE2000  	__Lib_TFT_BrushColor+0
0x4C08	0x06ED2000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 779 :: 		
; radius start address is: 8 (R2)
0x1E40	0xB089    SUB	SP, SP, #36
0x1E42	0xF8CDE000  STR	LR, [SP, #0]
0x1E46	0xF8AD0018  STRH	R0, [SP, #24]
0x1E4A	0xF8AD101C  STRH	R1, [SP, #28]
0x1E4E	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 784 :: 		
0x1E52	0x4EE2    LDR	R6, [PC, #904]
0x1E54	0x7834    LDRB	R4, [R6, #0]
0x1E56	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 785 :: 		
0x1E5A	0x4DE1    LDR	R5, [PC, #900]
0x1E5C	0x882C    LDRH	R4, [R5, #0]
0x1E5E	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 786 :: 		
0x1E62	0x2401    MOVS	R4, #1
0x1E64	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 787 :: 		
0x1E66	0x4CDF    LDR	R4, [PC, #892]
0x1E68	0x8824    LDRH	R4, [R4, #0]
0x1E6A	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 789 :: 		
0x1E6C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1E70	0x1AA4    SUB	R4, R4, R2
0x1E72	0xB224    SXTH	R4, R4
0x1E74	0x1C64    ADDS	R4, R4, #1
0x1E76	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 790 :: 		
0x1E7A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1E7E	0x18A4    ADDS	R4, R4, R2
0x1E80	0xB224    SXTH	R4, R4
0x1E82	0x1E64    SUBS	R4, R4, #1
0x1E84	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 791 :: 		
0x1E88	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E8C	0x1AA4    SUB	R4, R4, R2
0x1E8E	0xB224    SXTH	R4, R4
0x1E90	0x1C64    ADDS	R4, R4, #1
0x1E92	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 792 :: 		
0x1E96	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E9A	0x18A4    ADDS	R4, R4, R2
0x1E9C	0xB224    SXTH	R4, R4
0x1E9E	0x1E64    SUBS	R4, R4, #1
0x1EA0	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 795 :: 		
0x1EA4	0x2400    MOVS	R4, #0
0x1EA6	0xB224    SXTH	R4, R4
0x1EA8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 796 :: 		
0x1EAC	0xF9BD5018  LDRSH	R5, [SP, #24]
0x1EB0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1EB4	0x1B64    SUB	R4, R4, R5
0x1EB6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 797 :: 		
0x1EBA	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 798 :: 		
0x1EBE	0x0054    LSLS	R4, R2, #1
0x1EC0	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 799 :: 		
0x1EC2	0xF1C40403  RSB	R4, R4, #3
0x1EC6	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 800 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x1ECA	0xF9BD4006  LDRSH	R4, [SP, #6]
0x1ECE	0x1C65    ADDS	R5, R4, #1
0x1ED0	0xB22D    SXTH	R5, R5
0x1ED2	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1ED6	0x42AC    CMP	R4, R5
0x1ED8	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 801 :: 		
0x1EDC	0x4CC2    LDR	R4, [PC, #776]
0x1EDE	0x7824    LDRB	R4, [R4, #0]
0x1EE0	0x2C00    CMP	R4, #0
0x1EE2	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 802 :: 		
0x1EE6	0x4CC1    LDR	R4, [PC, #772]
0x1EE8	0x7824    LDRB	R4, [R4, #0]
0x1EEA	0x2C00    CMP	R4, #0
0x1EEC	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 804 :: 		
0x1EF0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1EF4	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1EF8	0x1B67    SUB	R7, R4, R5
0x1EFA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1EFE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F02	0x1965    ADDS	R5, R4, R5
0x1F04	0xB22D    SXTH	R5, R5
0x1F06	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1F0A	0x1B2E    SUB	R6, R5, R4
0x1F0C	0x4CB8    LDR	R4, [PC, #736]
0x1F0E	0x8825    LDRH	R5, [R4, #0]
0x1F10	0x4CB8    LDR	R4, [PC, #736]
0x1F12	0x8824    LDRH	R4, [R4, #0]
0x1F14	0xB2BB    UXTH	R3, R7
0x1F16	0xB2B2    UXTH	R2, R6
0x1F18	0xB2A9    UXTH	R1, R5
0x1F1A	0xB2A0    UXTH	R0, R4
0x1F1C	0xF7FFF858  BL	_TFT_GetCurrentColor+0
0x1F20	0x2101    MOVS	R1, #1
0x1F22	0xF7FFFD67  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x1F26	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F2A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F2E	0x1967    ADDS	R7, R4, R5
0x1F30	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1F34	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1F38	0x1B66    SUB	R6, R4, R5
0x1F3A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1F3E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1F42	0x1964    ADDS	R4, R4, R5
0x1F44	0xB23A    SXTH	R2, R7
0x1F46	0xB231    SXTH	R1, R6
0x1F48	0xB220    SXTH	R0, R4
0x1F4A	0xF7FEFD21  BL	_TFT_H_Line+0
;__Lib_TFT.c, 807 :: 		
0x1F4E	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1F52	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1F56	0x1B67    SUB	R7, R4, R5
0x1F58	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F5C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F60	0x1B65    SUB	R5, R4, R5
0x1F62	0xB22D    SXTH	R5, R5
0x1F64	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1F68	0x1B2E    SUB	R6, R5, R4
0x1F6A	0x4CA1    LDR	R4, [PC, #644]
0x1F6C	0x8825    LDRH	R5, [R4, #0]
0x1F6E	0x4CA1    LDR	R4, [PC, #644]
0x1F70	0x8824    LDRH	R4, [R4, #0]
0x1F72	0xB2BB    UXTH	R3, R7
0x1F74	0xB2B2    UXTH	R2, R6
0x1F76	0xB2A9    UXTH	R1, R5
0x1F78	0xB2A0    UXTH	R0, R4
0x1F7A	0xF7FFF829  BL	_TFT_GetCurrentColor+0
0x1F7E	0x2101    MOVS	R1, #1
0x1F80	0xF7FFFD38  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 808 :: 		
0x1F84	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F88	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F8C	0x1B67    SUB	R7, R4, R5
0x1F8E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1F92	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1F96	0x1B66    SUB	R6, R4, R5
0x1F98	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1F9C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1FA0	0x1964    ADDS	R4, R4, R5
0x1FA2	0xB23A    SXTH	R2, R7
0x1FA4	0xB231    SXTH	R1, R6
0x1FA6	0xB220    SXTH	R0, R4
0x1FA8	0xF7FEFCF2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 810 :: 		
0x1FAC	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1FB0	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1FB4	0x1B67    SUB	R7, R4, R5
0x1FB6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1FBA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1FBE	0x1965    ADDS	R5, R4, R5
0x1FC0	0xB22D    SXTH	R5, R5
0x1FC2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1FC6	0x1B2E    SUB	R6, R5, R4
0x1FC8	0x4C89    LDR	R4, [PC, #548]
0x1FCA	0x8825    LDRH	R5, [R4, #0]
0x1FCC	0x4C89    LDR	R4, [PC, #548]
0x1FCE	0x8824    LDRH	R4, [R4, #0]
0x1FD0	0xB2BB    UXTH	R3, R7
0x1FD2	0xB2B2    UXTH	R2, R6
0x1FD4	0xB2A9    UXTH	R1, R5
0x1FD6	0xB2A0    UXTH	R0, R4
0x1FD8	0xF7FEFFFA  BL	_TFT_GetCurrentColor+0
0x1FDC	0x2101    MOVS	R1, #1
0x1FDE	0xF7FFFD09  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 811 :: 		
0x1FE2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1FE6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1FEA	0x1967    ADDS	R7, R4, R5
0x1FEC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1FF0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1FF4	0x1B65    SUB	R5, R4, R5
0x1FF6	0xB22D    SXTH	R5, R5
0x1FF8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1FFC	0x1B2E    SUB	R6, R5, R4
0x1FFE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2002	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2006	0x1965    ADDS	R5, R4, R5
0x2008	0xB22D    SXTH	R5, R5
0x200A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x200E	0x1B2C    SUB	R4, R5, R4
0x2010	0xB23A    SXTH	R2, R7
0x2012	0xB231    SXTH	R1, R6
0x2014	0xB220    SXTH	R0, R4
0x2016	0xF7FEFCBB  BL	_TFT_H_Line+0
;__Lib_TFT.c, 813 :: 		
0x201A	0xF9BD5010  LDRSH	R5, [SP, #16]
0x201E	0xF9BD4012  LDRSH	R4, [SP, #18]
0x2022	0x1B67    SUB	R7, R4, R5
0x2024	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2028	0xF9BD401C  LDRSH	R4, [SP, #28]
0x202C	0x1B65    SUB	R5, R4, R5
0x202E	0xB22D    SXTH	R5, R5
0x2030	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2034	0x1B2E    SUB	R6, R5, R4
0x2036	0x4C6E    LDR	R4, [PC, #440]
0x2038	0x8825    LDRH	R5, [R4, #0]
0x203A	0x4C6E    LDR	R4, [PC, #440]
0x203C	0x8824    LDRH	R4, [R4, #0]
0x203E	0xB2BB    UXTH	R3, R7
0x2040	0xB2B2    UXTH	R2, R6
0x2042	0xB2A9    UXTH	R1, R5
0x2044	0xB2A0    UXTH	R0, R4
0x2046	0xF7FEFFC3  BL	_TFT_GetCurrentColor+0
0x204A	0x2101    MOVS	R1, #1
0x204C	0xF7FFFCD2  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 814 :: 		
0x2050	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2054	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2058	0x1B67    SUB	R7, R4, R5
0x205A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x205E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2062	0x1B65    SUB	R5, R4, R5
0x2064	0xB22D    SXTH	R5, R5
0x2066	0xF9BD400A  LDRSH	R4, [SP, #10]
0x206A	0x1B2E    SUB	R6, R5, R4
0x206C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2070	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2074	0x1965    ADDS	R5, R4, R5
0x2076	0xB22D    SXTH	R5, R5
0x2078	0xF9BD400A  LDRSH	R4, [SP, #10]
0x207C	0x1B2C    SUB	R4, R5, R4
0x207E	0xB23A    SXTH	R2, R7
0x2080	0xB231    SXTH	R1, R6
0x2082	0xB220    SXTH	R0, R4
0x2084	0xF7FEFC84  BL	_TFT_H_Line+0
;__Lib_TFT.c, 815 :: 		
0x2088	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 817 :: 		
0x208A	0xF9BD500C  LDRSH	R5, [SP, #12]
0x208E	0xF9BD400E  LDRSH	R4, [SP, #14]
0x2092	0x1B67    SUB	R7, R4, R5
0x2094	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2098	0xF9BD4018  LDRSH	R4, [SP, #24]
0x209C	0x1965    ADDS	R5, R4, R5
0x209E	0xB22D    SXTH	R5, R5
0x20A0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x20A4	0x1B2E    SUB	R6, R5, R4
0x20A6	0x4C52    LDR	R4, [PC, #328]
0x20A8	0x8825    LDRH	R5, [R4, #0]
0x20AA	0x4C52    LDR	R4, [PC, #328]
0x20AC	0x8824    LDRH	R4, [R4, #0]
0x20AE	0xB2BB    UXTH	R3, R7
0x20B0	0xB2B2    UXTH	R2, R6
0x20B2	0xB2A9    UXTH	R1, R5
0x20B4	0xB2A0    UXTH	R0, R4
0x20B6	0xF7FEFF8B  BL	_TFT_GetCurrentColor+0
0x20BA	0x2101    MOVS	R1, #1
0x20BC	0xF7FFFC9A  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x20C0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x20C4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x20C8	0x1967    ADDS	R7, R4, R5
0x20CA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x20CE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x20D2	0x1B66    SUB	R6, R4, R5
0x20D4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x20D8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x20DC	0x1964    ADDS	R4, R4, R5
0x20DE	0xB23A    SXTH	R2, R7
0x20E0	0xB231    SXTH	R1, R6
0x20E2	0xB220    SXTH	R0, R4
0x20E4	0xF7FEFD1E  BL	_TFT_V_Line+0
;__Lib_TFT.c, 820 :: 		
0x20E8	0xF9BD500C  LDRSH	R5, [SP, #12]
0x20EC	0xF9BD400E  LDRSH	R4, [SP, #14]
0x20F0	0x1B67    SUB	R7, R4, R5
0x20F2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x20F6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x20FA	0x1B65    SUB	R5, R4, R5
0x20FC	0xB22D    SXTH	R5, R5
0x20FE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2102	0x1B2E    SUB	R6, R5, R4
0x2104	0x4C3A    LDR	R4, [PC, #232]
0x2106	0x8825    LDRH	R5, [R4, #0]
0x2108	0x4C3A    LDR	R4, [PC, #232]
0x210A	0x8824    LDRH	R4, [R4, #0]
0x210C	0xB2BB    UXTH	R3, R7
0x210E	0xB2B2    UXTH	R2, R6
0x2110	0xB2A9    UXTH	R1, R5
0x2112	0xB2A0    UXTH	R0, R4
0x2114	0xF7FEFF5C  BL	_TFT_GetCurrentColor+0
0x2118	0x2101    MOVS	R1, #1
0x211A	0xF7FFFC6B  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 821 :: 		
0x211E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2122	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2126	0x1B67    SUB	R7, R4, R5
0x2128	0xF9BD5006  LDRSH	R5, [SP, #6]
0x212C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2130	0x1B66    SUB	R6, R4, R5
0x2132	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2136	0xF9BD401C  LDRSH	R4, [SP, #28]
0x213A	0x1964    ADDS	R4, R4, R5
0x213C	0xB23A    SXTH	R2, R7
0x213E	0xB231    SXTH	R1, R6
0x2140	0xB220    SXTH	R0, R4
0x2142	0xF7FEFCEF  BL	_TFT_V_Line+0
;__Lib_TFT.c, 823 :: 		
0x2146	0xF9BD500C  LDRSH	R5, [SP, #12]
0x214A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x214E	0x1B67    SUB	R7, R4, R5
0x2150	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2154	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2158	0x1965    ADDS	R5, R4, R5
0x215A	0xB22D    SXTH	R5, R5
0x215C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2160	0x1B2D    SUB	R5, R5, R4
0x2162	0xB22D    SXTH	R5, R5
0x2164	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2168	0x1B2E    SUB	R6, R5, R4
0x216A	0x4C21    LDR	R4, [PC, #132]
0x216C	0x8825    LDRH	R5, [R4, #0]
0x216E	0x4C21    LDR	R4, [PC, #132]
0x2170	0x8824    LDRH	R4, [R4, #0]
0x2172	0xB2BB    UXTH	R3, R7
0x2174	0xB2B2    UXTH	R2, R6
0x2176	0xB2A9    UXTH	R1, R5
0x2178	0xB2A0    UXTH	R0, R4
0x217A	0xF7FEFF29  BL	_TFT_GetCurrentColor+0
0x217E	0x2101    MOVS	R1, #1
0x2180	0xF7FFFC38  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 824 :: 		
0x2184	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2188	0xF9BD401C  LDRSH	R4, [SP, #28]
0x218C	0x1965    ADDS	R5, R4, R5
0x218E	0xB22D    SXTH	R5, R5
0x2190	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2194	0x1B2F    SUB	R7, R5, R4
0x2196	0xF9BD5008  LDRSH	R5, [SP, #8]
0x219A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x219E	0x1B66    SUB	R6, R4, R5
0x21A0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x21A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x21A8	0x1964    ADDS	R4, R4, R5
0x21AA	0xB23A    SXTH	R2, R7
0x21AC	0xB231    SXTH	R1, R6
0x21AE	0xB220    SXTH	R0, R4
0x21B0	0xF7FEFCB8  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x21B4	0xF9BD500C  LDRSH	R5, [SP, #12]
0x21B8	0xF9BD400E  LDRSH	R4, [SP, #14]
0x21BC	0x1B67    SUB	R7, R4, R5
0x21BE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x21C2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x21C6	0x1B65    SUB	R5, R4, R5
0x21C8	0xB22D    SXTH	R5, R5
0x21CA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x21CE	0x1B2D    SUB	R5, R5, R4
0x21D0	0xB22D    SXTH	R5, R5
0x21D2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x21D6	0x1B2E    SUB	R6, R5, R4
0x21D8	0x4C05    LDR	R4, [PC, #20]
0x21DA	0xE00D    B	#26
0x21DC	0x06F22000  	__Lib_TFT_PenWidth+0
0x21E0	0x06F02000  	__Lib_TFT_PenColor+0
0x21E4	0x06EE2000  	__Lib_TFT_BrushColor+0
0x21E8	0x06ED2000  	__Lib_TFT_GradientEnabled+0
0x21EC	0x06F32000  	__Lib_TFT_GradientOrientation+0
0x21F0	0x06F62000  	__Lib_TFT_GradColorTo+0
0x21F4	0x06F42000  	__Lib_TFT_GradColorFrom+0
0x21F8	0x8825    LDRH	R5, [R4, #0]
0x21FA	0x4C8C    LDR	R4, [PC, #560]
0x21FC	0x8824    LDRH	R4, [R4, #0]
0x21FE	0xB2BB    UXTH	R3, R7
0x2200	0xB2B2    UXTH	R2, R6
0x2202	0xB2A9    UXTH	R1, R5
0x2204	0xB2A0    UXTH	R0, R4
0x2206	0xF7FEFEE3  BL	_TFT_GetCurrentColor+0
0x220A	0x2101    MOVS	R1, #1
0x220C	0xF7FFFBF2  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 827 :: 		
0x2210	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2214	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2218	0x1B65    SUB	R5, R4, R5
0x221A	0xB22D    SXTH	R5, R5
0x221C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2220	0x1B2F    SUB	R7, R5, R4
0x2222	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2226	0xF9BD401C  LDRSH	R4, [SP, #28]
0x222A	0x1B66    SUB	R6, R4, R5
0x222C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2230	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2234	0x1964    ADDS	R4, R4, R5
0x2236	0xB23A    SXTH	R2, R7
0x2238	0xB231    SXTH	R1, R6
0x223A	0xB220    SXTH	R0, R4
0x223C	0xF7FEFC72  BL	_TFT_V_Line+0
;__Lib_TFT.c, 828 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 829 :: 		
0x2240	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 830 :: 		
0x2242	0xF89D4020  LDRB	R4, [SP, #32]
0x2246	0x2C00    CMP	R4, #0
0x2248	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 832 :: 		
0x224A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x224E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2252	0x1967    ADDS	R7, R4, R5
0x2254	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2258	0xF9BD401C  LDRSH	R4, [SP, #28]
0x225C	0x1B66    SUB	R6, R4, R5
0x225E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2262	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2266	0x1964    ADDS	R4, R4, R5
0x2268	0xB23A    SXTH	R2, R7
0x226A	0xB231    SXTH	R1, R6
0x226C	0xB220    SXTH	R0, R4
0x226E	0xF7FEFC59  BL	_TFT_V_Line+0
;__Lib_TFT.c, 833 :: 		
0x2272	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2276	0xF9BD4018  LDRSH	R4, [SP, #24]
0x227A	0x1B67    SUB	R7, R4, R5
0x227C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2280	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2284	0x1B66    SUB	R6, R4, R5
0x2286	0xF9BD5006  LDRSH	R5, [SP, #6]
0x228A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x228E	0x1964    ADDS	R4, R4, R5
0x2290	0xB23A    SXTH	R2, R7
0x2292	0xB231    SXTH	R1, R6
0x2294	0xB220    SXTH	R0, R4
0x2296	0xF7FEFC45  BL	_TFT_V_Line+0
;__Lib_TFT.c, 834 :: 		
0x229A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x229E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22A2	0x1965    ADDS	R5, R4, R5
0x22A4	0xB22D    SXTH	R5, R5
0x22A6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x22AA	0x1B2F    SUB	R7, R5, R4
0x22AC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x22B0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22B4	0x1B66    SUB	R6, R4, R5
0x22B6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x22BA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22BE	0x1964    ADDS	R4, R4, R5
0x22C0	0xB23A    SXTH	R2, R7
0x22C2	0xB231    SXTH	R1, R6
0x22C4	0xB220    SXTH	R0, R4
0x22C6	0xF7FEFC2D  BL	_TFT_V_Line+0
;__Lib_TFT.c, 835 :: 		
0x22CA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x22CE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22D2	0x1B65    SUB	R5, R4, R5
0x22D4	0xB22D    SXTH	R5, R5
0x22D6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x22DA	0x1B2F    SUB	R7, R5, R4
0x22DC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x22E0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22E4	0x1B66    SUB	R6, R4, R5
0x22E6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x22EA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x22EE	0x1964    ADDS	R4, R4, R5
0x22F0	0xB23A    SXTH	R2, R7
0x22F2	0xB231    SXTH	R1, R6
0x22F4	0xB220    SXTH	R0, R4
0x22F6	0xF7FEFC15  BL	_TFT_V_Line+0
;__Lib_TFT.c, 836 :: 		
0x22FA	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 838 :: 		
0x22FC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2300	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2304	0x1967    ADDS	R7, R4, R5
0x2306	0xF9BD5008  LDRSH	R5, [SP, #8]
0x230A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x230E	0x1B66    SUB	R6, R4, R5
0x2310	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2314	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2318	0x1964    ADDS	R4, R4, R5
0x231A	0xB23A    SXTH	R2, R7
0x231C	0xB231    SXTH	R1, R6
0x231E	0xB220    SXTH	R0, R4
0x2320	0xF7FEFB36  BL	_TFT_H_Line+0
;__Lib_TFT.c, 839 :: 		
0x2324	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2328	0xF9BD401C  LDRSH	R4, [SP, #28]
0x232C	0x1B67    SUB	R7, R4, R5
0x232E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2332	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2336	0x1B66    SUB	R6, R4, R5
0x2338	0xF9BD5008  LDRSH	R5, [SP, #8]
0x233C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2340	0x1964    ADDS	R4, R4, R5
0x2342	0xB23A    SXTH	R2, R7
0x2344	0xB231    SXTH	R1, R6
0x2346	0xB220    SXTH	R0, R4
0x2348	0xF7FEFB22  BL	_TFT_H_Line+0
;__Lib_TFT.c, 840 :: 		
0x234C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2350	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2354	0x1967    ADDS	R7, R4, R5
0x2356	0xF9BD5006  LDRSH	R5, [SP, #6]
0x235A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x235E	0x1B65    SUB	R5, R4, R5
0x2360	0xB22D    SXTH	R5, R5
0x2362	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2366	0x1B2E    SUB	R6, R5, R4
0x2368	0xF9BD5006  LDRSH	R5, [SP, #6]
0x236C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2370	0x1965    ADDS	R5, R4, R5
0x2372	0xB22D    SXTH	R5, R5
0x2374	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2378	0x1B2C    SUB	R4, R5, R4
0x237A	0xB23A    SXTH	R2, R7
0x237C	0xB231    SXTH	R1, R6
0x237E	0xB220    SXTH	R0, R4
0x2380	0xF7FEFB06  BL	_TFT_H_Line+0
;__Lib_TFT.c, 841 :: 		
0x2384	0xF9BD5008  LDRSH	R5, [SP, #8]
0x2388	0xF9BD401C  LDRSH	R4, [SP, #28]
0x238C	0x1B67    SUB	R7, R4, R5
0x238E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x2392	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2396	0x1B65    SUB	R5, R4, R5
0x2398	0xB22D    SXTH	R5, R5
0x239A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x239E	0x1B2E    SUB	R6, R5, R4
0x23A0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x23A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x23A8	0x1965    ADDS	R5, R4, R5
0x23AA	0xB22D    SXTH	R5, R5
0x23AC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x23B0	0x1B2C    SUB	R4, R5, R4
0x23B2	0xB23A    SXTH	R2, R7
0x23B4	0xB231    SXTH	R1, R6
0x23B6	0xB220    SXTH	R0, R4
0x23B8	0xF7FEFAEA  BL	_TFT_H_Line+0
;__Lib_TFT.c, 842 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 843 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 845 :: 		
0x23BC	0xF9BD4004  LDRSH	R4, [SP, #4]
0x23C0	0x2C00    CMP	R4, #0
0x23C2	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 846 :: 		
0x23C4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x23C8	0x00A4    LSLS	R4, R4, #2
0x23CA	0xB224    SXTH	R4, R4
0x23CC	0x1DA5    ADDS	R5, R4, #6
0x23CE	0xB22D    SXTH	R5, R5
0x23D0	0xF9BD4004  LDRSH	R4, [SP, #4]
0x23D4	0x1964    ADDS	R4, R4, R5
0x23D6	0xF8AD4004  STRH	R4, [SP, #4]
0x23DA	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 848 :: 		
0x23DC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x23E0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x23E4	0x1B64    SUB	R4, R4, R5
0x23E6	0xB224    SXTH	R4, R4
0x23E8	0x00A4    LSLS	R4, R4, #2
0x23EA	0xB224    SXTH	R4, R4
0x23EC	0xF204050A  ADDW	R5, R4, #10
0x23F0	0xB22D    SXTH	R5, R5
0x23F2	0xF9BD4004  LDRSH	R4, [SP, #4]
0x23F6	0x1964    ADDS	R4, R4, R5
0x23F8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 849 :: 		
0x23FC	0xF9BD4006  LDRSH	R4, [SP, #6]
0x2400	0x1E64    SUBS	R4, R4, #1
0x2402	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 850 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 851 :: 		
0x2406	0xF9BD4008  LDRSH	R4, [SP, #8]
0x240A	0x1C64    ADDS	R4, R4, #1
0x240C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 852 :: 		
0x2410	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 854 :: 		
0x2412	0xF89D5014  LDRB	R5, [SP, #20]
0x2416	0x4C06    LDR	R4, [PC, #24]
0x2418	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 855 :: 		
0x241A	0xF8BD5016  LDRH	R5, [SP, #22]
0x241E	0x4C05    LDR	R4, [PC, #20]
0x2420	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 856 :: 		
L_end__TFT_Circle_Fill:
0x2422	0xF8DDE000  LDR	LR, [SP, #0]
0x2426	0xB009    ADD	SP, SP, #36
0x2428	0x4770    BX	LR
0x242A	0xBF00    NOP
0x242C	0x06F42000  	__Lib_TFT_GradColorFrom+0
0x2430	0x06F22000  	__Lib_TFT_PenWidth+0
0x2434	0x06F02000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0FD0	0xB083    SUB	SP, SP, #12
0x0FD2	0xF8CDE000  STR	LR, [SP, #0]
0x0FD6	0xB287    UXTH	R7, R0
0x0FD8	0xFA1FF881  UXTH	R8, R1
0x0FDC	0xFA1FF982  UXTH	R9, R2
0x0FE0	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x0FE4	0xF1B90F00  CMP	R9, #0
0x0FE8	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x0FEA	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0FEC	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0FEE	0x45D1    CMP	R9, R10
0x0FF0	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x0FF2	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0FF6	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0FF8	0xAE02    ADD	R6, SP, #8
0x0FFA	0xF10D0506  ADD	R5, SP, #6
0x0FFE	0xAC01    ADD	R4, SP, #4
0x1000	0x4633    MOV	R3, R6
0x1002	0x462A    MOV	R2, R5
0x1004	0x4621    MOV	R1, R4
0x1006	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1008	0xF7FFFB2A  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x100C	0xF10D0609  ADD	R6, SP, #9
0x1010	0xF10D0507  ADD	R5, SP, #7
0x1014	0xF10D0405  ADD	R4, SP, #5
0x1018	0x4633    MOV	R3, R6
0x101A	0x462A    MOV	R2, R5
0x101C	0x4621    MOV	R1, R4
0x101E	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x1022	0xF7FFFB1D  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x1026	0xFA1FF689  UXTH	R6, R9
0x102A	0xF89D5005  LDRB	R5, [SP, #5]
0x102E	0xF89D4004  LDRB	R4, [SP, #4]
0x1032	0x1B2C    SUB	R4, R5, R4
0x1034	0xB224    SXTH	R4, R4
0x1036	0x4374    MULS	R4, R6, R4
0x1038	0xFB94F5FA  SDIV	R5, R4, R10
0x103C	0xF89D4004  LDRB	R4, [SP, #4]
0x1040	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x1044	0xFA1FF689  UXTH	R6, R9
0x1048	0xF89D5007  LDRB	R5, [SP, #7]
0x104C	0xF89D4006  LDRB	R4, [SP, #6]
0x1050	0x1B2C    SUB	R4, R5, R4
0x1052	0xB224    SXTH	R4, R4
0x1054	0x4374    MULS	R4, R6, R4
0x1056	0xFB94F5FA  SDIV	R5, R4, R10
0x105A	0xF89D4006  LDRB	R4, [SP, #6]
0x105E	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x1060	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x1064	0xF89D5009  LDRB	R5, [SP, #9]
0x1068	0xF89D4008  LDRB	R4, [SP, #8]
0x106C	0x1B2C    SUB	R4, R5, R4
0x106E	0xB224    SXTH	R4, R4
0x1070	0x4374    MULS	R4, R6, R4
0x1072	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x1076	0xF89D4008  LDRB	R4, [SP, #8]
0x107A	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x107C	0xB2E2    UXTB	R2, R4
0x107E	0xB2F9    UXTB	R1, R7
0x1080	0xFA5FF088  UXTB	R0, R8
0x1084	0xF7FFFA66  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x1088	0xF8DDE000  LDR	LR, [SP, #0]
0x108C	0xB003    ADD	SP, SP, #12
0x108E	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0660	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x0662	0x0AC4    LSRS	R4, R0, #11
0x0664	0xB2A4    UXTH	R4, R4
0x0666	0x00E4    LSLS	R4, R4, #3
0x0668	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x066A	0x0944    LSRS	R4, R0, #5
0x066C	0xB2A4    UXTH	R4, R4
0x066E	0x00A4    LSLS	R4, R4, #2
0x0670	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x0672	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x0674	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x0676	0xB001    ADD	SP, SP, #4
0x0678	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0554	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x0556	0x08C3    LSRS	R3, R0, #3
0x0558	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x055A	0x02DC    LSLS	R4, R3, #11
0x055C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x055E	0x088B    LSRS	R3, R1, #2
0x0560	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x0562	0x015B    LSLS	R3, R3, #5
0x0564	0xB29B    UXTH	R3, R3
0x0566	0x431C    ORRS	R4, R3
0x0568	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x056A	0x08D3    LSRS	R3, R2, #3
0x056C	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x056E	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x0572	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x0574	0xB001    ADD	SP, SP, #4
0x0576	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_Write_Char:
;__Lib_TFT.c, 1261 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x45F4	0xB082    SUB	SP, SP, #8
0x45F6	0xF8CDE000  STR	LR, [SP, #0]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1262 :: 		
0x45FA	0x4B0F    LDR	R3, [PC, #60]
0x45FC	0x881B    LDRH	R3, [R3, #0]
0x45FE	0x4299    CMP	R1, R3
0x4600	0xD300    BCC	L_TFT_Write_Char190
; ch end address is: 0 (R0)
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1263 :: 		
0x4602	0xE014    B	L_end_TFT_Write_Char
L_TFT_Write_Char190:
;__Lib_TFT.c, 1264 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x4604	0x4B0D    LDR	R3, [PC, #52]
0x4606	0x881B    LDRH	R3, [R3, #0]
0x4608	0x429A    CMP	R2, R3
0x460A	0xD300    BCC	L_TFT_Write_Char191
; ch end address is: 0 (R0)
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1265 :: 		
0x460C	0xE00F    B	L_end_TFT_Write_Char
L_TFT_Write_Char191:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x460E	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x4612	0xB288    UXTH	R0, R1
0x4614	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x4616	0xF7FDFFE5  BL	_TFT_Move_Cursor+0
0x461A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1268 :: 		
0x461E	0x4B08    LDR	R3, [PC, #32]
0x4620	0x781B    LDRB	R3, [R3, #0]
0x4622	0xB113    CBZ	R3, L_TFT_Write_Char192
;__Lib_TFT.c, 1269 :: 		
; ch end address is: 0 (R0)
0x4624	0xF7FEFD8C  BL	__Lib_TFT__TFT_Write_Char_E+0
0x4628	0xE001    B	L_TFT_Write_Char193
L_TFT_Write_Char192:
;__Lib_TFT.c, 1271 :: 		
; ch start address is: 0 (R0)
; ch end address is: 0 (R0)
0x462A	0xF7FEF9AB  BL	__Lib_TFT__TFT_Write_Char+0
L_TFT_Write_Char193:
;__Lib_TFT.c, 1272 :: 		
L_end_TFT_Write_Char:
0x462E	0xF8DDE000  LDR	LR, [SP, #0]
0x4632	0xB002    ADD	SP, SP, #8
0x4634	0x4770    BX	LR
0x4636	0xBF00    NOP
0x4638	0x06F82000  	_TFT_DISP_WIDTH+0
0x463C	0x06FA2000  	_TFT_DISP_HEIGHT+0
0x4640	0x07112000  	_ExternalFontSet+0
; end of _TFT_Write_Char
GSM_GNSS_2_ARM_system_init:
;GSM_GNSS_2_ARM.c, 87 :: 		static void system_init( void )
0x4510	0xB081    SUB	SP, SP, #4
0x4512	0xF8CDE000  STR	LR, [SP, #0]
;GSM_GNSS_2_ARM.c, 89 :: 		GPIO_Digital_Output( &GPIOA_ODR, _GPIO_PINMASK_4 );
0x4516	0xF2400110  MOVW	R1, #16
0x451A	0x482A    LDR	R0, [PC, #168]
0x451C	0xF7FDFF8C  BL	_GPIO_Digital_Output+0
;GSM_GNSS_2_ARM.c, 90 :: 		GPIO_Digital_Output( &GPIOC_ODR, _GPIO_PINMASK_2 );
0x4520	0xF2400104  MOVW	R1, #4
0x4524	0x4828    LDR	R0, [PC, #160]
0x4526	0xF7FDFF87  BL	_GPIO_Digital_Output+0
;GSM_GNSS_2_ARM.c, 95 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x452A	0x4828    LDR	R0, [PC, #160]
0x452C	0xB401    PUSH	(R0)
;GSM_GNSS_2_ARM.c, 94 :: 		_UART_ONE_STOPBIT,
0x452E	0xF2400300  MOVW	R3, #0
;GSM_GNSS_2_ARM.c, 93 :: 		_UART_NOPARITY,
0x4532	0xF2400200  MOVW	R2, #0
;GSM_GNSS_2_ARM.c, 92 :: 		UART1_Init_Advanced( 115200, _UART_8_BIT_DATA,
0x4536	0xF2400100  MOVW	R1, #0
0x453A	0xF44F30E1  MOV	R0, #115200
;GSM_GNSS_2_ARM.c, 95 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x453E	0xF7FDFF91  BL	_UART1_Init_Advanced+0
0x4542	0xB001    ADD	SP, SP, #4
;GSM_GNSS_2_ARM.c, 99 :: 		&_GPIO_MODULE_USART3_PD89 );
0x4544	0x4822    LDR	R0, [PC, #136]
0x4546	0xB401    PUSH	(R0)
;GSM_GNSS_2_ARM.c, 98 :: 		_UART_ONE_STOPBIT,
0x4548	0xF2400300  MOVW	R3, #0
;GSM_GNSS_2_ARM.c, 97 :: 		_UART_NOPARITY,
0x454C	0xF2400200  MOVW	R2, #0
;GSM_GNSS_2_ARM.c, 96 :: 		UART3_Init_Advanced( 115200, _UART_8_BIT_DATA,
0x4550	0xF2400100  MOVW	R1, #0
0x4554	0xF44F30E1  MOV	R0, #115200
;GSM_GNSS_2_ARM.c, 99 :: 		&_GPIO_MODULE_USART3_PD89 );
0x4558	0xF7FDFC5E  BL	_UART3_Init_Advanced+0
0x455C	0xB001    ADD	SP, SP, #4
;GSM_GNSS_2_ARM.c, 100 :: 		Delay_ms( 20 );
0x455E	0xF24A07A9  MOVW	R7, #41129
0x4562	0xF2C00701  MOVT	R7, #1
0x4566	0xBF00    NOP
0x4568	0xBF00    NOP
L_GSM_GNSS_2_ARM_system_init0:
0x456A	0x1E7F    SUBS	R7, R7, #1
0x456C	0xD1FD    BNE	L_GSM_GNSS_2_ARM_system_init0
0x456E	0xBF00    NOP
0x4570	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 102 :: 		RCC_APB1ENR.TIM2EN = 1;
0x4572	0x2201    MOVS	R2, #1
0x4574	0xB252    SXTB	R2, R2
0x4576	0x4817    LDR	R0, [PC, #92]
0x4578	0x6002    STR	R2, [R0, #0]
;GSM_GNSS_2_ARM.c, 103 :: 		TIM2_CR1.CEN = 0;
0x457A	0x2100    MOVS	R1, #0
0x457C	0xB249    SXTB	R1, R1
0x457E	0x4816    LDR	R0, [PC, #88]
0x4580	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 104 :: 		TIM2_PSC = 1;
0x4582	0x2101    MOVS	R1, #1
0x4584	0x4815    LDR	R0, [PC, #84]
0x4586	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 105 :: 		TIM2_ARR = 35999;
0x4588	0xF648419F  MOVW	R1, #35999
0x458C	0x4814    LDR	R0, [PC, #80]
0x458E	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 106 :: 		TIM2_DIER.UIE = 1;
0x4590	0x4814    LDR	R0, [PC, #80]
0x4592	0x6002    STR	R2, [R0, #0]
;GSM_GNSS_2_ARM.c, 107 :: 		TIM2_CR1.CEN = 1;;
0x4594	0x4810    LDR	R0, [PC, #64]
0x4596	0x6002    STR	R2, [R0, #0]
;GSM_GNSS_2_ARM.c, 108 :: 		RXNEIE_USART3_CR1_bit = 1;
0x4598	0x4813    LDR	R0, [PC, #76]
0x459A	0x6002    STR	R2, [R0, #0]
;GSM_GNSS_2_ARM.c, 109 :: 		NVIC_IntEnable( IVT_INT_TIM2 );
0x459C	0xF240002C  MOVW	R0, #44
0x45A0	0xF7FDFF90  BL	_NVIC_IntEnable+0
;GSM_GNSS_2_ARM.c, 110 :: 		NVIC_IntEnable( IVT_INT_USART3 );
0x45A4	0xF2400037  MOVW	R0, #55
0x45A8	0xF7FDFF8C  BL	_NVIC_IntEnable+0
;GSM_GNSS_2_ARM.c, 111 :: 		EnableInterrupts();
0x45AC	0xF7FDFF52  BL	_EnableInterrupts+0
;GSM_GNSS_2_ARM.c, 113 :: 		msg_counter = 0;
0x45B0	0x2100    MOVS	R1, #0
0x45B2	0x480E    LDR	R0, [PC, #56]
0x45B4	0x7001    STRB	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 114 :: 		call_counter = 0;
0x45B6	0x2100    MOVS	R1, #0
0x45B8	0x480D    LDR	R0, [PC, #52]
0x45BA	0x7001    STRB	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 116 :: 		}
L_end_system_init:
0x45BC	0xF8DDE000  LDR	LR, [SP, #0]
0x45C0	0xB001    ADD	SP, SP, #4
0x45C2	0x4770    BX	LR
0x45C4	0x00144002  	GPIOA_ODR+0
0x45C8	0x08144002  	GPIOC_ODR+0
0x45CC	0x697C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x45D0	0x69100000  	__GPIO_MODULE_USART3_PD89+0
0x45D4	0x08004247  	RCC_APB1ENR+0
0x45D8	0x00004200  	TIM2_CR1+0
0x45DC	0x00284000  	TIM2_PSC+0
0x45E0	0x002C4000  	TIM2_ARR+0
0x45E4	0x01804200  	TIM2_DIER+0
0x45E8	0x01944209  	RXNEIE_USART3_CR1_bit+0
0x45EC	0x06DA2000  	_msg_counter+0
0x45F0	0x06DB2000  	_call_counter+0
; end of GSM_GNSS_2_ARM_system_init
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x24C4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x24C6	0x2804    CMP	R0, #4
0x24C8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x24CA	0x4919    LDR	R1, [PC, #100]
0x24CC	0x6809    LDR	R1, [R1, #0]
0x24CE	0xF4413280  ORR	R2, R1, #65536
0x24D2	0x4917    LDR	R1, [PC, #92]
0x24D4	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x24D6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x24D8	0x2805    CMP	R0, #5
0x24DA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x24DC	0x4914    LDR	R1, [PC, #80]
0x24DE	0x6809    LDR	R1, [R1, #0]
0x24E0	0xF4413200  ORR	R2, R1, #131072
0x24E4	0x4912    LDR	R1, [PC, #72]
0x24E6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x24E8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x24EA	0x2806    CMP	R0, #6
0x24EC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x24EE	0x4910    LDR	R1, [PC, #64]
0x24F0	0x6809    LDR	R1, [R1, #0]
0x24F2	0xF4412280  ORR	R2, R1, #262144
0x24F6	0x490E    LDR	R1, [PC, #56]
0x24F8	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x24FA	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x24FC	0x280F    CMP	R0, #15
0x24FE	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x2500	0x490C    LDR	R1, [PC, #48]
0x2502	0x6809    LDR	R1, [R1, #0]
0x2504	0xF0410202  ORR	R2, R1, #2
0x2508	0x490A    LDR	R1, [PC, #40]
0x250A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x250C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x250E	0x2810    CMP	R0, #16
0x2510	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x2512	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x2516	0x0961    LSRS	R1, R4, #5
0x2518	0x008A    LSLS	R2, R1, #2
0x251A	0x4907    LDR	R1, [PC, #28]
0x251C	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x251E	0xF004021F  AND	R2, R4, #31
0x2522	0xF04F0101  MOV	R1, #1
0x2526	0x4091    LSLS	R1, R2
0x2528	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x252A	0xB001    ADD	SP, SP, #4
0x252C	0x4770    BX	LR
0x252E	0xBF00    NOP
0x2530	0xED24E000  	SCB_SHCRS+0
0x2534	0xE010E000  	STK_CTRL+0
0x2538	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x2454	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x2456	0xF3EF8C10  MRS	R12, #16
0x245A	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x245C	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x245E	0xB001    ADD	SP, SP, #4
0x2460	0x4770    BX	LR
; end of _EnableInterrupts
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2438	0xB081    SUB	SP, SP, #4
0x243A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x243E	0x4A04    LDR	R2, [PC, #16]
0x2440	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2442	0xF7FFF8BB  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x2446	0xF8DDE000  LDR	LR, [SP, #0]
0x244A	0xB001    ADD	SP, SP, #4
0x244C	0x4770    BX	LR
0x244E	0xBF00    NOP
0x2450	0x00140008  	#524308
; end of _GPIO_Digital_Output
_UART1_Init_Advanced:
;__Lib_UART_123_45_6.c, 404 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x2464	0xB081    SUB	SP, SP, #4
0x2466	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x246A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 406 :: 		
0x246C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x246E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x2470	0xB408    PUSH	(R3)
0x2472	0xB293    UXTH	R3, R2
0x2474	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x2476	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2478	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x247A	0xF7FEFE23  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x247E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 407 :: 		
L_end_UART1_Init_Advanced:
0x2480	0xF8DDE000  LDR	LR, [SP, #0]
0x2484	0xB001    ADD	SP, SP, #4
0x2486	0x4770    BX	LR
0x2488	0x10004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x10C4	0xB08B    SUB	SP, SP, #44
0x10C6	0xF8CDE000  STR	LR, [SP, #0]
0x10CA	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x10CC	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x10D0	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x10D2	0xAC06    ADD	R4, SP, #24
0x10D4	0xF8AD3004  STRH	R3, [SP, #4]
0x10D8	0xF8AD2008  STRH	R2, [SP, #8]
0x10DC	0x9103    STR	R1, [SP, #12]
0x10DE	0x9004    STR	R0, [SP, #16]
0x10E0	0x4620    MOV	R0, R4
0x10E2	0xF7FFFA7B  BL	_RCC_GetClocksFrequency+0
0x10E6	0x9804    LDR	R0, [SP, #16]
0x10E8	0x9903    LDR	R1, [SP, #12]
0x10EA	0xF8BD2008  LDRH	R2, [SP, #8]
0x10EE	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x10F2	0x4C71    LDR	R4, [PC, #452]
0x10F4	0x42A0    CMP	R0, R4
0x10F6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x10F8	0x2501    MOVS	R5, #1
0x10FA	0xB26D    SXTB	R5, R5
0x10FC	0x4C6F    LDR	R4, [PC, #444]
0x10FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1100	0x4D6F    LDR	R5, [PC, #444]
0x1102	0x4C70    LDR	R4, [PC, #448]
0x1104	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x1106	0x4D70    LDR	R5, [PC, #448]
0x1108	0x4C70    LDR	R4, [PC, #448]
0x110A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x110C	0x4D70    LDR	R5, [PC, #448]
0x110E	0x4C71    LDR	R4, [PC, #452]
0x1110	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x1112	0x4D71    LDR	R5, [PC, #452]
0x1114	0x4C71    LDR	R4, [PC, #452]
0x1116	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x1118	0x9C09    LDR	R4, [SP, #36]
0x111A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x111C	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x111E	0x4C70    LDR	R4, [PC, #448]
0x1120	0x42A0    CMP	R0, R4
0x1122	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x1124	0x2501    MOVS	R5, #1
0x1126	0xB26D    SXTB	R5, R5
0x1128	0x4C6E    LDR	R4, [PC, #440]
0x112A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x112C	0x4D6E    LDR	R5, [PC, #440]
0x112E	0x4C65    LDR	R4, [PC, #404]
0x1130	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x1132	0x4D6E    LDR	R5, [PC, #440]
0x1134	0x4C65    LDR	R4, [PC, #404]
0x1136	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x1138	0x4D6D    LDR	R5, [PC, #436]
0x113A	0x4C66    LDR	R4, [PC, #408]
0x113C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x113E	0x4D6D    LDR	R5, [PC, #436]
0x1140	0x4C66    LDR	R4, [PC, #408]
0x1142	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x1144	0x9C08    LDR	R4, [SP, #32]
0x1146	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x1148	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x114A	0x4C6B    LDR	R4, [PC, #428]
0x114C	0x42A0    CMP	R0, R4
0x114E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x1150	0x2501    MOVS	R5, #1
0x1152	0xB26D    SXTB	R5, R5
0x1154	0x4C69    LDR	R4, [PC, #420]
0x1156	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x1158	0x4D69    LDR	R5, [PC, #420]
0x115A	0x4C5A    LDR	R4, [PC, #360]
0x115C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x115E	0x4D69    LDR	R5, [PC, #420]
0x1160	0x4C5A    LDR	R4, [PC, #360]
0x1162	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x1164	0x4D68    LDR	R5, [PC, #416]
0x1166	0x4C5B    LDR	R4, [PC, #364]
0x1168	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x116A	0x4D68    LDR	R5, [PC, #416]
0x116C	0x4C5B    LDR	R4, [PC, #364]
0x116E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x1170	0x9C08    LDR	R4, [SP, #32]
0x1172	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x1174	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x1176	0x4C66    LDR	R4, [PC, #408]
0x1178	0x42A0    CMP	R0, R4
0x117A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x117C	0x2501    MOVS	R5, #1
0x117E	0xB26D    SXTB	R5, R5
0x1180	0x4C64    LDR	R4, [PC, #400]
0x1182	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x1184	0x4D64    LDR	R5, [PC, #400]
0x1186	0x4C4F    LDR	R4, [PC, #316]
0x1188	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x118A	0x4D64    LDR	R5, [PC, #400]
0x118C	0x4C4F    LDR	R4, [PC, #316]
0x118E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x1190	0x4D63    LDR	R5, [PC, #396]
0x1192	0x4C50    LDR	R4, [PC, #320]
0x1194	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x1196	0x4D63    LDR	R5, [PC, #396]
0x1198	0x4C50    LDR	R4, [PC, #320]
0x119A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x119C	0x9C08    LDR	R4, [SP, #32]
0x119E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x11A0	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x11A2	0x4C61    LDR	R4, [PC, #388]
0x11A4	0x42A0    CMP	R0, R4
0x11A6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x11A8	0x2501    MOVS	R5, #1
0x11AA	0xB26D    SXTB	R5, R5
0x11AC	0x4C5F    LDR	R4, [PC, #380]
0x11AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x11B0	0x4D5F    LDR	R5, [PC, #380]
0x11B2	0x4C44    LDR	R4, [PC, #272]
0x11B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x11B6	0x4D5F    LDR	R5, [PC, #380]
0x11B8	0x4C44    LDR	R4, [PC, #272]
0x11BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x11BC	0x4D5E    LDR	R5, [PC, #376]
0x11BE	0x4C45    LDR	R4, [PC, #276]
0x11C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x11C2	0x4D5E    LDR	R5, [PC, #376]
0x11C4	0x4C45    LDR	R4, [PC, #276]
0x11C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x11C8	0x9C08    LDR	R4, [SP, #32]
0x11CA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x11CC	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x11CE	0x4C5C    LDR	R4, [PC, #368]
0x11D0	0x42A0    CMP	R0, R4
0x11D2	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x11D4	0x2501    MOVS	R5, #1
0x11D6	0xB26D    SXTB	R5, R5
0x11D8	0x4C5A    LDR	R4, [PC, #360]
0x11DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x11DC	0x4D5A    LDR	R5, [PC, #360]
0x11DE	0x4C39    LDR	R4, [PC, #228]
0x11E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x11E2	0x4D5A    LDR	R5, [PC, #360]
0x11E4	0x4C39    LDR	R4, [PC, #228]
0x11E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x11E8	0x4D59    LDR	R5, [PC, #356]
0x11EA	0x4C3A    LDR	R4, [PC, #232]
0x11EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x11EE	0x4D59    LDR	R5, [PC, #356]
0x11F0	0x4C3A    LDR	R4, [PC, #232]
0x11F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x11F4	0x9C09    LDR	R4, [SP, #36]
0x11F6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x11F8	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x11FC	0xF8AD2008  STRH	R2, [SP, #8]
0x1200	0x9103    STR	R1, [SP, #12]
0x1202	0x9004    STR	R0, [SP, #16]
0x1204	0x4630    MOV	R0, R6
0x1206	0xF7FFF9C5  BL	_GPIO_Alternate_Function_Enable+0
0x120A	0x9804    LDR	R0, [SP, #16]
0x120C	0x9903    LDR	R1, [SP, #12]
0x120E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1212	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x1216	0xF2000510  ADDW	R5, R0, #16
0x121A	0x2400    MOVS	R4, #0
0x121C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x121E	0xF2000510  ADDW	R5, R0, #16
0x1222	0x682C    LDR	R4, [R5, #0]
0x1224	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x1226	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x1228	0xF200050C  ADDW	R5, R0, #12
0x122C	0x2400    MOVS	R4, #0
0x122E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x1230	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x1232	0xF4426280  ORR	R2, R2, #1024
0x1236	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x1238	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x123A	0xF200050C  ADDW	R5, R0, #12
0x123E	0x682C    LDR	R4, [R5, #0]
0x1240	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x1242	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x1244	0xF200060C  ADDW	R6, R0, #12
0x1248	0x2501    MOVS	R5, #1
0x124A	0x6834    LDR	R4, [R6, #0]
0x124C	0xF365344D  BFI	R4, R5, #13, #1
0x1250	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x1252	0xF200060C  ADDW	R6, R0, #12
0x1256	0x2501    MOVS	R5, #1
0x1258	0x6834    LDR	R4, [R6, #0]
0x125A	0xF36504C3  BFI	R4, R5, #3, #1
0x125E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x1260	0xF200060C  ADDW	R6, R0, #12
0x1264	0x2501    MOVS	R5, #1
0x1266	0x6834    LDR	R4, [R6, #0]
0x1268	0xF3650482  BFI	R4, R5, #2, #1
0x126C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x126E	0xF2000514  ADDW	R5, R0, #20
0x1272	0x2400    MOVS	R4, #0
0x1274	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x1276	0x9D05    LDR	R5, [SP, #20]
0x1278	0x2419    MOVS	R4, #25
0x127A	0x4365    MULS	R5, R4, R5
0x127C	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x127E	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x1282	0x2464    MOVS	R4, #100
0x1284	0xFBB7F4F4  UDIV	R4, R7, R4
0x1288	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x128A	0x0935    LSRS	R5, R6, #4
0x128C	0x2464    MOVS	R4, #100
0x128E	0x436C    MULS	R4, R5, R4
0x1290	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x1292	0x0124    LSLS	R4, R4, #4
0x1294	0xF2040532  ADDW	R5, R4, #50
0x1298	0x2464    MOVS	R4, #100
0x129A	0xFBB5F4F4  UDIV	R4, R5, R4
0x129E	0xF004040F  AND	R4, R4, #15
0x12A2	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x12A6	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x12AA	0xB2A4    UXTH	R4, R4
0x12AC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x12AE	0xF8DDE000  LDR	LR, [SP, #0]
0x12B2	0xB00B    ADD	SP, SP, #44
0x12B4	0x4770    BX	LR
0x12B6	0xBF00    NOP
0x12B8	0x10004001  	USART1_SR+0
0x12BC	0x08904247  	RCC_APB2ENR+0
0x12C0	0x2C6D0000  	_UART1_Write+0
0x12C4	0x07442000  	_UART_Wr_Ptr+0
0x12C8	0xFFFFFFFF  	_UART1_Read+0
0x12CC	0x07482000  	_UART_Rd_Ptr+0
0x12D0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x12D4	0x074C2000  	_UART_Rdy_Ptr+0
0x12D8	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x12DC	0x07502000  	_UART_Tx_Idle_Ptr+0
0x12E0	0x44004000  	USART2_SR+0
0x12E4	0x08444247  	RCC_APB1ENR+0
0x12E8	0x19990000  	_UART2_Write+0
0x12EC	0xFFFFFFFF  	_UART2_Read+0
0x12F0	0xFFFFFFFF  	_UART2_Data_Ready+0
0x12F4	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x12F8	0x48004000  	USART3_SR+0
0x12FC	0x08484247  	RCC_APB1ENR+0
0x1300	0x2D110000  	_UART3_Write+0
0x1304	0xFFFFFFFF  	_UART3_Read+0
0x1308	0xFFFFFFFF  	_UART3_Data_Ready+0
0x130C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1310	0x4C004000  	UART4_SR+0
0x1314	0x084C4247  	RCC_APB1ENR+0
0x1318	0x248D0000  	_UART4_Write+0
0x131C	0xFFFFFFFF  	_UART4_Read+0
0x1320	0xFFFFFFFF  	_UART4_Data_Ready+0
0x1324	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1328	0x50004000  	UART5_SR+0
0x132C	0x08504247  	RCC_APB1ENR+0
0x1330	0x24A90000  	_UART5_Write+0
0x1334	0xFFFFFFFF  	_UART5_Read+0
0x1338	0xFFFFFFFF  	_UART5_Data_Ready+0
0x133C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x1340	0x14004001  	USART6_SR+0
0x1344	0x08944247  	RCC_APB2ENR+0
0x1348	0x25C90000  	_UART6_Write+0
0x134C	0xFFFFFFFF  	_UART6_Read+0
0x1350	0xFFFFFFFF  	_UART6_Data_Ready+0
0x1354	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0594	0xB083    SUB	SP, SP, #12
0x0596	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x059A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x059C	0x00A1    LSLS	R1, R4, #2
0x059E	0x1841    ADDS	R1, R0, R1
0x05A0	0x6809    LDR	R1, [R1, #0]
0x05A2	0xF1B13FFF  CMP	R1, #-1
0x05A6	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x05A8	0xF2000134  ADDW	R1, R0, #52
0x05AC	0x00A3    LSLS	R3, R4, #2
0x05AE	0x18C9    ADDS	R1, R1, R3
0x05B0	0x6809    LDR	R1, [R1, #0]
0x05B2	0x460A    MOV	R2, R1
0x05B4	0x18C1    ADDS	R1, R0, R3
0x05B6	0x6809    LDR	R1, [R1, #0]
0x05B8	0x9001    STR	R0, [SP, #4]
0x05BA	0xF8AD4008  STRH	R4, [SP, #8]
0x05BE	0x4608    MOV	R0, R1
0x05C0	0x4611    MOV	R1, R2
0x05C2	0xF7FFFE63  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x05C6	0xF8BD4008  LDRH	R4, [SP, #8]
0x05CA	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x05CC	0x1C64    ADDS	R4, R4, #1
0x05CE	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x05D0	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05D2	0xF8DDE000  LDR	LR, [SP, #0]
0x05D6	0xB003    ADD	SP, SP, #12
0x05D8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x028C	0xB083    SUB	SP, SP, #12
0x028E	0xF8CDE000  STR	LR, [SP, #0]
0x0292	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0294	0xF00403FF  AND	R3, R4, #255
0x0298	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x029A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x029C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x02A0	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x02A2	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x02A4	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x02A8	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x02AA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x02AC	0x4A2D    LDR	R2, [PC, #180]
0x02AE	0x9202    STR	R2, [SP, #8]
0x02B0	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x02B2	0x4A2D    LDR	R2, [PC, #180]
0x02B4	0x9202    STR	R2, [SP, #8]
0x02B6	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x02B8	0x4A2C    LDR	R2, [PC, #176]
0x02BA	0x9202    STR	R2, [SP, #8]
0x02BC	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x02BE	0x4A2C    LDR	R2, [PC, #176]
0x02C0	0x9202    STR	R2, [SP, #8]
0x02C2	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x02C4	0x4A2B    LDR	R2, [PC, #172]
0x02C6	0x9202    STR	R2, [SP, #8]
0x02C8	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x02CA	0x4A2B    LDR	R2, [PC, #172]
0x02CC	0x9202    STR	R2, [SP, #8]
0x02CE	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x02D0	0x4A2A    LDR	R2, [PC, #168]
0x02D2	0x9202    STR	R2, [SP, #8]
0x02D4	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x02D6	0x4A2A    LDR	R2, [PC, #168]
0x02D8	0x9202    STR	R2, [SP, #8]
0x02DA	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x02DC	0x4A29    LDR	R2, [PC, #164]
0x02DE	0x9202    STR	R2, [SP, #8]
0x02E0	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x02E2	0x2800    CMP	R0, #0
0x02E4	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x02E6	0x2801    CMP	R0, #1
0x02E8	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x02EA	0x2802    CMP	R0, #2
0x02EC	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x02EE	0x2803    CMP	R0, #3
0x02F0	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x02F2	0x2804    CMP	R0, #4
0x02F4	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x02F6	0x2805    CMP	R0, #5
0x02F8	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x02FA	0x2806    CMP	R0, #6
0x02FC	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x02FE	0x2807    CMP	R0, #7
0x0300	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0302	0x2808    CMP	R0, #8
0x0304	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0306	0x2201    MOVS	R2, #1
0x0308	0xB212    SXTH	R2, R2
0x030A	0xFA02F20C  LSL	R2, R2, R12
0x030E	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0312	0x9802    LDR	R0, [SP, #8]
0x0314	0x460A    MOV	R2, R1
0x0316	0xF8BD1004  LDRH	R1, [SP, #4]
0x031A	0xF001F94F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x031E	0x9A02    LDR	R2, [SP, #8]
0x0320	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0324	0xF1BC0F07  CMP	R12, #7
0x0328	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x032A	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x032C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x032E	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0332	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0334	0x9101    STR	R1, [SP, #4]
0x0336	0x4601    MOV	R1, R0
0x0338	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x033A	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x033C	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x033E	0x0083    LSLS	R3, R0, #2
0x0340	0xF04F020F  MOV	R2, #15
0x0344	0x409A    LSLS	R2, R3
0x0346	0x43D3    MVN	R3, R2
0x0348	0x680A    LDR	R2, [R1, #0]
0x034A	0x401A    ANDS	R2, R3
0x034C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x034E	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0350	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0354	0x680A    LDR	R2, [R1, #0]
0x0356	0x431A    ORRS	R2, R3
0x0358	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x035A	0xF8DDE000  LDR	LR, [SP, #0]
0x035E	0xB003    ADD	SP, SP, #12
0x0360	0x4770    BX	LR
0x0362	0xBF00    NOP
0x0364	0x00004002  	#1073872896
0x0368	0x04004002  	#1073873920
0x036C	0x08004002  	#1073874944
0x0370	0x0C004002  	#1073875968
0x0374	0x10004002  	#1073876992
0x0378	0x14004002  	#1073878016
0x037C	0x18004002  	#1073879040
0x0380	0x1C004002  	#1073880064
0x0384	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1E18	0xB081    SUB	SP, SP, #4
0x1E1A	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1E1E	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x1E20	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1E22	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1E24	0xB408    PUSH	(R3)
0x1E26	0xB293    UXTH	R3, R2
0x1E28	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1E2A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1E2C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1E2E	0xF7FFF949  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1E32	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x1E34	0xF8DDE000  LDR	LR, [SP, #0]
0x1E38	0xB001    ADD	SP, SP, #4
0x1E3A	0x4770    BX	LR
0x1E3C	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_at_init:
;at_engine.c, 437 :: 		)
; buffer_size start address is: 12 (R3)
; buffer_ptr start address is: 8 (R2)
; default_write start address is: 4 (R1)
; default_callback start address is: 0 (R0)
0x46A4	0xB088    SUB	SP, SP, #32
0x46A6	0xF8CDE000  STR	LR, [SP, #0]
0x46AA	0x4606    MOV	R6, R0
; buffer_size end address is: 12 (R3)
; buffer_ptr end address is: 8 (R2)
; default_write end address is: 4 (R1)
; default_callback end address is: 0 (R0)
; default_callback start address is: 24 (R6)
; default_write start address is: 4 (R1)
; buffer_ptr start address is: 8 (R2)
; buffer_size start address is: 12 (R3)
;at_engine.c, 441 :: 		cb_default          = default_callback;
0x46AC	0x4C4E    LDR	R4, [PC, #312]
0x46AE	0x6026    STR	R6, [R4, #0]
;at_engine.c, 442 :: 		write_uart_p        = default_write;
0x46B0	0x4C4E    LDR	R4, [PC, #312]
0x46B2	0x6021    STR	R1, [R4, #0]
; default_write end address is: 4 (R1)
;at_engine.c, 443 :: 		AT_CORE_INIT();
0x46B4	0x2500    MOVS	R5, #0
0x46B6	0x4C4E    LDR	R4, [PC, #312]
0x46B8	0x6025    STR	R5, [R4, #0]
0x46BA	0x2500    MOVS	R5, #0
0x46BC	0x4C4D    LDR	R4, [PC, #308]
0x46BE	0x6025    STR	R5, [R4, #0]
0x46C0	0x2532    MOVS	R5, #50
0x46C2	0x4C4D    LDR	R4, [PC, #308]
0x46C4	0x6025    STR	R5, [R4, #0]
0x46C6	0x2500    MOVS	R5, #0
0x46C8	0x4C4C    LDR	R4, [PC, #304]
0x46CA	0x6025    STR	R5, [R4, #0]
0x46CC	0x2500    MOVS	R5, #0
0x46CE	0x4C4C    LDR	R4, [PC, #304]
0x46D0	0x9407    STR	R4, [SP, #28]
0x46D2	0x7025    STRB	R5, [R4, #0]
0x46D4	0x2500    MOVS	R5, #0
0x46D6	0x4C4B    LDR	R4, [PC, #300]
0x46D8	0x7025    STRB	R5, [R4, #0]
0x46DA	0x2500    MOVS	R5, #0
0x46DC	0x4C4A    LDR	R4, [PC, #296]
0x46DE	0x7025    STRB	R5, [R4, #0]
0x46E0	0x2500    MOVS	R5, #0
0x46E2	0x4C4A    LDR	R4, [PC, #296]
0x46E4	0x7025    STRB	R5, [R4, #0]
0x46E6	0x2500    MOVS	R5, #0
0x46E8	0x4C49    LDR	R4, [PC, #292]
0x46EA	0x7025    STRB	R5, [R4, #0]
0x46EC	0x2500    MOVS	R5, #0
0x46EE	0x4C49    LDR	R4, [PC, #292]
0x46F0	0x7025    STRB	R5, [R4, #0]
;at_engine.c, 444 :: 		AT_BUFFER_INIT( buffer_ptr, buffer_size );
0x46F2	0x4C49    LDR	R4, [PC, #292]
0x46F4	0x6022    STR	R2, [R4, #0]
0x46F6	0x4C49    LDR	R4, [PC, #292]
0x46F8	0x8023    STRH	R3, [R4, #0]
0x46FA	0x2500    MOVS	R5, #0
0x46FC	0x4C48    LDR	R4, [PC, #288]
0x46FE	0x8025    STRH	R5, [R4, #0]
0x4700	0xB21C    SXTH	R4, R3
; buffer_size end address is: 12 (R3)
0x4702	0x2100    MOVS	R1, #0
0x4704	0x4610    MOV	R0, R2
0x4706	0xB222    SXTH	R2, R4
; buffer_ptr end address is: 8 (R2)
0x4708	0xF7FEFD0A  BL	_memset+0
;at_engine.c, 445 :: 		AT_STORAGE_INIT();
0x470C	0x2500    MOVS	R5, #0
0x470E	0x4C45    LDR	R4, [PC, #276]
0x4710	0x7025    STRB	R5, [R4, #0]
0x4712	0x2500    MOVS	R5, #0
0x4714	0x9C07    LDR	R4, [SP, #28]
0x4716	0x7025    STRB	R5, [R4, #0]
; default_callback end address is: 24 (R6)
0x4718	0x4637    MOV	R7, R6
L_at_init56:
; default_callback start address is: 28 (R7)
0x471A	0x4C39    LDR	R4, [PC, #228]
0x471C	0x7824    LDRB	R4, [R4, #0]
0x471E	0x2C05    CMP	R4, #5
0x4720	0xD23D    BCS	L_at_init57
0x4722	0x4E37    LDR	R6, [PC, #220]
0x4724	0x7835    LDRB	R5, [R6, #0]
0x4726	0x2418    MOVS	R4, #24
0x4728	0x4365    MULS	R5, R4, R5
0x472A	0x4C3F    LDR	R4, [PC, #252]
0x472C	0x1965    ADDS	R5, R4, R5
0x472E	0x2400    MOVS	R4, #0
0x4730	0x602C    STR	R4, [R5, #0]
0x4732	0x4634    MOV	R4, R6
0x4734	0x7825    LDRB	R5, [R4, #0]
0x4736	0x2418    MOVS	R4, #24
0x4738	0x4365    MULS	R5, R4, R5
0x473A	0x4C3B    LDR	R4, [PC, #236]
0x473C	0x1964    ADDS	R4, R4, R5
0x473E	0x1D25    ADDS	R5, R4, #4
0x4740	0x2400    MOVS	R4, #0
0x4742	0x602C    STR	R4, [R5, #0]
0x4744	0x4634    MOV	R4, R6
0x4746	0x7825    LDRB	R5, [R4, #0]
0x4748	0x2418    MOVS	R4, #24
0x474A	0x4365    MULS	R5, R4, R5
0x474C	0x4C36    LDR	R4, [PC, #216]
0x474E	0x1964    ADDS	R4, R4, R5
0x4750	0xF2040508  ADDW	R5, R4, #8
0x4754	0x2400    MOVS	R4, #0
0x4756	0x602C    STR	R4, [R5, #0]
0x4758	0x4634    MOV	R4, R6
0x475A	0x7825    LDRB	R5, [R4, #0]
0x475C	0x2418    MOVS	R4, #24
0x475E	0x4365    MULS	R5, R4, R5
0x4760	0x4C31    LDR	R4, [PC, #196]
0x4762	0x1964    ADDS	R4, R4, R5
0x4764	0xF204050C  ADDW	R5, R4, #12
0x4768	0x2400    MOVS	R4, #0
0x476A	0x602C    STR	R4, [R5, #0]
0x476C	0x4634    MOV	R4, R6
0x476E	0x7825    LDRB	R5, [R4, #0]
0x4770	0x2418    MOVS	R4, #24
0x4772	0x4365    MULS	R5, R4, R5
0x4774	0x4C2C    LDR	R4, [PC, #176]
0x4776	0x1964    ADDS	R4, R4, R5
0x4778	0xF2040510  ADDW	R5, R4, #16
0x477C	0x2400    MOVS	R4, #0
0x477E	0x602C    STR	R4, [R5, #0]
0x4780	0x4634    MOV	R4, R6
0x4782	0x7825    LDRB	R5, [R4, #0]
0x4784	0x2418    MOVS	R4, #24
0x4786	0x4365    MULS	R5, R4, R5
0x4788	0x4C27    LDR	R4, [PC, #156]
0x478A	0x1964    ADDS	R4, R4, R5
0x478C	0xF2040514  ADDW	R5, R4, #20
0x4790	0x2400    MOVS	R4, #0
0x4792	0x602C    STR	R4, [R5, #0]
0x4794	0x4634    MOV	R4, R6
0x4796	0x7824    LDRB	R4, [R4, #0]
0x4798	0x1C64    ADDS	R4, R4, #1
0x479A	0x7034    STRB	R4, [R6, #0]
0x479C	0xE7BD    B	L_at_init56
L_at_init57:
;at_engine.c, 446 :: 		cmd.hash                                = _parse_hash( "" );
0x479E	0x4C23    LDR	R4, [PC, #140]
0x47A0	0x4620    MOV	R0, R4
0x47A2	0xF7FEFAC3  BL	at_engine__parse_hash+0
0x47A6	0x9001    STR	R0, [SP, #4]
;at_engine.c, 447 :: 		cmd.timeout                             = AT_DEFAULT_TIMEOUT;
0x47A8	0xF24014F4  MOVW	R4, #500
0x47AC	0x9402    STR	R4, [SP, #8]
;at_engine.c, 448 :: 		cmd.getter                              = default_callback;
0x47AE	0x9703    STR	R7, [SP, #12]
;at_engine.c, 449 :: 		cmd.setter                              = default_callback;
0x47B0	0x9704    STR	R7, [SP, #16]
;at_engine.c, 450 :: 		cmd.tester                              = default_callback;
0x47B2	0x9705    STR	R7, [SP, #20]
;at_engine.c, 451 :: 		cmd.executer                            = default_callback;
0x47B4	0x9706    STR	R7, [SP, #24]
; default_callback end address is: 28 (R7)
;at_engine.c, 452 :: 		at_cmd_storage[ at_cmd_storage_used ]   = cmd;
0x47B6	0x4C1B    LDR	R4, [PC, #108]
0x47B8	0x7825    LDRB	R5, [R4, #0]
0x47BA	0x2418    MOVS	R4, #24
0x47BC	0x4365    MULS	R5, R4, R5
0x47BE	0x4C1A    LDR	R4, [PC, #104]
0x47C0	0x1964    ADDS	R4, R4, R5
0x47C2	0xF04F0718  MOV	R7, #24
0x47C6	0x4626    MOV	R6, R4
0x47C8	0xAD01    ADD	R5, SP, #4
L_at_init59:
0x47CA	0x782C    LDRB	R4, [R5, #0]
0x47CC	0x7034    STRB	R4, [R6, #0]
0x47CE	0x1E7F    SUBS	R7, R7, #1
0x47D0	0x1C6D    ADDS	R5, R5, #1
0x47D2	0x1C76    ADDS	R6, R6, #1
0x47D4	0x2F00    CMP	R7, #0
0x47D6	0xD1F8    BNE	L_at_init59
;at_engine.c, 453 :: 		at_cmd_storage_used++;
0x47D8	0x4D12    LDR	R5, [PC, #72]
0x47DA	0x782C    LDRB	R4, [R5, #0]
0x47DC	0x1C64    ADDS	R4, R4, #1
0x47DE	0x702C    STRB	R4, [R5, #0]
;at_engine.c, 454 :: 		}
L_end_at_init:
0x47E0	0xF8DDE000  LDR	LR, [SP, #0]
0x47E4	0xB008    ADD	SP, SP, #32
0x47E6	0x4770    BX	LR
0x47E8	0x06C82000  	at_engine_cb_default+0
0x47EC	0x06CC2000  	at_engine_write_uart_p+0
0x47F0	0x06B42000  	at_engine_t_response_l+0
0x47F4	0x06B82000  	at_engine_t_response_c+0
0x47F8	0x06D02000  	at_engine_t_char_l+0
0x47FC	0x06D42000  	at_engine_t_char_c+0
0x4800	0x06BD2000  	at_engine_tmp_cnt+0
0x4804	0x06AB2000  	at_engine_t_response_f+0
0x4808	0x06BC2000  	at_engine_t_char_f+0
0x480C	0x06AA2000  	at_engine_response_f+0
0x4810	0x06A92000  	at_engine_no_response_f+0
0x4814	0x06A82000  	at_engine_cue_f+0
0x4818	0x06C02000  	at_engine_p_rx_buf+0
0x481C	0x06D82000  	at_engine_rx_max+0
0x4820	0x06BE2000  	at_engine_rx_idx+0
0x4824	0x062F2000  	at_engine_at_cmd_storage_used+0
0x4828	0x06302000  	at_engine_at_cmd_storage+0
0x482C	0x00002000  	?lstr1_at_engine+0
; end of _at_init
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x3120	0xB081    SUB	SP, SP, #4
0x3122	0xB213    SXTH	R3, R2
0x3124	0x4602    MOV	R2, R0
0x3126	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x3128	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x312A	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x312C	0xB22C    SXTH	R4, R5
0x312E	0x1E6B    SUBS	R3, R5, #1
0x3130	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x3132	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x3134	0x7008    STRB	R0, [R1, #0]
0x3136	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x3138	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x313A	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x313C	0xB001    ADD	SP, SP, #4
0x313E	0x4770    BX	LR
; end of _memset
at_engine__parse_hash:
;at_engine.c, 268 :: 		static uint32_t _parse_hash( char *cmd )
; cmd start address is: 0 (R0)
0x2D2C	0x4601    MOV	R1, R0
; cmd end address is: 0 (R0)
; cmd start address is: 4 (R1)
;at_engine.c, 270 :: 		uint16_t ch     = 0;
;at_engine.c, 271 :: 		uint32_t hash   = 4321;
; hash start address is: 0 (R0)
0x2D2E	0x4807    LDR	R0, [PC, #28]
; cmd end address is: 4 (R1)
; hash end address is: 0 (R0)
0x2D30	0x460B    MOV	R3, R1
;at_engine.c, 272 :: 		while( ( ch = *( cmd++ ) ) )
L_at_engine__parse_hash2:
; hash start address is: 0 (R0)
; cmd start address is: 12 (R3)
; cmd start address is: 12 (R3)
0x2D32	0x461A    MOV	R2, R3
0x2D34	0x1C59    ADDS	R1, R3, #1
0x2D36	0x460B    MOV	R3, R1
; cmd end address is: 12 (R3)
0x2D38	0x7811    LDRB	R1, [R2, #0]
; ch start address is: 8 (R2)
0x2D3A	0xB2CA    UXTB	R2, R1
0x2D3C	0xB122    CBZ	R2, L_at_engine__parse_hash3
; cmd end address is: 12 (R3)
;at_engine.c, 273 :: 		hash = ( ( hash << 5 ) + hash ) + ch;
; cmd start address is: 12 (R3)
0x2D3E	0x0141    LSLS	R1, R0, #5
0x2D40	0x1809    ADDS	R1, R1, R0
; hash end address is: 0 (R0)
0x2D42	0x1889    ADDS	R1, R1, R2
; hash start address is: 0 (R0)
0x2D44	0x4608    MOV	R0, R1
; cmd end address is: 12 (R3)
; ch end address is: 8 (R2)
0x2D46	0xE7F4    B	L_at_engine__parse_hash2
L_at_engine__parse_hash3:
;at_engine.c, 274 :: 		return hash;
; hash end address is: 0 (R0)
;at_engine.c, 275 :: 		}
L_end__parse_hash:
0x2D48	0x4770    BX	LR
0x2D4A	0xBF00    NOP
0x2D4C	0x10E10000  	#4321
; end of at_engine__parse_hash
_at_cmd_save:
;at_engine.c, 486 :: 		at_cmd_cb tester, at_cmd_cb executer )
; setter start address is: 12 (R3)
; getter start address is: 8 (R2)
; timeout start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x4644	0xB082    SUB	SP, SP, #8
0x4646	0xF8CDE000  STR	LR, [SP, #0]
0x464A	0x9301    STR	R3, [SP, #4]
0x464C	0x4613    MOV	R3, R2
0x464E	0x460A    MOV	R2, R1
0x4650	0x9901    LDR	R1, [SP, #4]
; setter end address is: 12 (R3)
; getter end address is: 8 (R2)
; timeout end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; timeout start address is: 8 (R2)
; getter start address is: 12 (R3)
; setter start address is: 4 (R1)
; tester start address is: 24 (R6)
0x4652	0x9E02    LDR	R6, [SP, #8]
; executer start address is: 20 (R5)
0x4654	0x9D03    LDR	R5, [SP, #12]
;at_engine.c, 488 :: 		if( !setter )   setter = cb_default;
0x4656	0xB911    CBNZ	R1, L__at_cmd_save119
; setter end address is: 4 (R1)
0x4658	0x4C11    LDR	R4, [PC, #68]
; setter start address is: 4 (R1)
0x465A	0x6821    LDR	R1, [R4, #0]
; setter end address is: 4 (R1)
0x465C	0xE7FF    B	L_at_cmd_save64
L__at_cmd_save119:
L_at_cmd_save64:
;at_engine.c, 489 :: 		if( !getter )   getter = cb_default;
; setter start address is: 4 (R1)
0x465E	0xB913    CBNZ	R3, L__at_cmd_save120
; getter end address is: 12 (R3)
0x4660	0x4C0F    LDR	R4, [PC, #60]
; getter start address is: 12 (R3)
0x4662	0x6823    LDR	R3, [R4, #0]
; getter end address is: 12 (R3)
0x4664	0xE7FF    B	L_at_cmd_save65
L__at_cmd_save120:
L_at_cmd_save65:
;at_engine.c, 490 :: 		if( !tester )   tester = cb_default;
; getter start address is: 12 (R3)
0x4666	0xB916    CBNZ	R6, L__at_cmd_save121
; tester end address is: 24 (R6)
0x4668	0x4C0D    LDR	R4, [PC, #52]
; tester start address is: 24 (R6)
0x466A	0x6826    LDR	R6, [R4, #0]
; tester end address is: 24 (R6)
0x466C	0xE7FF    B	L_at_cmd_save66
L__at_cmd_save121:
L_at_cmd_save66:
;at_engine.c, 491 :: 		if( !executer ) executer = cb_default;
; tester start address is: 24 (R6)
0x466E	0xB91D    CBNZ	R5, L__at_cmd_save122
; executer end address is: 20 (R5)
0x4670	0x4C0B    LDR	R4, [PC, #44]
; executer start address is: 20 (R5)
0x4672	0x6825    LDR	R5, [R4, #0]
; executer end address is: 20 (R5)
0x4674	0x462C    MOV	R4, R5
0x4676	0xE000    B	L_at_cmd_save67
L__at_cmd_save122:
0x4678	0x462C    MOV	R4, R5
L_at_cmd_save67:
;at_engine.c, 492 :: 		if( !timeout )  timeout = AT_DEFAULT_TIMEOUT;
; executer start address is: 16 (R4)
0x467A	0xB912    CBNZ	R2, L__at_cmd_save123
0x467C	0xF24012F4  MOVW	R2, #500
; timeout end address is: 8 (R2)
0x4680	0xE7FF    B	L_at_cmd_save68
L__at_cmd_save123:
L_at_cmd_save68:
;at_engine.c, 493 :: 		_parse_save( cmd, timeout, getter, setter, tester, executer );
; timeout start address is: 8 (R2)
0x4682	0x4625    MOV	R5, R4
; executer end address is: 16 (R4)
0x4684	0x4634    MOV	R4, R6
; tester end address is: 24 (R6)
0x4686	0x9201    STR	R2, [SP, #4]
; setter end address is: 4 (R1)
0x4688	0x461A    MOV	R2, R3
; getter end address is: 12 (R3)
0x468A	0x460B    MOV	R3, R1
; timeout end address is: 8 (R2)
0x468C	0x9901    LDR	R1, [SP, #4]
; cmd end address is: 0 (R0)
0x468E	0xB420    PUSH	(R5)
0x4690	0xB410    PUSH	(R4)
0x4692	0xF7FEFAF9  BL	at_engine__parse_save+0
0x4696	0xB002    ADD	SP, SP, #8
;at_engine.c, 494 :: 		}
L_end_at_cmd_save:
0x4698	0xF8DDE000  LDR	LR, [SP, #0]
0x469C	0xB002    ADD	SP, SP, #8
0x469E	0x4770    BX	LR
0x46A0	0x06C82000  	at_engine_cb_default+0
; end of _at_cmd_save
at_engine__parse_save:
;at_engine.c, 290 :: 		at_cmd_cb tester, at_cmd_cb executer )
; setter start address is: 12 (R3)
; getter start address is: 8 (R2)
; timeout start address is: 4 (R1)
; command start address is: 0 (R0)
0x2C88	0xB087    SUB	SP, SP, #28
0x2C8A	0xF8CDE000  STR	LR, [SP, #0]
0x2C8E	0x4605    MOV	R5, R0
0x2C90	0x460C    MOV	R4, R1
0x2C92	0x4616    MOV	R6, R2
0x2C94	0x461F    MOV	R7, R3
; setter end address is: 12 (R3)
; getter end address is: 8 (R2)
; timeout end address is: 4 (R1)
; command end address is: 0 (R0)
; command start address is: 20 (R5)
; timeout start address is: 16 (R4)
; getter start address is: 24 (R6)
; setter start address is: 28 (R7)
; tester start address is: 32 (R8)
0x2C96	0xF8DD801C  LDR	R8, [SP, #28]
; executer start address is: 36 (R9)
0x2C9A	0xF8DD9020  LDR	R9, [SP, #32]
;at_engine.c, 294 :: 		cmd.hash        = _parse_hash( command );
0x2C9E	0x4628    MOV	R0, R5
0x2CA0	0xF000F844  BL	at_engine__parse_hash+0
0x2CA4	0x9001    STR	R0, [SP, #4]
;at_engine.c, 295 :: 		cmd.timeout     = timeout;
0x2CA6	0x9402    STR	R4, [SP, #8]
; timeout end address is: 16 (R4)
;at_engine.c, 296 :: 		cmd.getter      = getter;
0x2CA8	0x9603    STR	R6, [SP, #12]
; getter end address is: 24 (R6)
;at_engine.c, 297 :: 		cmd.setter      = setter;
0x2CAA	0x9704    STR	R7, [SP, #16]
; setter end address is: 28 (R7)
;at_engine.c, 298 :: 		cmd.tester      = tester;
0x2CAC	0xF8CD8014  STR	R8, [SP, #20]
; tester end address is: 32 (R8)
;at_engine.c, 299 :: 		cmd.executer    = executer;
0x2CB0	0xF8CD9018  STR	R9, [SP, #24]
; executer end address is: 36 (R9)
;at_engine.c, 301 :: 		if( strlen( command ) >= AT_HEADER_SIZE_MAX + AT_HEAD_SIZE )
0x2CB4	0x4628    MOV	R0, R5
0x2CB6	0xF7FEF9F7  BL	_strlen+0
0x2CBA	0x2811    CMP	R0, #17
0x2CBC	0xDB00    BLT	L_at_engine__parse_save8
; command end address is: 20 (R5)
;at_engine.c, 302 :: 		return;
0x2CBE	0xE01E    B	L_end__parse_save
L_at_engine__parse_save8:
;at_engine.c, 304 :: 		if( at_cmd_storage_used == AT_STORAGE_SIZE )
; command start address is: 20 (R5)
0x2CC0	0x4C11    LDR	R4, [PC, #68]
0x2CC2	0x7824    LDRB	R4, [R4, #0]
0x2CC4	0x2C05    CMP	R4, #5
0x2CC6	0xD100    BNE	L_at_engine__parse_save9
; command end address is: 20 (R5)
;at_engine.c, 305 :: 		return;
0x2CC8	0xE019    B	L_end__parse_save
L_at_engine__parse_save9:
;at_engine.c, 307 :: 		if( _parse_find( command ) )
; command start address is: 20 (R5)
0x2CCA	0x4628    MOV	R0, R5
; command end address is: 20 (R5)
0x2CCC	0xF7FEFBAC  BL	at_engine__parse_find+0
0x2CD0	0xB100    CBZ	R0, L_at_engine__parse_save10
;at_engine.c, 308 :: 		return;
0x2CD2	0xE014    B	L_end__parse_save
L_at_engine__parse_save10:
;at_engine.c, 310 :: 		at_cmd_storage[ at_cmd_storage_used ] = cmd;
0x2CD4	0x4C0C    LDR	R4, [PC, #48]
0x2CD6	0x7825    LDRB	R5, [R4, #0]
0x2CD8	0x2418    MOVS	R4, #24
0x2CDA	0x4365    MULS	R5, R4, R5
0x2CDC	0x4C0B    LDR	R4, [PC, #44]
0x2CDE	0x1964    ADDS	R4, R4, R5
0x2CE0	0xF04F0718  MOV	R7, #24
0x2CE4	0x4626    MOV	R6, R4
0x2CE6	0xAD01    ADD	R5, SP, #4
L_at_engine__parse_save11:
0x2CE8	0x782C    LDRB	R4, [R5, #0]
0x2CEA	0x7034    STRB	R4, [R6, #0]
0x2CEC	0x1E7F    SUBS	R7, R7, #1
0x2CEE	0x1C6D    ADDS	R5, R5, #1
0x2CF0	0x1C76    ADDS	R6, R6, #1
0x2CF2	0x2F00    CMP	R7, #0
0x2CF4	0xD1F8    BNE	L_at_engine__parse_save11
;at_engine.c, 311 :: 		at_cmd_storage_used++;
0x2CF6	0x4D04    LDR	R5, [PC, #16]
0x2CF8	0x782C    LDRB	R4, [R5, #0]
0x2CFA	0x1C64    ADDS	R4, R4, #1
0x2CFC	0x702C    STRB	R4, [R5, #0]
;at_engine.c, 312 :: 		}
L_end__parse_save:
0x2CFE	0xF8DDE000  LDR	LR, [SP, #0]
0x2D02	0xB007    ADD	SP, SP, #28
0x2D04	0x4770    BX	LR
0x2D06	0xBF00    NOP
0x2D08	0x062F2000  	at_engine_at_cmd_storage_used+0
0x2D0C	0x06302000  	at_engine_at_cmd_storage+0
; end of at_engine__parse_save
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x10A8	0xB081    SUB	SP, SP, #4
0x10AA	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x10AC	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x10AE	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x10B0	0x4602    MOV	R2, R0
0x10B2	0x1C40    ADDS	R0, R0, #1
0x10B4	0x7811    LDRB	R1, [R2, #0]
0x10B6	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x10B8	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x10BA	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x10BC	0x1E49    SUBS	R1, R1, #1
0x10BE	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x10C0	0xB001    ADD	SP, SP, #4
0x10C2	0x4770    BX	LR
; end of _strlen
at_engine__parse_find:
;at_engine.c, 277 :: 		static uint16_t _parse_find( char* cmd )
; cmd start address is: 0 (R0)
0x1428	0xB081    SUB	SP, SP, #4
0x142A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;at_engine.c, 279 :: 		uint8_t _cnt = 0;
;at_engine.c, 281 :: 		uint32_t tmp_hash = _parse_hash( cmd );
; cmd end address is: 0 (R0)
0x142E	0xF001FC7D  BL	at_engine__parse_hash+0
; tmp_hash start address is: 0 (R0)
;at_engine.c, 282 :: 		for( _cnt = 0; _cnt < at_cmd_storage_used; _cnt++ )
; _cnt start address is: 12 (R3)
0x1432	0x2300    MOVS	R3, #0
; _cnt end address is: 12 (R3)
L_at_engine__parse_find4:
; _cnt start address is: 12 (R3)
; tmp_hash start address is: 0 (R0)
; tmp_hash end address is: 0 (R0)
0x1434	0x490A    LDR	R1, [PC, #40]
0x1436	0x7809    LDRB	R1, [R1, #0]
0x1438	0x428B    CMP	R3, R1
0x143A	0xD20C    BCS	L_at_engine__parse_find5
; tmp_hash end address is: 0 (R0)
;at_engine.c, 283 :: 		if( at_cmd_storage[ _cnt ].hash == tmp_hash )
; tmp_hash start address is: 0 (R0)
0x143C	0x2118    MOVS	R1, #24
0x143E	0xFB01F203  MUL	R2, R1, R3
0x1442	0x4908    LDR	R1, [PC, #32]
0x1444	0x1889    ADDS	R1, R1, R2
0x1446	0x6809    LDR	R1, [R1, #0]
0x1448	0x4281    CMP	R1, R0
0x144A	0xD101    BNE	L_at_engine__parse_find7
; tmp_hash end address is: 0 (R0)
;at_engine.c, 284 :: 		return _cnt;
0x144C	0xB2D8    UXTB	R0, R3
; _cnt end address is: 12 (R3)
0x144E	0xE003    B	L_end__parse_find
L_at_engine__parse_find7:
;at_engine.c, 282 :: 		for( _cnt = 0; _cnt < at_cmd_storage_used; _cnt++ )
; _cnt start address is: 12 (R3)
; tmp_hash start address is: 0 (R0)
0x1450	0x1C5B    ADDS	R3, R3, #1
0x1452	0xB2DB    UXTB	R3, R3
;at_engine.c, 284 :: 		return _cnt;
; tmp_hash end address is: 0 (R0)
; _cnt end address is: 12 (R3)
0x1454	0xE7EE    B	L_at_engine__parse_find4
L_at_engine__parse_find5:
;at_engine.c, 285 :: 		return 0;
0x1456	0x2000    MOVS	R0, #0
;at_engine.c, 286 :: 		}
L_end__parse_find:
0x1458	0xF8DDE000  LDR	LR, [SP, #0]
0x145C	0xB001    ADD	SP, SP, #4
0x145E	0x4770    BX	LR
0x1460	0x062F2000  	at_engine_at_cmd_storage_used+0
0x1464	0x06302000  	at_engine_at_cmd_storage+0
; end of at_engine__parse_find
GSM_GNSS_2_ARM_gsm_gnss_2_power_on:
;GSM_GNSS_2_ARM.c, 121 :: 		static void gsm_gnss_2_power_on( void )
0x3D88	0xB081    SUB	SP, SP, #4
0x3D8A	0xF8CDE000  STR	LR, [SP, #0]
;GSM_GNSS_2_ARM.c, 124 :: 		at_cmd_single( "AT+CPOWD=1" );
0x3D8E	0x481A    LDR	R0, [PC, #104]
0x3D90	0xF7FFFD50  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 125 :: 		GSM_GNSS_2_RST = 1;
0x3D94	0x2101    MOVS	R1, #1
0x3D96	0xB249    SXTB	R1, R1
0x3D98	0x4818    LDR	R0, [PC, #96]
0x3D9A	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 126 :: 		Delay_ms( 1000 );
0x3D9C	0xF2461753  MOVW	R7, #24915
0x3DA0	0xF2C00751  MOVT	R7, #81
0x3DA4	0xBF00    NOP
0x3DA6	0xBF00    NOP
L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on2:
0x3DA8	0x1E7F    SUBS	R7, R7, #1
0x3DAA	0xD1FD    BNE	L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on2
0x3DAC	0xBF00    NOP
0x3DAE	0xBF00    NOP
0x3DB0	0xBF00    NOP
0x3DB2	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 127 :: 		GSM_GNSS_2_RST = 0;
0x3DB4	0x2100    MOVS	R1, #0
0x3DB6	0xB249    SXTB	R1, R1
0x3DB8	0x4810    LDR	R0, [PC, #64]
0x3DBA	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 128 :: 		Delay_ms( 1500 );
0x3DBC	0xF24117FE  MOVW	R7, #4606
0x3DC0	0xF2C0077A  MOVT	R7, #122
0x3DC4	0xBF00    NOP
0x3DC6	0xBF00    NOP
L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on4:
0x3DC8	0x1E7F    SUBS	R7, R7, #1
0x3DCA	0xD1FD    BNE	L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on4
0x3DCC	0xBF00    NOP
0x3DCE	0xBF00    NOP
0x3DD0	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 129 :: 		GSM_GNSS_2_RST = 1;
0x3DD2	0x2101    MOVS	R1, #1
0x3DD4	0xB249    SXTB	R1, R1
0x3DD6	0x4809    LDR	R0, [PC, #36]
0x3DD8	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 132 :: 		Delay_ms( 20000 );                           // Waiting for GPS to stabilize
0x3DDA	0xF64927A9  MOVW	R7, #39593
0x3DDE	0xF2C0675B  MOVT	R7, #1627
L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on6:
0x3DE2	0x1E7F    SUBS	R7, R7, #1
0x3DE4	0xD1FD    BNE	L_GSM_GNSS_2_ARM_gsm_gnss_2_power_on6
0x3DE6	0xBF00    NOP
0x3DE8	0xBF00    NOP
0x3DEA	0xBF00    NOP
0x3DEC	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 133 :: 		}
L_end_gsm_gnss_2_power_on:
0x3DEE	0xF8DDE000  LDR	LR, [SP, #0]
0x3DF2	0xB001    ADD	SP, SP, #4
0x3DF4	0x4770    BX	LR
0x3DF6	0xBF00    NOP
0x3DF8	0x05692000  	?lstr1_GSM_GNSS_2_ARM+0
0x3DFC	0x02884241  	GPIOC_ODR+0
; end of GSM_GNSS_2_ARM_gsm_gnss_2_power_on
_at_cmd_single:
;at_engine.c, 496 :: 		void at_cmd_single( char *cmd )
; cmd start address is: 0 (R0)
0x3834	0xB082    SUB	SP, SP, #8
0x3836	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;at_engine.c, 498 :: 		char* tmp = cmd;
0x383A	0x9001    STR	R0, [SP, #4]
; cmd end address is: 0 (R0)
;at_engine.c, 500 :: 		AT_WAIT_RESPONSE();
L_at_cmd_single69:
0x383C	0x4912    LDR	R1, [PC, #72]
0x383E	0x7809    LDRB	R1, [R1, #0]
0x3840	0xB111    CBZ	R1, L_at_cmd_single70
0x3842	0xF7FDFD89  BL	_at_process+0
0x3846	0xE7F9    B	L_at_cmd_single69
L_at_cmd_single70:
;at_engine.c, 501 :: 		_parse_exe( tmp, &tmp_cb, &tmp_timer );
0x3848	0x4A10    LDR	R2, [PC, #64]
0x384A	0x4911    LDR	R1, [PC, #68]
0x384C	0x9801    LDR	R0, [SP, #4]
0x384E	0xF7FCFFA1  BL	__parse_exe+0
;at_engine.c, 502 :: 		_tx( tmp, AT_TERMINATE );
0x3852	0x210D    MOVS	R1, #13
0x3854	0x9801    LDR	R0, [SP, #4]
0x3856	0xF7FDF9DF  BL	at_engine__tx+0
;at_engine.c, 503 :: 		AT_SET_CUE();
0x385A	0x2200    MOVS	R2, #0
0x385C	0x490D    LDR	R1, [PC, #52]
0x385E	0x700A    STRB	R2, [R1, #0]
0x3860	0x2200    MOVS	R2, #0
0x3862	0x490D    LDR	R1, [PC, #52]
0x3864	0x700A    STRB	R2, [R1, #0]
0x3866	0x2201    MOVS	R2, #1
0x3868	0x4907    LDR	R1, [PC, #28]
0x386A	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 504 :: 		AT_LOAD_TIMER( tmp_timer );
0x386C	0x4907    LDR	R1, [PC, #28]
0x386E	0x680A    LDR	R2, [R1, #0]
0x3870	0x490A    LDR	R1, [PC, #40]
0x3872	0x600A    STR	R2, [R1, #0]
0x3874	0x2200    MOVS	R2, #0
0x3876	0x490A    LDR	R1, [PC, #40]
0x3878	0x600A    STR	R2, [R1, #0]
0x387A	0x2201    MOVS	R2, #1
0x387C	0x4909    LDR	R1, [PC, #36]
0x387E	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 505 :: 		}
L_end_at_cmd_single:
0x3880	0xF8DDE000  LDR	LR, [SP, #0]
0x3884	0xB002    ADD	SP, SP, #8
0x3886	0x4770    BX	LR
0x3888	0x06A82000  	at_engine_cue_f+0
0x388C	0x06B02000  	at_engine_tmp_timer+0
0x3890	0x06AC2000  	at_engine_tmp_cb+0
0x3894	0x06A92000  	at_engine_no_response_f+0
0x3898	0x06AA2000  	at_engine_response_f+0
0x389C	0x06B42000  	at_engine_t_response_l+0
0x38A0	0x06B82000  	at_engine_t_response_c+0
0x38A4	0x06AB2000  	at_engine_t_response_f+0
; end of _at_cmd_single
_at_process:
;at_engine.c, 547 :: 		void at_process( void )
0x1358	0xB082    SUB	SP, SP, #8
0x135A	0xF8CDE000  STR	LR, [SP, #0]
;at_engine.c, 555 :: 		if( response_f )
0x135E	0x4829    LDR	R0, [PC, #164]
0x1360	0x7800    LDRB	R0, [R0, #0]
0x1362	0x2800    CMP	R0, #0
0x1364	0xD022    BEQ	L_at_process81
;at_engine.c, 562 :: 		AT_STOP_T();
0x1366	0x2100    MOVS	R1, #0
0x1368	0x4827    LDR	R0, [PC, #156]
0x136A	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 563 :: 		AT_STOP_TIMER();
0x136C	0x2100    MOVS	R1, #0
0x136E	0x4827    LDR	R0, [PC, #156]
0x1370	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 564 :: 		_parse_exe( p_rx_buf, &cb, &tmp_timer );
0x1372	0x4827    LDR	R0, [PC, #156]
0x1374	0x9001    STR	R0, [SP, #4]
0x1376	0x6800    LDR	R0, [R0, #0]
0x1378	0x4A26    LDR	R2, [PC, #152]
0x137A	0x4927    LDR	R1, [PC, #156]
0x137C	0xF7FFFA0A  BL	__parse_exe+0
;at_engine.c, 565 :: 		cb( p_rx_buf );
0x1380	0x4823    LDR	R0, [PC, #140]
0x1382	0x6804    LDR	R4, [R0, #0]
0x1384	0x4620    MOV	R0, R4
0x1386	0x4C24    LDR	R4, [PC, #144]
0x1388	0x6824    LDR	R4, [R4, #0]
0x138A	0x47A0    BLX	R4
;at_engine.c, 566 :: 		AT_BUFFER_RESET();
0x138C	0x2100    MOVS	R1, #0
0x138E	0x4823    LDR	R0, [PC, #140]
0x1390	0x8001    STRH	R1, [R0, #0]
0x1392	0x2100    MOVS	R1, #0
0x1394	0x9801    LDR	R0, [SP, #4]
0x1396	0x6800    LDR	R0, [R0, #0]
0x1398	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 567 :: 		AT_RESET_CUE();
0x139A	0x2100    MOVS	R1, #0
0x139C	0x4820    LDR	R0, [PC, #128]
0x139E	0x7001    STRB	R1, [R0, #0]
0x13A0	0x2100    MOVS	R1, #0
0x13A2	0x4818    LDR	R0, [PC, #96]
0x13A4	0x7001    STRB	R1, [R0, #0]
0x13A6	0x2100    MOVS	R1, #0
0x13A8	0x481E    LDR	R0, [PC, #120]
0x13AA	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 568 :: 		}
L_at_process81:
;at_engine.c, 570 :: 		if( no_response_f )
0x13AC	0x481C    LDR	R0, [PC, #112]
0x13AE	0x7800    LDRB	R0, [R0, #0]
0x13B0	0x2800    CMP	R0, #0
0x13B2	0xD022    BEQ	L_at_process82
;at_engine.c, 577 :: 		AT_STOP_T();
0x13B4	0x2100    MOVS	R1, #0
0x13B6	0x4814    LDR	R0, [PC, #80]
0x13B8	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 578 :: 		AT_STOP_TIMER();
0x13BA	0x2100    MOVS	R1, #0
0x13BC	0x4813    LDR	R0, [PC, #76]
0x13BE	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 579 :: 		_parse_exe( p_rx_buf, &cb, &tmp_timer );
0x13C0	0x4813    LDR	R0, [PC, #76]
0x13C2	0x9001    STR	R0, [SP, #4]
0x13C4	0x6800    LDR	R0, [R0, #0]
0x13C6	0x4A13    LDR	R2, [PC, #76]
0x13C8	0x4913    LDR	R1, [PC, #76]
0x13CA	0xF7FFF9E3  BL	__parse_exe+0
;at_engine.c, 580 :: 		cb( p_rx_buf );
0x13CE	0x4810    LDR	R0, [PC, #64]
0x13D0	0x6804    LDR	R4, [R0, #0]
0x13D2	0x4620    MOV	R0, R4
0x13D4	0x4C10    LDR	R4, [PC, #64]
0x13D6	0x6824    LDR	R4, [R4, #0]
0x13D8	0x47A0    BLX	R4
;at_engine.c, 581 :: 		AT_BUFFER_RESET();
0x13DA	0x2100    MOVS	R1, #0
0x13DC	0x480F    LDR	R0, [PC, #60]
0x13DE	0x8001    STRH	R1, [R0, #0]
0x13E0	0x2100    MOVS	R1, #0
0x13E2	0x9801    LDR	R0, [SP, #4]
0x13E4	0x6800    LDR	R0, [R0, #0]
0x13E6	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 582 :: 		AT_RESET_CUE();
0x13E8	0x2100    MOVS	R1, #0
0x13EA	0x480D    LDR	R0, [PC, #52]
0x13EC	0x7001    STRB	R1, [R0, #0]
0x13EE	0x2100    MOVS	R1, #0
0x13F0	0x4804    LDR	R0, [PC, #16]
0x13F2	0x7001    STRB	R1, [R0, #0]
0x13F4	0x2100    MOVS	R1, #0
0x13F6	0x480B    LDR	R0, [PC, #44]
0x13F8	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 583 :: 		}
L_at_process82:
;at_engine.c, 584 :: 		}
L_end_at_process:
0x13FA	0xF8DDE000  LDR	LR, [SP, #0]
0x13FE	0xB002    ADD	SP, SP, #8
0x1400	0x4770    BX	LR
0x1402	0xBF00    NOP
0x1404	0x06AA2000  	at_engine_response_f+0
0x1408	0x06BC2000  	at_engine_t_char_f+0
0x140C	0x06AB2000  	at_engine_t_response_f+0
0x1410	0x06C02000  	at_engine_p_rx_buf+0
0x1414	0x06B02000  	at_engine_tmp_timer+0
0x1418	0x06C42000  	at_engine_cb+0
0x141C	0x06BE2000  	at_engine_rx_idx+0
0x1420	0x06A92000  	at_engine_no_response_f+0
0x1424	0x06A82000  	at_engine_cue_f+0
; end of _at_process
_rsp_handler:
;GSM_GNSS_2_ARM.c, 240 :: 		void rsp_handler( char *rsp )
; rsp start address is: 0 (R0)
0x0700	0xB081    SUB	SP, SP, #4
0x0702	0xF8CDE000  STR	LR, [SP, #0]
0x0706	0x4605    MOV	R5, R0
; rsp end address is: 0 (R0)
; rsp start address is: 20 (R5)
;GSM_GNSS_2_ARM.c, 242 :: 		char tmp[ 25 ] = { 0 };
;GSM_GNSS_2_ARM.c, 246 :: 		if ( !strncmp( rsp, "\r\nNORMAL POWER DOWN", 19 ) )
0x0708	0x4918    LDR	R1, [PC, #96]
0x070A	0x2213    MOVS	R2, #19
0x070C	0x4628    MOV	R0, R5
0x070E	0xF7FFFD9F  BL	_strncmp+0
0x0712	0xB990    CBNZ	R0, L_rsp_handler18
;GSM_GNSS_2_ARM.c, 248 :: 		GSM_GNSS_2_RST = 0;
0x0714	0x2200    MOVS	R2, #0
0x0716	0xB252    SXTB	R2, R2
0x0718	0x4915    LDR	R1, [PC, #84]
0x071A	0x600A    STR	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 249 :: 		Delay_ms( 1500 );
0x071C	0xF24117FE  MOVW	R7, #4606
0x0720	0xF2C0077A  MOVT	R7, #122
0x0724	0xBF00    NOP
0x0726	0xBF00    NOP
L_rsp_handler19:
0x0728	0x1E7F    SUBS	R7, R7, #1
0x072A	0xD1FD    BNE	L_rsp_handler19
0x072C	0xBF00    NOP
0x072E	0xBF00    NOP
0x0730	0xBF00    NOP
;GSM_GNSS_2_ARM.c, 250 :: 		GSM_GNSS_2_RST = 1;
0x0732	0x2201    MOVS	R2, #1
0x0734	0xB252    SXTB	R2, R2
0x0736	0x490E    LDR	R1, [PC, #56]
0x0738	0x600A    STR	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 251 :: 		}
L_rsp_handler18:
;GSM_GNSS_2_ARM.c, 254 :: 		if ( !strncmp( rsp, "\r\nRDY", 5 ) )
0x073A	0x490E    LDR	R1, [PC, #56]
0x073C	0x2205    MOVS	R2, #5
0x073E	0x4628    MOV	R0, R5
0x0740	0xF7FFFD86  BL	_strncmp+0
0x0744	0xB910    CBNZ	R0, L_rsp_handler21
;GSM_GNSS_2_ARM.c, 256 :: 		ready_f = true;
0x0746	0x2201    MOVS	R2, #1
0x0748	0x490B    LDR	R1, [PC, #44]
0x074A	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 257 :: 		}
L_rsp_handler21:
;GSM_GNSS_2_ARM.c, 260 :: 		if ( !strncmp( rsp, "\r\nNO CARRIER", 12 ) )
0x074C	0x490B    LDR	R1, [PC, #44]
0x074E	0x220C    MOVS	R2, #12
0x0750	0x4628    MOV	R0, R5
; rsp end address is: 20 (R5)
0x0752	0xF7FFFD7D  BL	_strncmp+0
0x0756	0xB928    CBNZ	R0, L_rsp_handler22
;GSM_GNSS_2_ARM.c, 262 :: 		isCall = true;
0x0758	0x2201    MOVS	R2, #1
0x075A	0x4909    LDR	R1, [PC, #36]
0x075C	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 263 :: 		action_f = true;
0x075E	0x2201    MOVS	R2, #1
0x0760	0x4908    LDR	R1, [PC, #32]
0x0762	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 264 :: 		}
L_rsp_handler22:
;GSM_GNSS_2_ARM.c, 265 :: 		}
L_end_rsp_handler:
0x0764	0xF8DDE000  LDR	LR, [SP, #0]
0x0768	0xB001    ADD	SP, SP, #4
0x076A	0x4770    BX	LR
0x076C	0x053F2000  	?lstr26_GSM_GNSS_2_ARM+0
0x0770	0x02884241  	GPIOC_ODR+0
0x0774	0x05532000  	?lstr27_GSM_GNSS_2_ARM+0
0x0778	0x05592000  	_ready_f+0
0x077C	0x055A2000  	?lstr28_GSM_GNSS_2_ARM+0
0x0780	0x05672000  	_isCall+0
0x0784	0x00022000  	_action_f+0
; end of _rsp_handler
_strncmp:
;__Lib_CString.c, 226 :: 		
; len start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0250	0xB081    SUB	SP, SP, #4
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; len start address is: 8 (R2)
0x0252	0xF88D2000  STRB	R2, [SP, #0]
; s1 end address is: 0 (R0)
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0256	0x4602    MOV	R2, R0
0x0258	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 228 :: 		
L_strncmp58:
; len start address is: 0 (R0)
; len start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x025C	0xB2C4    UXTB	R4, R0
0x025E	0x1E43    SUBS	R3, R0, #1
0x0260	0xB2D8    UXTB	R0, R3
; len end address is: 0 (R0)
0x0262	0xB174    CBZ	R4, L_strncmp59
; len end address is: 0 (R0)
;__Lib_CString.c, 229 :: 		
; len start address is: 0 (R0)
0x0264	0x7813    LDRB	R3, [R2, #0]
0x0266	0xB123    CBZ	R3, L__strncmp103
0x0268	0x780C    LDRB	R4, [R1, #0]
0x026A	0x7813    LDRB	R3, [R2, #0]
0x026C	0x42A3    CMP	R3, R4
0x026E	0xD100    BNE	L__strncmp102
0x0270	0xE004    B	L_strncmp62
; len end address is: 0 (R0)
L__strncmp103:
L__strncmp102:
;__Lib_CString.c, 230 :: 		
0x0272	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0274	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x0276	0x1AE3    SUB	R3, R4, R3
0x0278	0xB218    SXTH	R0, R3
0x027A	0xE004    B	L_end_strncmp
L_strncmp62:
;__Lib_CString.c, 231 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; len start address is: 0 (R0)
0x027C	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 232 :: 		
0x027E	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 233 :: 		
; len end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0280	0xE7EC    B	L_strncmp58
L_strncmp59:
;__Lib_CString.c, 234 :: 		
0x0282	0x2000    MOVS	R0, #0
0x0284	0xB200    SXTH	R0, R0
;__Lib_CString.c, 235 :: 		
L_end_strncmp:
0x0286	0xB001    ADD	SP, SP, #4
0x0288	0x4770    BX	LR
; end of _strncmp
_at_cb_send_init_message:
;GSM_GNSS_2_ARM.c, 274 :: 		void at_cb_send_init_message ( char* rsp )
;GSM_GNSS_2_ARM.c, 276 :: 		msg_sent = true;
0x06F0	0x2201    MOVS	R2, #1
0x06F2	0x4901    LDR	R1, [PC, #4]
0x06F4	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 277 :: 		}
L_end_at_cb_send_init_message:
0x06F6	0x4770    BX	LR
0x06F8	0x04CA2000  	_msg_sent+0
; end of _at_cb_send_init_message
_at_cb_microsd_end:
;GSM_GNSS_2_ARM.c, 279 :: 		void at_cb_microsd_end ( char* rsp )
;GSM_GNSS_2_ARM.c, 282 :: 		sd_f = true;
0x0788	0x2201    MOVS	R2, #1
0x078A	0x4901    LDR	R1, [PC, #4]
0x078C	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 283 :: 		}
L_end_at_cb_microsd_end:
0x078E	0x4770    BX	LR
0x0790	0x05682000  	_sd_f+0
; end of _at_cb_microsd_end
_sms_action_handler:
;GSM_GNSS_2_ARM.c, 268 :: 		void sms_action_handler( char* rsp )
;GSM_GNSS_2_ARM.c, 270 :: 		isMessage = true;
0x08B8	0x2201    MOVS	R2, #1
0x08BA	0x4903    LDR	R1, [PC, #12]
0x08BC	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 271 :: 		action_f = true;
0x08BE	0x2201    MOVS	R2, #1
0x08C0	0x4902    LDR	R1, [PC, #8]
0x08C2	0x700A    STRB	R2, [R1, #0]
;GSM_GNSS_2_ARM.c, 272 :: 		}
L_end_sms_action_handler:
0x08C4	0x4770    BX	LR
0x08C6	0xBF00    NOP
0x08C8	0x00012000  	_isMessage+0
0x08CC	0x00022000  	_action_f+0
; end of _sms_action_handler
__parse_exe:
;at_engine.c, 382 :: 		void _parse_exe( char *input, at_cmd_cb *cb, uint32_t *timeout )
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
; input start address is: 0 (R0)
0x0794	0xB087    SUB	SP, SP, #28
0x0796	0xF8CDE000  STR	LR, [SP, #0]
; timeout end address is: 8 (R2)
; cb end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; cb start address is: 4 (R1)
; timeout start address is: 8 (R2)
;at_engine.c, 384 :: 		at_type_t   cmd_type                    = 0;
;at_engine.c, 385 :: 		uint16_t    cmd_idx                     = 0;
;at_engine.c, 386 :: 		char        cmd_temp[ AT_HEADER_SIZE_MAX ]  = { 0 };
0x079A	0xF10D0B0C  ADD	R11, SP, #12
0x079E	0xF10B0A0F  ADD	R10, R11, #15
0x07A2	0xF8DFC100  LDR	R12, [PC, #256]
0x07A6	0xF003F9F5  BL	___CC2DW+0
;at_engine.c, 388 :: 		if( !( cmd_type = _parse_pre( input, cmd_temp ) ) )
0x07AA	0xAB03    ADD	R3, SP, #12
0x07AC	0x9201    STR	R2, [SP, #4]
0x07AE	0x9102    STR	R1, [SP, #8]
0x07B0	0x4619    MOV	R1, R3
; input end address is: 0 (R0)
0x07B2	0xF7FFFDE9  BL	at_engine__parse_pre+0
0x07B6	0x9902    LDR	R1, [SP, #8]
0x07B8	0x9A01    LDR	R2, [SP, #4]
; cmd_type start address is: 16 (R4)
0x07BA	0xB2C4    UXTB	R4, R0
0x07BC	0xB930    CBNZ	R0, L__parse_exe47
; cmd_type end address is: 16 (R4)
;at_engine.c, 390 :: 		*cb = at_cmd_storage[ 0 ].tester;
0x07BE	0x4B3A    LDR	R3, [PC, #232]
0x07C0	0x681B    LDR	R3, [R3, #0]
0x07C2	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 391 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x07C4	0x4B39    LDR	R3, [PC, #228]
0x07C6	0x681B    LDR	R3, [R3, #0]
0x07C8	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 392 :: 		return;
0x07CA	0xE066    B	L_end__parse_exe
;at_engine.c, 393 :: 		}
L__parse_exe47:
;at_engine.c, 395 :: 		if( !( cmd_idx = _parse_find( cmd_temp ) ) )
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x07CC	0xAB03    ADD	R3, SP, #12
0x07CE	0x9201    STR	R2, [SP, #4]
0x07D0	0x9102    STR	R1, [SP, #8]
0x07D2	0x4618    MOV	R0, R3
0x07D4	0xF000FE28  BL	at_engine__parse_find+0
0x07D8	0x9902    LDR	R1, [SP, #8]
0x07DA	0x9A01    LDR	R2, [SP, #4]
; cmd_idx start address is: 20 (R5)
0x07DC	0xB285    UXTH	R5, R0
0x07DE	0xB930    CBNZ	R0, L__parse_exe48
; cmd_type end address is: 16 (R4)
; cmd_idx end address is: 20 (R5)
;at_engine.c, 397 :: 		*cb = at_cmd_storage[ 0 ].tester;
0x07E0	0x4B31    LDR	R3, [PC, #196]
0x07E2	0x681B    LDR	R3, [R3, #0]
0x07E4	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 398 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x07E6	0x4B31    LDR	R3, [PC, #196]
0x07E8	0x681B    LDR	R3, [R3, #0]
0x07EA	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 399 :: 		return;
0x07EC	0xE055    B	L_end__parse_exe
;at_engine.c, 400 :: 		}
L__parse_exe48:
;at_engine.c, 402 :: 		switch ( cmd_type )
; cmd_idx start address is: 20 (R5)
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x07EE	0xE04A    B	L__parse_exe49
; cmd_type end address is: 16 (R4)
;at_engine.c, 404 :: 		case AT_CMD_SET :
L__parse_exe51:
;at_engine.c, 405 :: 		*cb = at_cmd_storage[ cmd_idx ].setter;
0x07F0	0x2318    MOVS	R3, #24
0x07F2	0xFB03F405  MUL	R4, R3, R5
0x07F6	0x4B2E    LDR	R3, [PC, #184]
0x07F8	0x191B    ADDS	R3, R3, R4
0x07FA	0x330C    ADDS	R3, #12
0x07FC	0x681B    LDR	R3, [R3, #0]
0x07FE	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 406 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x0800	0x2318    MOVS	R3, #24
0x0802	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x0806	0x4B2A    LDR	R3, [PC, #168]
0x0808	0x191B    ADDS	R3, R3, R4
0x080A	0x1D1B    ADDS	R3, R3, #4
0x080C	0x681B    LDR	R3, [R3, #0]
0x080E	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 407 :: 		break;
0x0810	0xE043    B	L__parse_exe50
;at_engine.c, 408 :: 		case AT_CMD_GET :
L__parse_exe52:
;at_engine.c, 409 :: 		*cb = at_cmd_storage[ cmd_idx ].getter;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x0812	0x2318    MOVS	R3, #24
0x0814	0xFB03F405  MUL	R4, R3, R5
0x0818	0x4B25    LDR	R3, [PC, #148]
0x081A	0x191B    ADDS	R3, R3, R4
0x081C	0x3308    ADDS	R3, #8
0x081E	0x681B    LDR	R3, [R3, #0]
0x0820	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 410 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x0822	0x2318    MOVS	R3, #24
0x0824	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x0828	0x4B21    LDR	R3, [PC, #132]
0x082A	0x191B    ADDS	R3, R3, R4
0x082C	0x1D1B    ADDS	R3, R3, #4
0x082E	0x681B    LDR	R3, [R3, #0]
0x0830	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 411 :: 		break;
0x0832	0xE032    B	L__parse_exe50
;at_engine.c, 412 :: 		case AT_CMD_TEST :
L__parse_exe53:
;at_engine.c, 413 :: 		*cb = at_cmd_storage[ cmd_idx ].tester;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x0834	0x2318    MOVS	R3, #24
0x0836	0xFB03F405  MUL	R4, R3, R5
0x083A	0x4B1D    LDR	R3, [PC, #116]
0x083C	0x191B    ADDS	R3, R3, R4
0x083E	0x3310    ADDS	R3, #16
0x0840	0x681B    LDR	R3, [R3, #0]
0x0842	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 414 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x0844	0x2318    MOVS	R3, #24
0x0846	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x084A	0x4B19    LDR	R3, [PC, #100]
0x084C	0x191B    ADDS	R3, R3, R4
0x084E	0x1D1B    ADDS	R3, R3, #4
0x0850	0x681B    LDR	R3, [R3, #0]
0x0852	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 415 :: 		break;
0x0854	0xE021    B	L__parse_exe50
;at_engine.c, 416 :: 		case AT_CMD_EXEC :
L__parse_exe54:
;at_engine.c, 417 :: 		*cb = at_cmd_storage[ cmd_idx ].executer;
; cmd_idx start address is: 20 (R5)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x0856	0x2318    MOVS	R3, #24
0x0858	0xFB03F405  MUL	R4, R3, R5
0x085C	0x4B14    LDR	R3, [PC, #80]
0x085E	0x191B    ADDS	R3, R3, R4
0x0860	0x3314    ADDS	R3, #20
0x0862	0x681B    LDR	R3, [R3, #0]
0x0864	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 418 :: 		*timeout = at_cmd_storage[ cmd_idx ].timeout;
0x0866	0x2318    MOVS	R3, #24
0x0868	0xFB03F405  MUL	R4, R3, R5
; cmd_idx end address is: 20 (R5)
0x086C	0x4B10    LDR	R3, [PC, #64]
0x086E	0x191B    ADDS	R3, R3, R4
0x0870	0x1D1B    ADDS	R3, R3, #4
0x0872	0x681B    LDR	R3, [R3, #0]
0x0874	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 419 :: 		break;
0x0876	0xE010    B	L__parse_exe50
;at_engine.c, 420 :: 		case AT_CMD_UNKNOWN :
L__parse_exe55:
;at_engine.c, 421 :: 		*cb = at_cmd_storage[ 0 ].executer;
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x0878	0x4B0E    LDR	R3, [PC, #56]
0x087A	0x681B    LDR	R3, [R3, #0]
0x087C	0x600B    STR	R3, [R1, #0]
; cb end address is: 4 (R1)
;at_engine.c, 422 :: 		*timeout = at_cmd_storage[ 0 ].timeout;
0x087E	0x4B0B    LDR	R3, [PC, #44]
0x0880	0x681B    LDR	R3, [R3, #0]
0x0882	0x6013    STR	R3, [R2, #0]
; timeout end address is: 8 (R2)
;at_engine.c, 423 :: 		break;
0x0884	0xE009    B	L__parse_exe50
;at_engine.c, 424 :: 		}
L__parse_exe49:
; cmd_idx start address is: 20 (R5)
; cmd_type start address is: 16 (R4)
; timeout start address is: 8 (R2)
; cb start address is: 4 (R1)
0x0886	0x2C02    CMP	R4, #2
0x0888	0xD0B2    BEQ	L__parse_exe51
0x088A	0x2C01    CMP	R4, #1
0x088C	0xD0C1    BEQ	L__parse_exe52
0x088E	0x2C03    CMP	R4, #3
0x0890	0xD0D0    BEQ	L__parse_exe53
0x0892	0x2C04    CMP	R4, #4
0x0894	0xD0DF    BEQ	L__parse_exe54
; cmd_idx end address is: 20 (R5)
0x0896	0x2C00    CMP	R4, #0
0x0898	0xD0EE    BEQ	L__parse_exe55
; cb end address is: 4 (R1)
; timeout end address is: 8 (R2)
; cmd_type end address is: 16 (R4)
L__parse_exe50:
;at_engine.c, 425 :: 		return;
;at_engine.c, 426 :: 		}
L_end__parse_exe:
0x089A	0xF8DDE000  LDR	LR, [SP, #0]
0x089E	0xB007    ADD	SP, SP, #28
0x08A0	0x4770    BX	LR
0x08A2	0xBF00    NOP
0x08A4	0x69FB0000  	?ICS_parse_exe_cmd_temp_L0+0
0x08A8	0x06402000  	at_engine_at_cmd_storage+16
0x08AC	0x06342000  	at_engine_at_cmd_storage+4
0x08B0	0x06302000  	at_engine_at_cmd_storage+0
0x08B4	0x06442000  	at_engine_at_cmd_storage+20
; end of __parse_exe
at_engine__parse_pre:
;at_engine.c, 314 :: 		static at_type_t _parse_pre( char *raw_in, char *clean_out )
; clean_out start address is: 4 (R1)
; raw_in start address is: 0 (R0)
0x0388	0xB086    SUB	SP, SP, #24
0x038A	0xF8CDE000  STR	LR, [SP, #0]
0x038E	0x460F    MOV	R7, R1
; clean_out end address is: 4 (R1)
; raw_in end address is: 0 (R0)
; raw_in start address is: 0 (R0)
; clean_out start address is: 28 (R7)
;at_engine.c, 316 :: 		uint8_t     _cnt                   = 0;
;at_engine.c, 317 :: 		uint8_t     end_pos                   = 0;
; end_pos start address is: 32 (R8)
0x0390	0xF2400800  MOVW	R8, #0
;at_engine.c, 318 :: 		uint8_t     set_pos                   = 0;
; set_pos start address is: 4 (R1)
0x0394	0x2100    MOVS	R1, #0
;at_engine.c, 319 :: 		uint8_t     get_pos                   = 0;
; get_pos start address is: 12 (R3)
0x0396	0x2300    MOVS	R3, #0
;at_engine.c, 320 :: 		uint8_t     start_pos                 = 0;
; start_pos start address is: 16 (R4)
0x0398	0x2400    MOVS	R4, #0
;at_engine.c, 321 :: 		char*       tmp_ptr                   = raw_in;
; tmp_ptr start address is: 20 (R5)
0x039A	0x4605    MOV	R5, R0
; raw_in end address is: 0 (R0)
;at_engine.c, 322 :: 		char        tmp_cmd[ AT_HEADER_SIZE_MAX ] = { 0 };
0x039C	0xF10D0B08  ADD	R11, SP, #8
0x03A0	0xF10B0A0F  ADD	R10, R11, #15
0x03A4	0xF8DFC19C  LDR	R12, [PC, #412]
0x03A8	0xF003FBF4  BL	___CC2DW+0
;at_engine.c, 324 :: 		if( strlen( tmp_ptr ) <= AT_HEAD_SIZE )
0x03AC	0xF88D3004  STRB	R3, [SP, #4]
0x03B0	0xF88D1005  STRB	R1, [SP, #5]
0x03B4	0x4628    MOV	R0, R5
0x03B6	0xF000FE77  BL	_strlen+0
0x03BA	0xF89D1005  LDRB	R1, [SP, #5]
0x03BE	0xF89D3004  LDRB	R3, [SP, #4]
0x03C2	0x2802    CMP	R0, #2
0x03C4	0xDC01    BGT	L_at_engine__parse_pre12
; end_pos end address is: 32 (R8)
; set_pos end address is: 4 (R1)
; get_pos end address is: 12 (R3)
; start_pos end address is: 16 (R4)
; tmp_ptr end address is: 20 (R5)
; clean_out end address is: 28 (R7)
;at_engine.c, 325 :: 		return AT_CMD_UNKNOWN;
0x03C6	0x2000    MOVS	R0, #0
0x03C8	0xE0B8    B	L_end__parse_pre
L_at_engine__parse_pre12:
;at_engine.c, 327 :: 		strncpy( tmp_cmd, tmp_ptr, AT_HEADER_SIZE_MAX );
; clean_out start address is: 28 (R7)
; tmp_ptr start address is: 20 (R5)
; start_pos start address is: 16 (R4)
; get_pos start address is: 12 (R3)
; set_pos start address is: 4 (R1)
; end_pos start address is: 32 (R8)
0x03CA	0xAA02    ADD	R2, SP, #8
0x03CC	0xF88D4004  STRB	R4, [SP, #4]
0x03D0	0xF88D3005  STRB	R3, [SP, #5]
0x03D4	0xF88D1006  STRB	R1, [SP, #6]
0x03D8	0x4629    MOV	R1, R5
0x03DA	0x4610    MOV	R0, R2
; tmp_ptr end address is: 20 (R5)
0x03DC	0x220F    MOVS	R2, #15
0x03DE	0xB212    SXTH	R2, R2
0x03E0	0xF7FFFED2  BL	_strncpy+0
0x03E4	0xF89D1006  LDRB	R1, [SP, #6]
0x03E8	0xF89D3005  LDRB	R3, [SP, #5]
0x03EC	0xF89D4004  LDRB	R4, [SP, #4]
;at_engine.c, 329 :: 		for( _cnt = 0; _cnt < AT_HEADER_SIZE_MAX; _cnt++ )
; _cnt start address is: 0 (R0)
0x03F0	0x2000    MOVS	R0, #0
; end_pos end address is: 32 (R8)
; set_pos end address is: 4 (R1)
; get_pos end address is: 12 (R3)
; start_pos end address is: 16 (R4)
; clean_out end address is: 28 (R7)
; _cnt end address is: 0 (R0)
0x03F2	0xF88D3004  STRB	R3, [SP, #4]
0x03F6	0xFA5FF388  UXTB	R3, R8
0x03FA	0xFA5FF981  UXTB	R9, R1
0x03FE	0xFA5FFA84  UXTB	R10, R4
0x0402	0xF89D8004  LDRB	R8, [SP, #4]
L_at_engine__parse_pre13:
; _cnt start address is: 0 (R0)
; start_pos start address is: 40 (R10)
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; end_pos start address is: 12 (R3)
; clean_out start address is: 28 (R7)
0x0406	0x280F    CMP	R0, #15
0x0408	0xF080804F  BCS	L_at_engine__parse_pre118
;at_engine.c, 331 :: 		if( tmp_cmd[ _cnt ] == '\0' )
0x040C	0xAA02    ADD	R2, SP, #8
0x040E	0x1812    ADDS	R2, R2, R0
0x0410	0x7812    LDRB	R2, [R2, #0]
0x0412	0xB92A    CBNZ	R2, L_at_engine__parse_pre16
;at_engine.c, 333 :: 		if( !end_pos )
0x0414	0xB913    CBNZ	R3, L_at_engine__parse_pre109
; end_pos end address is: 12 (R3)
;at_engine.c, 334 :: 		end_pos = _cnt;
; end_pos start address is: 4 (R1)
0x0416	0xB2C1    UXTB	R1, R0
; end_pos end address is: 4 (R1)
; _cnt end address is: 0 (R0)
0x0418	0xB2C8    UXTB	R0, R1
0x041A	0xE000    B	L_at_engine__parse_pre17
L_at_engine__parse_pre109:
;at_engine.c, 333 :: 		if( !end_pos )
0x041C	0xB2D8    UXTB	R0, R3
;at_engine.c, 334 :: 		end_pos = _cnt;
L_at_engine__parse_pre17:
;at_engine.c, 335 :: 		break;
; end_pos start address is: 0 (R0)
; end_pos end address is: 0 (R0)
0x041E	0xE045    B	L_at_engine__parse_pre14
;at_engine.c, 336 :: 		}
L_at_engine__parse_pre16:
;at_engine.c, 343 :: 		if( ( tmp_cmd[ _cnt ] == '+') && !start_pos )
; _cnt start address is: 0 (R0)
; end_pos start address is: 12 (R3)
0x0420	0xAA02    ADD	R2, SP, #8
0x0422	0x1812    ADDS	R2, R2, R0
0x0424	0x7812    LDRB	R2, [R2, #0]
0x0426	0x2A2B    CMP	R2, #43
0x0428	0xD104    BNE	L_at_engine__parse_pre110
0x042A	0xF1BA0F00  CMP	R10, #0
0x042E	0xD104    BNE	L_at_engine__parse_pre111
; start_pos end address is: 40 (R10)
L_at_engine__parse_pre91:
;at_engine.c, 344 :: 		start_pos = _cnt;
; start_pos start address is: 4 (R1)
0x0430	0xB2C1    UXTB	R1, R0
; start_pos end address is: 4 (R1)
;at_engine.c, 343 :: 		if( ( tmp_cmd[ _cnt ] == '+') && !start_pos )
0x0432	0xE001    B	L_at_engine__parse_pre93
L_at_engine__parse_pre110:
0x0434	0xFA5FF18A  UXTB	R1, R10
L_at_engine__parse_pre93:
; start_pos start address is: 4 (R1)
; start_pos end address is: 4 (R1)
0x0438	0xE001    B	L_at_engine__parse_pre92
L_at_engine__parse_pre111:
0x043A	0xFA5FF18A  UXTB	R1, R10
L_at_engine__parse_pre92:
;at_engine.c, 346 :: 		if( ( tmp_cmd[ _cnt ] == '=' ) && !set_pos )
; start_pos start address is: 4 (R1)
0x043E	0xAA02    ADD	R2, SP, #8
0x0440	0x1812    ADDS	R2, R2, R0
0x0442	0x7812    LDRB	R2, [R2, #0]
0x0444	0x2A3D    CMP	R2, #61
0x0446	0xD106    BNE	L_at_engine__parse_pre112
0x0448	0xF1B90F00  CMP	R9, #0
0x044C	0xD104    BNE	L_at_engine__parse_pre113
; set_pos end address is: 36 (R9)
L_at_engine__parse_pre90:
;at_engine.c, 347 :: 		set_pos = _cnt;
; set_pos start address is: 8 (R2)
0x044E	0xB2C2    UXTB	R2, R0
; set_pos end address is: 8 (R2)
0x0450	0xFA5FF982  UXTB	R9, R2
;at_engine.c, 346 :: 		if( ( tmp_cmd[ _cnt ] == '=' ) && !set_pos )
0x0454	0xE7FF    B	L_at_engine__parse_pre95
L_at_engine__parse_pre112:
L_at_engine__parse_pre95:
; set_pos start address is: 36 (R9)
; set_pos end address is: 36 (R9)
0x0456	0xE7FF    B	L_at_engine__parse_pre94
L_at_engine__parse_pre113:
L_at_engine__parse_pre94:
;at_engine.c, 349 :: 		if( ( tmp_cmd[ _cnt ] == '?' ) && !get_pos )
; set_pos start address is: 36 (R9)
0x0458	0xAA02    ADD	R2, SP, #8
0x045A	0x1812    ADDS	R2, R2, R0
0x045C	0x7812    LDRB	R2, [R2, #0]
0x045E	0x2A3F    CMP	R2, #63
0x0460	0xD106    BNE	L_at_engine__parse_pre114
0x0462	0xF1B80F00  CMP	R8, #0
0x0466	0xD104    BNE	L_at_engine__parse_pre115
; get_pos end address is: 32 (R8)
L_at_engine__parse_pre89:
;at_engine.c, 350 :: 		get_pos = _cnt;
; get_pos start address is: 8 (R2)
0x0468	0xB2C2    UXTB	R2, R0
; get_pos end address is: 8 (R2)
0x046A	0xFA5FF882  UXTB	R8, R2
;at_engine.c, 349 :: 		if( ( tmp_cmd[ _cnt ] == '?' ) && !get_pos )
0x046E	0xE7FF    B	L_at_engine__parse_pre97
L_at_engine__parse_pre114:
L_at_engine__parse_pre97:
; get_pos start address is: 32 (R8)
; get_pos end address is: 32 (R8)
0x0470	0xE7FF    B	L_at_engine__parse_pre96
L_at_engine__parse_pre115:
L_at_engine__parse_pre96:
;at_engine.c, 352 :: 		if( ( ( ( tmp_cmd[ _cnt ] == '\r' )  ||
; get_pos start address is: 32 (R8)
0x0472	0xAA02    ADD	R2, SP, #8
0x0474	0x1812    ADDS	R2, R2, R0
0x0476	0x7812    LDRB	R2, [R2, #0]
;at_engine.c, 353 :: 		( tmp_cmd[ _cnt ] == '\n' )  ||
0x0478	0x2A0D    CMP	R2, #13
0x047A	0xD00B    BEQ	L_at_engine__parse_pre100
0x047C	0xAA02    ADD	R2, SP, #8
0x047E	0x1812    ADDS	R2, R2, R0
0x0480	0x7812    LDRB	R2, [R2, #0]
0x0482	0x2A0A    CMP	R2, #10
0x0484	0xD006    BEQ	L_at_engine__parse_pre99
;at_engine.c, 354 :: 		( tmp_cmd[ _cnt ] == ':' ) ) && !end_pos ) && start_pos )
0x0486	0xAA02    ADD	R2, SP, #8
0x0488	0x1812    ADDS	R2, R2, R0
0x048A	0x7812    LDRB	R2, [R2, #0]
0x048C	0x2A3A    CMP	R2, #58
0x048E	0xD001    BEQ	L_at_engine__parse_pre98
0x0490	0xB2DA    UXTB	R2, R3
0x0492	0xE002    B	L_at_engine__parse_pre33
;at_engine.c, 353 :: 		( tmp_cmd[ _cnt ] == '\n' )  ||
L_at_engine__parse_pre100:
L_at_engine__parse_pre99:
;at_engine.c, 354 :: 		( tmp_cmd[ _cnt ] == ':' ) ) && !end_pos ) && start_pos )
L_at_engine__parse_pre98:
0x0494	0xB91B    CBNZ	R3, L_at_engine__parse_pre116
L_at_engine__parse_pre87:
0x0496	0xB119    CBZ	R1, L_at_engine__parse_pre117
; end_pos end address is: 12 (R3)
L_at_engine__parse_pre86:
;at_engine.c, 355 :: 		end_pos = _cnt;
; end_pos start address is: 8 (R2)
0x0498	0xB2C2    UXTB	R2, R0
; end_pos end address is: 8 (R2)
L_at_engine__parse_pre33:
;at_engine.c, 354 :: 		( tmp_cmd[ _cnt ] == ':' ) ) && !end_pos ) && start_pos )
; end_pos start address is: 8 (R2)
0x049A	0xB2D3    UXTB	R3, R2
; end_pos end address is: 8 (R2)
0x049C	0xE7FF    B	L_at_engine__parse_pre102
L_at_engine__parse_pre116:
L_at_engine__parse_pre102:
; end_pos start address is: 12 (R3)
; end_pos end address is: 12 (R3)
0x049E	0xE7FF    B	L_at_engine__parse_pre101
L_at_engine__parse_pre117:
L_at_engine__parse_pre101:
;at_engine.c, 329 :: 		for( _cnt = 0; _cnt < AT_HEADER_SIZE_MAX; _cnt++ )
; end_pos start address is: 12 (R3)
0x04A0	0x1C40    ADDS	R0, R0, #1
0x04A2	0xB2C0    UXTB	R0, R0
;at_engine.c, 356 :: 		}
; start_pos end address is: 4 (R1)
; end_pos end address is: 12 (R3)
; _cnt end address is: 0 (R0)
0x04A4	0xFA5FFA81  UXTB	R10, R1
0x04A8	0xE7AD    B	L_at_engine__parse_pre13
L_at_engine__parse_pre118:
;at_engine.c, 329 :: 		for( _cnt = 0; _cnt < AT_HEADER_SIZE_MAX; _cnt++ )
0x04AA	0xB2D8    UXTB	R0, R3
;at_engine.c, 356 :: 		}
L_at_engine__parse_pre14:
;at_engine.c, 358 :: 		if( !set_pos && !get_pos )
; end_pos start address is: 0 (R0)
; start_pos start address is: 40 (R10)
0x04AC	0xF1B90F00  CMP	R9, #0
0x04B0	0xD10E    BNE	L_at_engine__parse_pre104
0x04B2	0xF1B80F00  CMP	R8, #0
0x04B6	0xD10B    BNE	L_at_engine__parse_pre103
; set_pos end address is: 36 (R9)
; get_pos end address is: 32 (R8)
L_at_engine__parse_pre85:
;at_engine.c, 360 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], end_pos - start_pos );
0x04B8	0xEBA0030A  SUB	R3, R0, R10, LSL #0
; end_pos end address is: 0 (R0)
0x04BC	0xAA02    ADD	R2, SP, #8
0x04BE	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x04C2	0x4611    MOV	R1, R2
0x04C4	0xB21A    SXTH	R2, R3
0x04C6	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x04C8	0xF7FFFE5E  BL	_strncpy+0
;at_engine.c, 361 :: 		return AT_CMD_EXEC;
0x04CC	0x2004    MOVS	R0, #4
0x04CE	0xE035    B	L_end__parse_pre
;at_engine.c, 358 :: 		if( !set_pos && !get_pos )
L_at_engine__parse_pre104:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_engine__parse_pre103:
;at_engine.c, 363 :: 		} else if( !set_pos && get_pos ) {
0x04D0	0xF1B90F00  CMP	R9, #0
0x04D4	0xD10E    BNE	L_at_engine__parse_pre106
0x04D6	0xF1B80F00  CMP	R8, #0
0x04DA	0xD00B    BEQ	L_at_engine__parse_pre105
; set_pos end address is: 36 (R9)
L_at_engine__parse_pre84:
;at_engine.c, 365 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], get_pos - start_pos );
0x04DC	0xEBA8030A  SUB	R3, R8, R10, LSL #0
; get_pos end address is: 32 (R8)
0x04E0	0xAA02    ADD	R2, SP, #8
0x04E2	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x04E6	0x4611    MOV	R1, R2
0x04E8	0xB21A    SXTH	R2, R3
0x04EA	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x04EC	0xF7FFFE4C  BL	_strncpy+0
;at_engine.c, 366 :: 		return AT_CMD_TEST;
0x04F0	0x2003    MOVS	R0, #3
0x04F2	0xE023    B	L_end__parse_pre
;at_engine.c, 363 :: 		} else if( !set_pos && get_pos ) {
L_at_engine__parse_pre106:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_engine__parse_pre105:
;at_engine.c, 368 :: 		} else if( set_pos && !get_pos ) {
0x04F4	0xF1B90F00  CMP	R9, #0
0x04F8	0xD00E    BEQ	L_at_engine__parse_pre108
0x04FA	0xF1B80F00  CMP	R8, #0
0x04FE	0xD10B    BNE	L_at_engine__parse_pre107
; get_pos end address is: 32 (R8)
L_at_engine__parse_pre83:
;at_engine.c, 370 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], set_pos - start_pos );
0x0500	0xEBA9030A  SUB	R3, R9, R10, LSL #0
; set_pos end address is: 36 (R9)
0x0504	0xAA02    ADD	R2, SP, #8
0x0506	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x050A	0x4611    MOV	R1, R2
0x050C	0xB21A    SXTH	R2, R3
0x050E	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0510	0xF7FFFE3A  BL	_strncpy+0
;at_engine.c, 371 :: 		return AT_CMD_SET;
0x0514	0x2002    MOVS	R0, #2
0x0516	0xE011    B	L_end__parse_pre
;at_engine.c, 368 :: 		} else if( set_pos && !get_pos ) {
L_at_engine__parse_pre108:
; get_pos start address is: 32 (R8)
; set_pos start address is: 36 (R9)
; clean_out start address is: 28 (R7)
; start_pos start address is: 40 (R10)
L_at_engine__parse_pre107:
;at_engine.c, 373 :: 		} else if( set_pos == get_pos - 1 ) {
0x0518	0xF1A80201  SUB	R2, R8, #1
0x051C	0xB212    SXTH	R2, R2
; get_pos end address is: 32 (R8)
0x051E	0x4591    CMP	R9, R2
0x0520	0xD10B    BNE	L_at_engine__parse_pre46
;at_engine.c, 375 :: 		strncpy( clean_out, &tmp_cmd[ start_pos ], set_pos - start_pos );
0x0522	0xEBA9030A  SUB	R3, R9, R10, LSL #0
; set_pos end address is: 36 (R9)
0x0526	0xAA02    ADD	R2, SP, #8
0x0528	0xEB02020A  ADD	R2, R2, R10, LSL #0
; start_pos end address is: 40 (R10)
0x052C	0x4611    MOV	R1, R2
0x052E	0xB21A    SXTH	R2, R3
0x0530	0x4638    MOV	R0, R7
; clean_out end address is: 28 (R7)
0x0532	0xF7FFFE29  BL	_strncpy+0
;at_engine.c, 376 :: 		return AT_CMD_GET;
0x0536	0x2001    MOVS	R0, #1
0x0538	0xE000    B	L_end__parse_pre
;at_engine.c, 377 :: 		}
L_at_engine__parse_pre46:
;at_engine.c, 379 :: 		return AT_CMD_UNKNOWN;
0x053A	0x2000    MOVS	R0, #0
;at_engine.c, 380 :: 		}
L_end__parse_pre:
0x053C	0xF8DDE000  LDR	LR, [SP, #0]
0x0540	0xB006    ADD	SP, SP, #24
0x0542	0x4770    BX	LR
0x0544	0x69EC0000  	?ICSat_engine__parse_pre_tmp_cmd_L0+0
; end of at_engine__parse_pre
_strncpy:
;__Lib_CString.c, 173 :: 		
; size start address is: 8 (R2)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; size end address is: 8 (R2)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; size start address is: 8 (R2)
;__Lib_CString.c, 176 :: 		
; cp start address is: 24 (R6)
0x018A	0x4606    MOV	R6, R0
; from end address is: 4 (R1)
; size end address is: 8 (R2)
; cp end address is: 24 (R6)
; to end address is: 0 (R0)
0x018C	0xB214    SXTH	R4, R2
0x018E	0x460A    MOV	R2, R1
;__Lib_CString.c, 177 :: 		
L_strncpy45:
; cp start address is: 24 (R6)
; size start address is: 16 (R4)
; from start address is: 8 (R2)
; to start address is: 0 (R0)
0x0190	0xB16C    CBZ	R4, L__strncpy94
;__Lib_CString.c, 178 :: 		
0x0192	0x1E61    SUBS	R1, R4, #1
0x0194	0xB209    SXTH	R1, R1
; size end address is: 16 (R4)
; size start address is: 4 (R1)
;__Lib_CString.c, 180 :: 		
0x0196	0x4635    MOV	R5, R6
0x0198	0x1C76    ADDS	R6, R6, #1
0x019A	0x4614    MOV	R4, R2
0x019C	0x1C52    ADDS	R2, R2, #1
0x019E	0x7823    LDRB	R3, [R4, #0]
0x01A0	0x702B    STRB	R3, [R5, #0]
0x01A2	0x782B    LDRB	R3, [R5, #0]
0x01A4	0xB90B    CBNZ	R3, L_strncpy47
; from end address is: 8 (R2)
;__Lib_CString.c, 181 :: 		
0x01A6	0x4632    MOV	R2, R6
0x01A8	0xE003    B	L_strncpy46
L_strncpy47:
;__Lib_CString.c, 182 :: 		
; from start address is: 8 (R2)
; cp end address is: 24 (R6)
; from end address is: 8 (R2)
; size end address is: 4 (R1)
0x01AA	0xB20C    SXTH	R4, R1
0x01AC	0xE7F0    B	L_strncpy45
L__strncpy94:
;__Lib_CString.c, 177 :: 		
0x01AE	0x4632    MOV	R2, R6
0x01B0	0xB221    SXTH	R1, R4
;__Lib_CString.c, 182 :: 		
L_strncpy46:
;__Lib_CString.c, 183 :: 		
; cp start address is: 8 (R2)
; size start address is: 4 (R1)
; size start address is: 4 (R1)
; to end address is: 0 (R0)
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
L_strncpy48:
; size start address is: 4 (R1)
; cp start address is: 8 (R2)
; to start address is: 0 (R0)
0x01B2	0xB20C    SXTH	R4, R1
0x01B4	0x1E4B    SUBS	R3, R1, #1
0x01B6	0xB219    SXTH	R1, R3
; size end address is: 4 (R1)
0x01B8	0xB11C    CBZ	R4, L_strncpy49
; size end address is: 4 (R1)
;__Lib_CString.c, 184 :: 		
; size start address is: 4 (R1)
0x01BA	0x2300    MOVS	R3, #0
0x01BC	0x7013    STRB	R3, [R2, #0]
0x01BE	0x1C52    ADDS	R2, R2, #1
; size end address is: 4 (R1)
; cp end address is: 8 (R2)
0x01C0	0xE7F7    B	L_strncpy48
L_strncpy49:
;__Lib_CString.c, 186 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 187 :: 		
L_end_strncpy:
0x01C2	0xB001    ADD	SP, SP, #4
0x01C4	0x4770    BX	LR
; end of _strncpy
at_engine__tx:
;at_engine.c, 243 :: 		static void _tx( uint8_t *tx_input, uint8_t delimiter )
; tx_input start address is: 0 (R0)
0x0C18	0xB083    SUB	SP, SP, #12
0x0C1A	0xF8CDE000  STR	LR, [SP, #0]
0x0C1E	0xF88D1008  STRB	R1, [SP, #8]
; tx_input end address is: 0 (R0)
; tx_input start address is: 0 (R0)
; tx_input end address is: 0 (R0)
;at_engine.c, 248 :: 		while( *tx_input )
L_at_engine__tx0:
; tx_input start address is: 0 (R0)
0x0C22	0x7802    LDRB	R2, [R0, #0]
0x0C24	0xB15A    CBZ	R2, L_at_engine__tx1
;at_engine.c, 257 :: 		write_uart_p( *tx_input++ );
0x0C26	0x7802    LDRB	R2, [R0, #0]
0x0C28	0xB2D4    UXTB	R4, R2
0x0C2A	0x9001    STR	R0, [SP, #4]
0x0C2C	0xB2A0    UXTH	R0, R4
0x0C2E	0x4C0A    LDR	R4, [PC, #40]
0x0C30	0x6824    LDR	R4, [R4, #0]
0x0C32	0x47A0    BLX	R4
0x0C34	0x9801    LDR	R0, [SP, #4]
0x0C36	0x1C42    ADDS	R2, R0, #1
; tx_input end address is: 0 (R0)
; tx_input start address is: 4 (R1)
0x0C38	0x4611    MOV	R1, R2
;at_engine.c, 258 :: 		}
0x0C3A	0x4608    MOV	R0, R1
; tx_input end address is: 4 (R1)
0x0C3C	0xE7F1    B	L_at_engine__tx0
L_at_engine__tx1:
;at_engine.c, 260 :: 		write_uart_p( delimiter );
0x0C3E	0xF89D0008  LDRB	R0, [SP, #8]
0x0C42	0x4C05    LDR	R4, [PC, #20]
0x0C44	0x6824    LDR	R4, [R4, #0]
0x0C46	0x47A0    BLX	R4
;at_engine.c, 261 :: 		write_uart_p( '\n' );
0x0C48	0x200A    MOVS	R0, #10
0x0C4A	0x4C03    LDR	R4, [PC, #12]
0x0C4C	0x6824    LDR	R4, [R4, #0]
0x0C4E	0x47A0    BLX	R4
;at_engine.c, 266 :: 		}
L_end__tx:
0x0C50	0xF8DDE000  LDR	LR, [SP, #0]
0x0C54	0xB003    ADD	SP, SP, #12
0x0C56	0x4770    BX	LR
0x0C58	0x06CC2000  	at_engine_write_uart_p+0
; end of at_engine__tx
_gsm_gnss_2_init:
;GSM_GNSS_2_ARM.c, 135 :: 		void gsm_gnss_2_init( void )
0x3A8C	0xB081    SUB	SP, SP, #4
0x3A8E	0xF8CDE000  STR	LR, [SP, #0]
;GSM_GNSS_2_ARM.c, 139 :: 		at_cmd_single( "AT+CMEE=2" );
0x3A92	0x480F    LDR	R0, [PC, #60]
0x3A94	0xF7FFFECE  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 142 :: 		at_cmd_single( "AT+CMGF=1" );
0x3A98	0x480E    LDR	R0, [PC, #56]
0x3A9A	0xF7FFFECB  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 145 :: 		at_cmd_single( "AT+CGID" );
0x3A9E	0x480E    LDR	R0, [PC, #56]
0x3AA0	0xF7FFFEC8  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 148 :: 		at_cmd_single( "AT+CSCS=?" );
0x3AA4	0x480D    LDR	R0, [PC, #52]
0x3AA6	0xF7FFFEC5  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 151 :: 		at_cmd_single( "AT+CSCS=\"GSM\"" );
0x3AAA	0x480D    LDR	R0, [PC, #52]
0x3AAC	0xF7FFFEC2  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 154 :: 		at_cmd_single( "AT+CNMI=2,2,0,1,0" );
0x3AB0	0x480C    LDR	R0, [PC, #48]
0x3AB2	0xF7FFFEBF  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 157 :: 		at_cmd_single( "AT+CSMP=17,167,0,16" );
0x3AB6	0x480C    LDR	R0, [PC, #48]
0x3AB8	0xF7FFFEBC  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 160 :: 		at_cmd_single( "AT+CGPSPWR=1" );
0x3ABC	0x480B    LDR	R0, [PC, #44]
0x3ABE	0xF7FFFEB9  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 163 :: 		at_cmd_single( "AT+CGPSRST=1" );
0x3AC2	0x480B    LDR	R0, [PC, #44]
0x3AC4	0xF7FFFEB6  BL	_at_cmd_single+0
;GSM_GNSS_2_ARM.c, 165 :: 		}
L_end_gsm_gnss_2_init:
0x3AC8	0xF8DDE000  LDR	LR, [SP, #0]
0x3ACC	0xB001    ADD	SP, SP, #4
0x3ACE	0x4770    BX	LR
0x3AD0	0x04CB2000  	?lstr2_GSM_GNSS_2_ARM+0
0x3AD4	0x04D52000  	?lstr3_GSM_GNSS_2_ARM+0
0x3AD8	0x04DF2000  	?lstr4_GSM_GNSS_2_ARM+0
0x3ADC	0x04E72000  	?lstr5_GSM_GNSS_2_ARM+0
0x3AE0	0x04F12000  	?lstr6_GSM_GNSS_2_ARM+0
0x3AE4	0x04FF2000  	?lstr7_GSM_GNSS_2_ARM+0
0x3AE8	0x05112000  	?lstr8_GSM_GNSS_2_ARM+0
0x3AEC	0x05252000  	?lstr9_GSM_GNSS_2_ARM+0
0x3AF0	0x05322000  	?lstr10_GSM_GNSS_2_ARM+0
; end of _gsm_gnss_2_init
_send_SMS:
;GSM_GNSS_2_ARM.c, 170 :: 		void send_SMS( u8 s )
; s start address is: 0 (R0)
0x39B8	0xB0C9    SUB	SP, SP, #292
0x39BA	0xF8CDE000  STR	LR, [SP, #0]
0x39BE	0xB2C6    UXTB	R6, R0
; s end address is: 0 (R0)
; s start address is: 24 (R6)
;GSM_GNSS_2_ARM.c, 172 :: 		char cmd_content[ 30 ] = { 0 };              // Send SMS command
0x39C0	0xF10D0B04  ADD	R11, SP, #4
0x39C4	0xF50B7A8F  ADD	R10, R11, #286
0x39C8	0xF8DFC0A4  LDR	R12, [PC, #164]
0x39CC	0xF000F8E2  BL	___CC2DW+0
;GSM_GNSS_2_ARM.c, 173 :: 		char reply_content[ 256 ] = { 0 };           // SMS content
;GSM_GNSS_2_ARM.c, 175 :: 		strcat( cmd_content, "AT+CMGS=" );
0x39D0	0x4A28    LDR	R2, [PC, #160]
0x39D2	0xA901    ADD	R1, SP, #4
0x39D4	0x4608    MOV	R0, R1
0x39D6	0x4611    MOV	R1, R2
0x39D8	0xF001FA72  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 176 :: 		strcat( cmd_content, receiver_ID );
0x39DC	0xA901    ADD	R1, SP, #4
0x39DE	0x4608    MOV	R0, R1
0x39E0	0x4925    LDR	R1, [PC, #148]
0x39E2	0xF001FA6D  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 178 :: 		if(s=='0')
0x39E6	0x2E30    CMP	R6, #48
0x39E8	0xD10E    BNE	L_send_SMS8
; s end address is: 24 (R6)
;GSM_GNSS_2_ARM.c, 180 :: 		strcat( reply_content,"Please Call Me Later" );
0x39EA	0x4A24    LDR	R2, [PC, #144]
0x39EC	0xF10D0122  ADD	R1, SP, #34
0x39F0	0x4608    MOV	R0, R1
0x39F2	0x4611    MOV	R1, R2
0x39F4	0xF001FA64  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 181 :: 		at_cmd_double( cmd_content, reply_content );
0x39F8	0xF10D0222  ADD	R2, SP, #34
0x39FC	0xA901    ADD	R1, SP, #4
0x39FE	0x4608    MOV	R0, R1
0x3A00	0x4611    MOV	R1, R2
0x3A02	0xF7FEFEA5  BL	_at_cmd_double+0
;GSM_GNSS_2_ARM.c, 182 :: 		}
0x3A06	0xE02F    B	L_send_SMS9
L_send_SMS8:
;GSM_GNSS_2_ARM.c, 183 :: 		else if(s=='1')
; s start address is: 24 (R6)
0x3A08	0x2E31    CMP	R6, #49
0x3A0A	0xD10E    BNE	L_send_SMS10
; s end address is: 24 (R6)
;GSM_GNSS_2_ARM.c, 185 :: 		strcat( reply_content,"I'm at a Meeting" );
0x3A0C	0x4A1C    LDR	R2, [PC, #112]
0x3A0E	0xF10D0122  ADD	R1, SP, #34
0x3A12	0x4608    MOV	R0, R1
0x3A14	0x4611    MOV	R1, R2
0x3A16	0xF001FA53  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 186 :: 		at_cmd_double( cmd_content, reply_content );
0x3A1A	0xF10D0222  ADD	R2, SP, #34
0x3A1E	0xA901    ADD	R1, SP, #4
0x3A20	0x4608    MOV	R0, R1
0x3A22	0x4611    MOV	R1, R2
0x3A24	0xF7FEFE94  BL	_at_cmd_double+0
;GSM_GNSS_2_ARM.c, 187 :: 		}
0x3A28	0xE01E    B	L_send_SMS11
L_send_SMS10:
;GSM_GNSS_2_ARM.c, 188 :: 		else if(s=='2')
; s start address is: 24 (R6)
0x3A2A	0x2E32    CMP	R6, #50
0x3A2C	0xD10E    BNE	L_send_SMS12
; s end address is: 24 (R6)
;GSM_GNSS_2_ARM.c, 190 :: 		strcat( reply_content,"Can't take your call now!s" );
0x3A2E	0x4A15    LDR	R2, [PC, #84]
0x3A30	0xF10D0122  ADD	R1, SP, #34
0x3A34	0x4608    MOV	R0, R1
0x3A36	0x4611    MOV	R1, R2
0x3A38	0xF001FA42  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 191 :: 		at_cmd_double( cmd_content, reply_content );
0x3A3C	0xF10D0222  ADD	R2, SP, #34
0x3A40	0xA901    ADD	R1, SP, #4
0x3A42	0x4608    MOV	R0, R1
0x3A44	0x4611    MOV	R1, R2
0x3A46	0xF7FEFE83  BL	_at_cmd_double+0
;GSM_GNSS_2_ARM.c, 192 :: 		}
0x3A4A	0xE00D    B	L_send_SMS13
L_send_SMS12:
;GSM_GNSS_2_ARM.c, 195 :: 		strcat( reply_content,"message fault" );
0x3A4C	0x4A0E    LDR	R2, [PC, #56]
0x3A4E	0xF10D0122  ADD	R1, SP, #34
0x3A52	0x4608    MOV	R0, R1
0x3A54	0x4611    MOV	R1, R2
0x3A56	0xF001FA33  BL	_strcat+0
;GSM_GNSS_2_ARM.c, 196 :: 		at_cmd_double( cmd_content, reply_content );
0x3A5A	0xF10D0222  ADD	R2, SP, #34
0x3A5E	0xA901    ADD	R1, SP, #4
0x3A60	0x4608    MOV	R0, R1
0x3A62	0x4611    MOV	R1, R2
0x3A64	0xF7FEFE74  BL	_at_cmd_double+0
;GSM_GNSS_2_ARM.c, 197 :: 		}
L_send_SMS13:
L_send_SMS11:
L_send_SMS9:
;GSM_GNSS_2_ARM.c, 200 :: 		}
L_end_send_SMS:
0x3A68	0xF8DDE000  LDR	LR, [SP, #0]
0x3A6C	0xB049    ADD	SP, SP, #292
0x3A6E	0x4770    BX	LR
0x3A70	0x67EF0000  	?ICSsend_SMS_cmd_content_L0+0
0x3A74	0x00032000  	?lstr11_GSM_GNSS_2_ARM+0
0x3A78	0x000C2000  	_receiver_ID+0
0x3A7C	0x00202000  	?lstr12_GSM_GNSS_2_ARM+0
0x3A80	0x00352000  	?lstr13_GSM_GNSS_2_ARM+0
0x3A84	0x00462000  	?lstr14_GSM_GNSS_2_ARM+0
0x3A88	0x00612000  	?lstr15_GSM_GNSS_2_ARM+0
; end of _send_SMS
_at_cmd_double:
;at_engine.c, 507 :: 		void at_cmd_double( char *cmd, char *arg_1 )
; arg_1 start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x2750	0xB083    SUB	SP, SP, #12
0x2752	0xF8CDE000  STR	LR, [SP, #0]
; arg_1 end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; arg_1 start address is: 4 (R1)
;at_engine.c, 509 :: 		char *tmp       = cmd;
0x2756	0x9001    STR	R0, [SP, #4]
; cmd end address is: 0 (R0)
;at_engine.c, 510 :: 		char *tmp_a1    = arg_1;
0x2758	0x9102    STR	R1, [SP, #8]
; arg_1 end address is: 4 (R1)
;at_engine.c, 512 :: 		AT_WAIT_RESPONSE();
L_at_cmd_double71:
0x275A	0x4A23    LDR	R2, [PC, #140]
0x275C	0x7812    LDRB	R2, [R2, #0]
0x275E	0xB112    CBZ	R2, L_at_cmd_double72
0x2760	0xF7FEFDFA  BL	_at_process+0
0x2764	0xE7F9    B	L_at_cmd_double71
L_at_cmd_double72:
;at_engine.c, 513 :: 		_parse_exe( tmp, &tmp_cb, &tmp_timer );
0x2766	0x4A21    LDR	R2, [PC, #132]
0x2768	0x4921    LDR	R1, [PC, #132]
0x276A	0x9801    LDR	R0, [SP, #4]
0x276C	0xF7FEF812  BL	__parse_exe+0
;at_engine.c, 514 :: 		_tx( tmp, AT_TERMINATE );
0x2770	0x210D    MOVS	R1, #13
0x2772	0x9801    LDR	R0, [SP, #4]
0x2774	0xF7FEFA50  BL	at_engine__tx+0
;at_engine.c, 515 :: 		AT_SET_CUE();
0x2778	0x2300    MOVS	R3, #0
0x277A	0x4A1E    LDR	R2, [PC, #120]
0x277C	0x7013    STRB	R3, [R2, #0]
0x277E	0x2300    MOVS	R3, #0
0x2780	0x4A1D    LDR	R2, [PC, #116]
0x2782	0x7013    STRB	R3, [R2, #0]
0x2784	0x2301    MOVS	R3, #1
0x2786	0x4A18    LDR	R2, [PC, #96]
0x2788	0x7013    STRB	R3, [R2, #0]
;at_engine.c, 516 :: 		AT_LOAD_TIMER( tmp_timer );
0x278A	0x4A18    LDR	R2, [PC, #96]
0x278C	0x6813    LDR	R3, [R2, #0]
0x278E	0x4A1B    LDR	R2, [PC, #108]
0x2790	0x6013    STR	R3, [R2, #0]
0x2792	0x2300    MOVS	R3, #0
0x2794	0x4A1A    LDR	R2, [PC, #104]
0x2796	0x6013    STR	R3, [R2, #0]
0x2798	0x2301    MOVS	R3, #1
0x279A	0x4A1A    LDR	R2, [PC, #104]
0x279C	0x7013    STRB	R3, [R2, #0]
;at_engine.c, 517 :: 		AT_WAIT_RESPONSE();
L_at_cmd_double73:
0x279E	0x4A12    LDR	R2, [PC, #72]
0x27A0	0x7812    LDRB	R2, [R2, #0]
0x27A2	0xB112    CBZ	R2, L_at_cmd_double74
0x27A4	0xF7FEFDD8  BL	_at_process+0
0x27A8	0xE7F9    B	L_at_cmd_double73
L_at_cmd_double74:
;at_engine.c, 518 :: 		AT_STOP_TIMER();
0x27AA	0x2300    MOVS	R3, #0
0x27AC	0x4A15    LDR	R2, [PC, #84]
0x27AE	0x7013    STRB	R3, [R2, #0]
;at_engine.c, 519 :: 		_tx( tmp_a1, AT_TERMINATE_ADD );
0x27B0	0x211A    MOVS	R1, #26
0x27B2	0x9802    LDR	R0, [SP, #8]
0x27B4	0xF7FEFA30  BL	at_engine__tx+0
;at_engine.c, 520 :: 		AT_SET_CUE();
0x27B8	0x2300    MOVS	R3, #0
0x27BA	0x4A0E    LDR	R2, [PC, #56]
0x27BC	0x7013    STRB	R3, [R2, #0]
0x27BE	0x2300    MOVS	R3, #0
0x27C0	0x4A0D    LDR	R2, [PC, #52]
0x27C2	0x7013    STRB	R3, [R2, #0]
0x27C4	0x2301    MOVS	R3, #1
0x27C6	0x4A08    LDR	R2, [PC, #32]
0x27C8	0x7013    STRB	R3, [R2, #0]
;at_engine.c, 521 :: 		AT_LOAD_TIMER( tmp_timer );
0x27CA	0x4A08    LDR	R2, [PC, #32]
0x27CC	0x6813    LDR	R3, [R2, #0]
0x27CE	0x4A0B    LDR	R2, [PC, #44]
0x27D0	0x6013    STR	R3, [R2, #0]
0x27D2	0x2300    MOVS	R3, #0
0x27D4	0x4A0A    LDR	R2, [PC, #40]
0x27D6	0x6013    STR	R3, [R2, #0]
0x27D8	0x2301    MOVS	R3, #1
0x27DA	0x4A0A    LDR	R2, [PC, #40]
0x27DC	0x7013    STRB	R3, [R2, #0]
;at_engine.c, 522 :: 		}
L_end_at_cmd_double:
0x27DE	0xF8DDE000  LDR	LR, [SP, #0]
0x27E2	0xB003    ADD	SP, SP, #12
0x27E4	0x4770    BX	LR
0x27E6	0xBF00    NOP
0x27E8	0x06A82000  	at_engine_cue_f+0
0x27EC	0x06B02000  	at_engine_tmp_timer+0
0x27F0	0x06AC2000  	at_engine_tmp_cb+0
0x27F4	0x06A92000  	at_engine_no_response_f+0
0x27F8	0x06AA2000  	at_engine_response_f+0
0x27FC	0x06B42000  	at_engine_t_response_l+0
0x2800	0x06B82000  	at_engine_t_response_c+0
0x2804	0x06AB2000  	at_engine_t_response_f+0
; end of _at_cmd_double
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x55BC	0xB082    SUB	SP, SP, #8
0x55BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x55C2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x55C4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x55C6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x55C8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x55CA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x55CC	0x2803    CMP	R0, #3
0x55CE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x55D2	0x4893    LDR	R0, [PC, #588]
0x55D4	0x4281    CMP	R1, R0
0x55D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x55D8	0x4892    LDR	R0, [PC, #584]
0x55DA	0x6800    LDR	R0, [R0, #0]
0x55DC	0xF0400105  ORR	R1, R0, #5
0x55E0	0x4890    LDR	R0, [PC, #576]
0x55E2	0x6001    STR	R1, [R0, #0]
0x55E4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x55E6	0x4890    LDR	R0, [PC, #576]
0x55E8	0x4281    CMP	R1, R0
0x55EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x55EC	0x488D    LDR	R0, [PC, #564]
0x55EE	0x6800    LDR	R0, [R0, #0]
0x55F0	0xF0400104  ORR	R1, R0, #4
0x55F4	0x488B    LDR	R0, [PC, #556]
0x55F6	0x6001    STR	R1, [R0, #0]
0x55F8	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x55FA	0x488C    LDR	R0, [PC, #560]
0x55FC	0x4281    CMP	R1, R0
0x55FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x5600	0x4888    LDR	R0, [PC, #544]
0x5602	0x6800    LDR	R0, [R0, #0]
0x5604	0xF0400103  ORR	R1, R0, #3
0x5608	0x4886    LDR	R0, [PC, #536]
0x560A	0x6001    STR	R1, [R0, #0]
0x560C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x560E	0xF64E2060  MOVW	R0, #60000
0x5612	0x4281    CMP	R1, R0
0x5614	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x5616	0x4883    LDR	R0, [PC, #524]
0x5618	0x6800    LDR	R0, [R0, #0]
0x561A	0xF0400102  ORR	R1, R0, #2
0x561E	0x4881    LDR	R0, [PC, #516]
0x5620	0x6001    STR	R1, [R0, #0]
0x5622	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5624	0xF2475030  MOVW	R0, #30000
0x5628	0x4281    CMP	R1, R0
0x562A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x562C	0x487D    LDR	R0, [PC, #500]
0x562E	0x6800    LDR	R0, [R0, #0]
0x5630	0xF0400101  ORR	R1, R0, #1
0x5634	0x487B    LDR	R0, [PC, #492]
0x5636	0x6001    STR	R1, [R0, #0]
0x5638	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x563A	0x487A    LDR	R0, [PC, #488]
0x563C	0x6801    LDR	R1, [R0, #0]
0x563E	0xF06F0007  MVN	R0, #7
0x5642	0x4001    ANDS	R1, R0
0x5644	0x4877    LDR	R0, [PC, #476]
0x5646	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x5648	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x564A	0x2802    CMP	R0, #2
0x564C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x5650	0x4877    LDR	R0, [PC, #476]
0x5652	0x4281    CMP	R1, R0
0x5654	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x5656	0x4873    LDR	R0, [PC, #460]
0x5658	0x6800    LDR	R0, [R0, #0]
0x565A	0xF0400106  ORR	R1, R0, #6
0x565E	0x4871    LDR	R0, [PC, #452]
0x5660	0x6001    STR	R1, [R0, #0]
0x5662	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5664	0x4870    LDR	R0, [PC, #448]
0x5666	0x4281    CMP	R1, R0
0x5668	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x566A	0x486E    LDR	R0, [PC, #440]
0x566C	0x6800    LDR	R0, [R0, #0]
0x566E	0xF0400105  ORR	R1, R0, #5
0x5672	0x486C    LDR	R0, [PC, #432]
0x5674	0x6001    STR	R1, [R0, #0]
0x5676	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5678	0x486E    LDR	R0, [PC, #440]
0x567A	0x4281    CMP	R1, R0
0x567C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x567E	0x4869    LDR	R0, [PC, #420]
0x5680	0x6800    LDR	R0, [R0, #0]
0x5682	0xF0400104  ORR	R1, R0, #4
0x5686	0x4867    LDR	R0, [PC, #412]
0x5688	0x6001    STR	R1, [R0, #0]
0x568A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x568C	0x486A    LDR	R0, [PC, #424]
0x568E	0x4281    CMP	R1, R0
0x5690	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x5692	0x4864    LDR	R0, [PC, #400]
0x5694	0x6800    LDR	R0, [R0, #0]
0x5696	0xF0400103  ORR	R1, R0, #3
0x569A	0x4862    LDR	R0, [PC, #392]
0x569C	0x6001    STR	R1, [R0, #0]
0x569E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x56A0	0xF64B3080  MOVW	R0, #48000
0x56A4	0x4281    CMP	R1, R0
0x56A6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x56A8	0x485E    LDR	R0, [PC, #376]
0x56AA	0x6800    LDR	R0, [R0, #0]
0x56AC	0xF0400102  ORR	R1, R0, #2
0x56B0	0x485C    LDR	R0, [PC, #368]
0x56B2	0x6001    STR	R1, [R0, #0]
0x56B4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x56B6	0xF64550C0  MOVW	R0, #24000
0x56BA	0x4281    CMP	R1, R0
0x56BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x56BE	0x4859    LDR	R0, [PC, #356]
0x56C0	0x6800    LDR	R0, [R0, #0]
0x56C2	0xF0400101  ORR	R1, R0, #1
0x56C6	0x4857    LDR	R0, [PC, #348]
0x56C8	0x6001    STR	R1, [R0, #0]
0x56CA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x56CC	0x4855    LDR	R0, [PC, #340]
0x56CE	0x6801    LDR	R1, [R0, #0]
0x56D0	0xF06F0007  MVN	R0, #7
0x56D4	0x4001    ANDS	R1, R0
0x56D6	0x4853    LDR	R0, [PC, #332]
0x56D8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x56DA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x56DC	0x2801    CMP	R0, #1
0x56DE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x56E2	0x4851    LDR	R0, [PC, #324]
0x56E4	0x4281    CMP	R1, R0
0x56E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x56E8	0x484E    LDR	R0, [PC, #312]
0x56EA	0x6800    LDR	R0, [R0, #0]
0x56EC	0xF0400107  ORR	R1, R0, #7
0x56F0	0x484C    LDR	R0, [PC, #304]
0x56F2	0x6001    STR	R1, [R0, #0]
0x56F4	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x56F6	0x4851    LDR	R0, [PC, #324]
0x56F8	0x4281    CMP	R1, R0
0x56FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x56FC	0x4849    LDR	R0, [PC, #292]
0x56FE	0x6800    LDR	R0, [R0, #0]
0x5700	0xF0400106  ORR	R1, R0, #6
0x5704	0x4847    LDR	R0, [PC, #284]
0x5706	0x6001    STR	R1, [R0, #0]
0x5708	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x570A	0x4848    LDR	R0, [PC, #288]
0x570C	0x4281    CMP	R1, R0
0x570E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x5710	0x4844    LDR	R0, [PC, #272]
0x5712	0x6800    LDR	R0, [R0, #0]
0x5714	0xF0400105  ORR	R1, R0, #5
0x5718	0x4842    LDR	R0, [PC, #264]
0x571A	0x6001    STR	R1, [R0, #0]
0x571C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x571E	0x4846    LDR	R0, [PC, #280]
0x5720	0x4281    CMP	R1, R0
0x5722	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x5724	0x483F    LDR	R0, [PC, #252]
0x5726	0x6800    LDR	R0, [R0, #0]
0x5728	0xF0400104  ORR	R1, R0, #4
0x572C	0x483D    LDR	R0, [PC, #244]
0x572E	0x6001    STR	R1, [R0, #0]
0x5730	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5732	0xF24D20F0  MOVW	R0, #54000
0x5736	0x4281    CMP	R1, R0
0x5738	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x573A	0x483A    LDR	R0, [PC, #232]
0x573C	0x6800    LDR	R0, [R0, #0]
0x573E	0xF0400103  ORR	R1, R0, #3
0x5742	0x4838    LDR	R0, [PC, #224]
0x5744	0x6001    STR	R1, [R0, #0]
0x5746	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5748	0xF64840A0  MOVW	R0, #36000
0x574C	0x4281    CMP	R1, R0
0x574E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x5750	0x4834    LDR	R0, [PC, #208]
0x5752	0x6800    LDR	R0, [R0, #0]
0x5754	0xF0400102  ORR	R1, R0, #2
0x5758	0x4832    LDR	R0, [PC, #200]
0x575A	0x6001    STR	R1, [R0, #0]
0x575C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x575E	0xF2446050  MOVW	R0, #18000
0x5762	0x4281    CMP	R1, R0
0x5764	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x5766	0x482F    LDR	R0, [PC, #188]
0x5768	0x6800    LDR	R0, [R0, #0]
0x576A	0xF0400101  ORR	R1, R0, #1
0x576E	0x482D    LDR	R0, [PC, #180]
0x5770	0x6001    STR	R1, [R0, #0]
0x5772	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x5774	0x482B    LDR	R0, [PC, #172]
0x5776	0x6801    LDR	R1, [R0, #0]
0x5778	0xF06F0007  MVN	R0, #7
0x577C	0x4001    ANDS	R1, R0
0x577E	0x4829    LDR	R0, [PC, #164]
0x5780	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x5782	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x5784	0x2800    CMP	R0, #0
0x5786	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x578A	0x482D    LDR	R0, [PC, #180]
0x578C	0x4281    CMP	R1, R0
0x578E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x5790	0x4824    LDR	R0, [PC, #144]
0x5792	0x6800    LDR	R0, [R0, #0]
0x5794	0xF0400107  ORR	R1, R0, #7
0x5798	0x4822    LDR	R0, [PC, #136]
0x579A	0x6001    STR	R1, [R0, #0]
0x579C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x579E	0x4825    LDR	R0, [PC, #148]
0x57A0	0x4281    CMP	R1, R0
0x57A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x57A4	0x481F    LDR	R0, [PC, #124]
0x57A6	0x6800    LDR	R0, [R0, #0]
0x57A8	0xF0400106  ORR	R1, R0, #6
0x57AC	0x481D    LDR	R0, [PC, #116]
0x57AE	0x6001    STR	R1, [R0, #0]
0x57B0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x57B2	0x4824    LDR	R0, [PC, #144]
0x57B4	0x4281    CMP	R1, R0
0x57B6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x57B8	0x481A    LDR	R0, [PC, #104]
0x57BA	0x6800    LDR	R0, [R0, #0]
0x57BC	0xF0400105  ORR	R1, R0, #5
0x57C0	0x4818    LDR	R0, [PC, #96]
0x57C2	0x6001    STR	R1, [R0, #0]
0x57C4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x57C6	0xF5B14F7A  CMP	R1, #64000
0x57CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x57CC	0x4815    LDR	R0, [PC, #84]
0x57CE	0x6800    LDR	R0, [R0, #0]
0x57D0	0xF0400104  ORR	R1, R0, #4
0x57D4	0x4813    LDR	R0, [PC, #76]
0x57D6	0x6001    STR	R1, [R0, #0]
0x57D8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x57DA	0xF64B3080  MOVW	R0, #48000
0x57DE	0x4281    CMP	R1, R0
0x57E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x57E2	0x4810    LDR	R0, [PC, #64]
0x57E4	0x6800    LDR	R0, [R0, #0]
0x57E6	0xF0400103  ORR	R1, R0, #3
0x57EA	0x480E    LDR	R0, [PC, #56]
0x57EC	0x6001    STR	R1, [R0, #0]
0x57EE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x57F0	0xF5B14FFA  CMP	R1, #32000
0x57F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x57F6	0x480B    LDR	R0, [PC, #44]
0x57F8	0x6800    LDR	R0, [R0, #0]
0x57FA	0xF0400102  ORR	R1, R0, #2
0x57FE	0x4809    LDR	R0, [PC, #36]
0x5800	0x6001    STR	R1, [R0, #0]
0x5802	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5804	0xF5B15F7A  CMP	R1, #16000
0x5808	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x580A	0xE01D    B	#58
0x580C	0x00810000  	#129
0x5810	0x00100400  	#67108880
0x5814	0x00000000  	#0
0x5818	0x00030000  	#3
0x581C	0x3E800000  	#16000
0x5820	0x49F00002  	#150000
0x5824	0x3C004002  	FLASH_ACR+0
0x5828	0xD4C00001  	#120000
0x582C	0x5F900001  	#90000
0x5830	0x32800002  	#144000
0x5834	0x77000001  	#96000
0x5838	0x19400001  	#72000
0x583C	0xA5E00001  	#108000
0x5840	0xB5800001  	#112000
0x5844	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x5848	0x482D    LDR	R0, [PC, #180]
0x584A	0x6800    LDR	R0, [R0, #0]
0x584C	0xF0400101  ORR	R1, R0, #1
0x5850	0x482B    LDR	R0, [PC, #172]
0x5852	0x6001    STR	R1, [R0, #0]
0x5854	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x5856	0x482A    LDR	R0, [PC, #168]
0x5858	0x6801    LDR	R1, [R0, #0]
0x585A	0xF06F0007  MVN	R0, #7
0x585E	0x4001    ANDS	R1, R0
0x5860	0x4827    LDR	R0, [PC, #156]
0x5862	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x5864	0x2101    MOVS	R1, #1
0x5866	0xB249    SXTB	R1, R1
0x5868	0x4826    LDR	R0, [PC, #152]
0x586A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x586C	0x4826    LDR	R0, [PC, #152]
0x586E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x5870	0xF7FEF96A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x5874	0x4825    LDR	R0, [PC, #148]
0x5876	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x5878	0x4825    LDR	R0, [PC, #148]
0x587A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x587C	0x4825    LDR	R0, [PC, #148]
0x587E	0xEA020100  AND	R1, R2, R0, LSL #0
0x5882	0x4825    LDR	R0, [PC, #148]
0x5884	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x5886	0xF0020001  AND	R0, R2, #1
0x588A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x588C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x588E	0x4822    LDR	R0, [PC, #136]
0x5890	0x6800    LDR	R0, [R0, #0]
0x5892	0xF0000002  AND	R0, R0, #2
0x5896	0x2800    CMP	R0, #0
0x5898	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x589A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x589C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x589E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x58A0	0xF4023080  AND	R0, R2, #65536
0x58A4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x58A6	0x481C    LDR	R0, [PC, #112]
0x58A8	0x6800    LDR	R0, [R0, #0]
0x58AA	0xF4003000  AND	R0, R0, #131072
0x58AE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x58B0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x58B2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x58B4	0x460A    MOV	R2, R1
0x58B6	0x9901    LDR	R1, [SP, #4]
0x58B8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x58BA	0x9101    STR	R1, [SP, #4]
0x58BC	0x4611    MOV	R1, R2
0x58BE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x58C0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x58C4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x58C6	0x4814    LDR	R0, [PC, #80]
0x58C8	0x6800    LDR	R0, [R0, #0]
0x58CA	0xF0407180  ORR	R1, R0, #16777216
0x58CE	0x4812    LDR	R0, [PC, #72]
0x58D0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x58D2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x58D4	0x4810    LDR	R0, [PC, #64]
0x58D6	0x6800    LDR	R0, [R0, #0]
0x58D8	0xF0007000  AND	R0, R0, #33554432
0x58DC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x58DE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x58E0	0x460A    MOV	R2, R1
0x58E2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x58E4	0x480A    LDR	R0, [PC, #40]
0x58E6	0x6800    LDR	R0, [R0, #0]
0x58E8	0xF000010C  AND	R1, R0, #12
0x58EC	0x0090    LSLS	R0, R2, #2
0x58EE	0xF000000C  AND	R0, R0, #12
0x58F2	0x4281    CMP	R1, R0
0x58F4	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x58F6	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x58F8	0xF8DDE000  LDR	LR, [SP, #0]
0x58FC	0xB002    ADD	SP, SP, #8
0x58FE	0x4770    BX	LR
0x5900	0x3C004002  	FLASH_ACR+0
0x5904	0x80204247  	FLASH_ACR+0
0x5908	0x80244247  	FLASH_ACR+0
0x590C	0x38044002  	RCC_PLLCFGR+0
0x5910	0x38084002  	RCC_CFGR+0
0x5914	0xFFFF000F  	#1048575
0x5918	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x3B48	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x3B4A	0x480D    LDR	R0, [PC, #52]
0x3B4C	0x6800    LDR	R0, [R0, #0]
0x3B4E	0xF0400101  ORR	R1, R0, #1
0x3B52	0x480B    LDR	R0, [PC, #44]
0x3B54	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x3B56	0x2100    MOVS	R1, #0
0x3B58	0x480A    LDR	R0, [PC, #40]
0x3B5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x3B5C	0x4808    LDR	R0, [PC, #32]
0x3B5E	0x6801    LDR	R1, [R0, #0]
0x3B60	0x4809    LDR	R0, [PC, #36]
0x3B62	0x4001    ANDS	R1, R0
0x3B64	0x4806    LDR	R0, [PC, #24]
0x3B66	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x3B68	0x4908    LDR	R1, [PC, #32]
0x3B6A	0x4809    LDR	R0, [PC, #36]
0x3B6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x3B6E	0x4804    LDR	R0, [PC, #16]
0x3B70	0x6801    LDR	R1, [R0, #0]
0x3B72	0xF46F2080  MVN	R0, #262144
0x3B76	0x4001    ANDS	R1, R0
0x3B78	0x4801    LDR	R0, [PC, #4]
0x3B7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x3B7C	0xB001    ADD	SP, SP, #4
0x3B7E	0x4770    BX	LR
0x3B80	0x38004002  	RCC_CR+0
0x3B84	0x38084002  	RCC_CFGR+0
0x3B88	0xFFFFFEF6  	#-17367041
0x3B8C	0x30102400  	#603992080
0x3B90	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x5924	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x5926	0x4904    LDR	R1, [PC, #16]
0x5928	0x4804    LDR	R0, [PC, #16]
0x592A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x592C	0x4904    LDR	R1, [PC, #16]
0x592E	0x4805    LDR	R0, [PC, #20]
0x5930	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x5932	0xB001    ADD	SP, SP, #4
0x5934	0x4770    BX	LR
0x5936	0xBF00    NOP
0x5938	0x3E800000  	#16000
0x593C	0x06E02000  	___System_CLOCK_IN_KHZ+0
0x5940	0x00030000  	#3
0x5944	0x06E42000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x591C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x591E	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x5920	0xB001    ADD	SP, SP, #4
0x5922	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x4F2C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x4F2E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x4F32	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x4F36	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x4F38	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x4F3C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x4F3E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x4F40	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x4F42	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x4F44	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x4F46	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x4F4A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x4F4E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x4F52	0xB001    ADD	SP, SP, #4
0x4F54	0x4770    BX	LR
; end of ___EnableFPU
0x6A14	0xB500    PUSH	(R14)
0x6A16	0xF8DFB014  LDR	R11, [PC, #20]
0x6A1A	0xF8DFA014  LDR	R10, [PC, #20]
0x6A1E	0xF8DFC014  LDR	R12, [PC, #20]
0x6A22	0xF7FDF8B7  BL	15252
0x6A26	0xBD00    POP	(R15)
0x6A28	0x4770    BX	LR
0x6A2A	0xBF00    NOP
0x6A2C	0x00002000  	#536870912
0x6A30	0x062F2000  	#536872495
0x6A34	0x61C00000  	#25024
0x6A94	0xB500    PUSH	(R14)
0x6A96	0xF8DFB010  LDR	R11, [PC, #16]
0x6A9A	0xF8DFA010  LDR	R10, [PC, #16]
0x6A9E	0xF7FDF955  BL	15692
0x6AA2	0xBD00    POP	(R15)
0x6AA4	0x4770    BX	LR
0x6AA6	0xBF00    NOP
0x6AA8	0x00002000  	#536870912
0x6AAC	0x07542000  	#536872788
_RX_ISR:
;GSM_GNSS_2_ARM.c, 554 :: 		void RX_ISR() iv IVT_INT_USART3 ics ICS_AUTO
0x4EE8	0xB081    SUB	SP, SP, #4
0x4EEA	0xF8CDE000  STR	LR, [SP, #0]
;GSM_GNSS_2_ARM.c, 556 :: 		if( RXNE_USART3_SR_bit )
0x4EEE	0x4905    LDR	R1, [PC, #20]
0x4EF0	0x6808    LDR	R0, [R1, #0]
0x4EF2	0xB118    CBZ	R0, L_RX_ISR88
;GSM_GNSS_2_ARM.c, 558 :: 		char tmp = USART3_DR;
0x4EF4	0x4804    LDR	R0, [PC, #16]
; tmp start address is: 0 (R0)
0x4EF6	0x6800    LDR	R0, [R0, #0]
;GSM_GNSS_2_ARM.c, 559 :: 		at_rx( tmp );
; tmp end address is: 0 (R0)
0x4EF8	0xF7FEFDFC  BL	_at_rx+0
;GSM_GNSS_2_ARM.c, 560 :: 		}
L_RX_ISR88:
;GSM_GNSS_2_ARM.c, 561 :: 		}
L_end_RX_ISR:
0x4EFC	0xF8DDE000  LDR	LR, [SP, #0]
0x4F00	0xB001    ADD	SP, SP, #4
0x4F02	0x4770    BX	LR
0x4F04	0x00144209  	RXNE_USART3_SR_bit+0
0x4F08	0x48044000  	USART3_DR+0
; end of _RX_ISR
_at_rx:
;at_engine.c, 456 :: 		void at_rx( char rx_input )
; rx_input start address is: 0 (R0)
; rx_input end address is: 0 (R0)
; rx_input start address is: 0 (R0)
;at_engine.c, 458 :: 		AT_SET_CUE();
0x3AF4	0x2200    MOVS	R2, #0
0x3AF6	0x490D    LDR	R1, [PC, #52]
0x3AF8	0x700A    STRB	R2, [R1, #0]
0x3AFA	0x2200    MOVS	R2, #0
0x3AFC	0x490C    LDR	R1, [PC, #48]
0x3AFE	0x700A    STRB	R2, [R1, #0]
0x3B00	0x2201    MOVS	R2, #1
0x3B02	0x490C    LDR	R1, [PC, #48]
0x3B04	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 459 :: 		AT_RESTART_T();
0x3B06	0x2200    MOVS	R2, #0
0x3B08	0x490B    LDR	R1, [PC, #44]
0x3B0A	0x600A    STR	R2, [R1, #0]
0x3B0C	0x2201    MOVS	R2, #1
0x3B0E	0x490B    LDR	R1, [PC, #44]
0x3B10	0x700A    STRB	R2, [R1, #0]
;at_engine.c, 460 :: 		*( p_rx_buf + rx_idx++ ) = rx_input;
0x3B12	0x490B    LDR	R1, [PC, #44]
0x3B14	0x880A    LDRH	R2, [R1, #0]
0x3B16	0x490B    LDR	R1, [PC, #44]
0x3B18	0x6809    LDR	R1, [R1, #0]
0x3B1A	0x1889    ADDS	R1, R1, R2
0x3B1C	0x7008    STRB	R0, [R1, #0]
; rx_input end address is: 0 (R0)
0x3B1E	0x4908    LDR	R1, [PC, #32]
0x3B20	0x8809    LDRH	R1, [R1, #0]
0x3B22	0x1C4A    ADDS	R2, R1, #1
0x3B24	0x4906    LDR	R1, [PC, #24]
0x3B26	0x800A    STRH	R2, [R1, #0]
;at_engine.c, 461 :: 		}
L_end_at_rx:
0x3B28	0x4770    BX	LR
0x3B2A	0xBF00    NOP
0x3B2C	0x06A92000  	at_engine_no_response_f+0
0x3B30	0x06AA2000  	at_engine_response_f+0
0x3B34	0x06A82000  	at_engine_cue_f+0
0x3B38	0x06D42000  	at_engine_t_char_c+0
0x3B3C	0x06BC2000  	at_engine_t_char_f+0
0x3B40	0x06BE2000  	at_engine_rx_idx+0
0x3B44	0x06C02000  	at_engine_p_rx_buf+0
; end of _at_rx
_TICK_ISR:
;GSM_GNSS_2_ARM.c, 545 :: 		void TICK_ISR() iv IVT_INT_TIM2
0x4F0C	0xB081    SUB	SP, SP, #4
0x4F0E	0xF8CDE000  STR	LR, [SP, #0]
;GSM_GNSS_2_ARM.c, 547 :: 		TIM2_SR.UIF = 0;
0x4F12	0x2100    MOVS	R1, #0
0x4F14	0xB249    SXTB	R1, R1
0x4F16	0x4804    LDR	R0, [PC, #16]
0x4F18	0x6001    STR	R1, [R0, #0]
;GSM_GNSS_2_ARM.c, 548 :: 		at_tick();
0x4F1A	0xF7FEFEC5  BL	_at_tick+0
;GSM_GNSS_2_ARM.c, 549 :: 		}
L_end_TICK_ISR:
0x4F1E	0xF8DDE000  LDR	LR, [SP, #0]
0x4F22	0xB001    ADD	SP, SP, #4
0x4F24	0x4770    BX	LR
0x4F26	0xBF00    NOP
0x4F28	0x02004200  	TIM2_SR+0
; end of _TICK_ISR
_at_tick:
;at_engine.c, 463 :: 		void at_tick( void )
;at_engine.c, 465 :: 		if( t_response_f )
0x3CA8	0x481E    LDR	R0, [PC, #120]
0x3CAA	0x7800    LDRB	R0, [R0, #0]
0x3CAC	0xB1D0    CBZ	R0, L_at_tick60
;at_engine.c, 466 :: 		if( t_response_c++ > t_response_l )
0x3CAE	0x481E    LDR	R0, [PC, #120]
0x3CB0	0x6802    LDR	R2, [R0, #0]
0x3CB2	0x481D    LDR	R0, [PC, #116]
0x3CB4	0x6800    LDR	R0, [R0, #0]
0x3CB6	0x1C41    ADDS	R1, R0, #1
0x3CB8	0x481B    LDR	R0, [PC, #108]
0x3CBA	0x6001    STR	R1, [R0, #0]
0x3CBC	0x481B    LDR	R0, [PC, #108]
0x3CBE	0x6800    LDR	R0, [R0, #0]
0x3CC0	0x4282    CMP	R2, R0
0x3CC2	0xD90F    BLS	L_at_tick61
;at_engine.c, 468 :: 		t_response_f = false;
0x3CC4	0x2100    MOVS	R1, #0
0x3CC6	0x4817    LDR	R0, [PC, #92]
0x3CC8	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 469 :: 		t_response_c = 0;
0x3CCA	0x2100    MOVS	R1, #0
0x3CCC	0x4816    LDR	R0, [PC, #88]
0x3CCE	0x6001    STR	R1, [R0, #0]
;at_engine.c, 470 :: 		*( p_rx_buf + rx_idx ) = 0;
0x3CD0	0x4817    LDR	R0, [PC, #92]
0x3CD2	0x8801    LDRH	R1, [R0, #0]
0x3CD4	0x4817    LDR	R0, [PC, #92]
0x3CD6	0x6800    LDR	R0, [R0, #0]
0x3CD8	0x1841    ADDS	R1, R0, R1
0x3CDA	0x2000    MOVS	R0, #0
0x3CDC	0x7008    STRB	R0, [R1, #0]
;at_engine.c, 471 :: 		no_response_f = true;
0x3CDE	0x2101    MOVS	R1, #1
0x3CE0	0x4815    LDR	R0, [PC, #84]
0x3CE2	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 472 :: 		}
L_at_tick61:
L_at_tick60:
;at_engine.c, 474 :: 		if( t_char_f )
0x3CE4	0x4815    LDR	R0, [PC, #84]
0x3CE6	0x7800    LDRB	R0, [R0, #0]
0x3CE8	0xB1D0    CBZ	R0, L_at_tick62
;at_engine.c, 475 :: 		if( t_char_c++ > t_char_l )
0x3CEA	0x4815    LDR	R0, [PC, #84]
0x3CEC	0x6802    LDR	R2, [R0, #0]
0x3CEE	0x4814    LDR	R0, [PC, #80]
0x3CF0	0x6800    LDR	R0, [R0, #0]
0x3CF2	0x1C41    ADDS	R1, R0, #1
0x3CF4	0x4812    LDR	R0, [PC, #72]
0x3CF6	0x6001    STR	R1, [R0, #0]
0x3CF8	0x4812    LDR	R0, [PC, #72]
0x3CFA	0x6800    LDR	R0, [R0, #0]
0x3CFC	0x4282    CMP	R2, R0
0x3CFE	0xD90F    BLS	L_at_tick63
;at_engine.c, 477 :: 		t_char_f = false;
0x3D00	0x2100    MOVS	R1, #0
0x3D02	0x480E    LDR	R0, [PC, #56]
0x3D04	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 478 :: 		t_char_c = 0;
0x3D06	0x2100    MOVS	R1, #0
0x3D08	0x480D    LDR	R0, [PC, #52]
0x3D0A	0x6001    STR	R1, [R0, #0]
;at_engine.c, 479 :: 		*( p_rx_buf + rx_idx ) = 0;
0x3D0C	0x4808    LDR	R0, [PC, #32]
0x3D0E	0x8801    LDRH	R1, [R0, #0]
0x3D10	0x4808    LDR	R0, [PC, #32]
0x3D12	0x6800    LDR	R0, [R0, #0]
0x3D14	0x1841    ADDS	R1, R0, R1
0x3D16	0x2000    MOVS	R0, #0
0x3D18	0x7008    STRB	R0, [R1, #0]
;at_engine.c, 480 :: 		response_f = true;
0x3D1A	0x2101    MOVS	R1, #1
0x3D1C	0x480A    LDR	R0, [PC, #40]
0x3D1E	0x7001    STRB	R1, [R0, #0]
;at_engine.c, 481 :: 		}
L_at_tick63:
L_at_tick62:
;at_engine.c, 482 :: 		}
L_end_at_tick:
0x3D20	0x4770    BX	LR
0x3D22	0xBF00    NOP
0x3D24	0x06AB2000  	at_engine_t_response_f+0
0x3D28	0x06B82000  	at_engine_t_response_c+0
0x3D2C	0x06B42000  	at_engine_t_response_l+0
0x3D30	0x06BE2000  	at_engine_rx_idx+0
0x3D34	0x06C02000  	at_engine_p_rx_buf+0
0x3D38	0x06A92000  	at_engine_no_response_f+0
0x3D3C	0x06BC2000  	at_engine_t_char_f+0
0x3D40	0x06D42000  	at_engine_t_char_c+0
0x3D44	0x06D02000  	at_engine_t_char_l+0
0x3D48	0x06AA2000  	at_engine_response_f+0
; end of _at_tick
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x5948	0x00200000 ;_TFT_defaultFont+0
0x594C	0x0010007F ;_TFT_defaultFont+4
0x5950	0x00018801 ;_TFT_defaultFont+8
0x5954	0x00019803 ;_TFT_defaultFont+12
0x5958	0x0001A805 ;_TFT_defaultFont+16
0x595C	0x0001B808 ;_TFT_defaultFont+20
0x5960	0x0001C807 ;_TFT_defaultFont+24
0x5964	0x0001D80D ;_TFT_defaultFont+28
0x5968	0x0001F80A ;_TFT_defaultFont+32
0x596C	0x00021803 ;_TFT_defaultFont+36
0x5970	0x00022805 ;_TFT_defaultFont+40
0x5974	0x00023805 ;_TFT_defaultFont+44
0x5978	0x00024807 ;_TFT_defaultFont+48
0x597C	0x00025809 ;_TFT_defaultFont+52
0x5980	0x00027803 ;_TFT_defaultFont+56
0x5984	0x00028805 ;_TFT_defaultFont+60
0x5988	0x00029803 ;_TFT_defaultFont+64
0x598C	0x0002A806 ;_TFT_defaultFont+68
0x5990	0x0002B807 ;_TFT_defaultFont+72
0x5994	0x0002C807 ;_TFT_defaultFont+76
0x5998	0x0002D807 ;_TFT_defaultFont+80
0x599C	0x0002E807 ;_TFT_defaultFont+84
0x59A0	0x0002F807 ;_TFT_defaultFont+88
0x59A4	0x00030807 ;_TFT_defaultFont+92
0x59A8	0x00031807 ;_TFT_defaultFont+96
0x59AC	0x00032807 ;_TFT_defaultFont+100
0x59B0	0x00033807 ;_TFT_defaultFont+104
0x59B4	0x00034807 ;_TFT_defaultFont+108
0x59B8	0x00035803 ;_TFT_defaultFont+112
0x59BC	0x00036803 ;_TFT_defaultFont+116
0x59C0	0x00037809 ;_TFT_defaultFont+120
0x59C4	0x00039809 ;_TFT_defaultFont+124
0x59C8	0x0003B809 ;_TFT_defaultFont+128
0x59CC	0x0003D806 ;_TFT_defaultFont+132
0x59D0	0x0003E809 ;_TFT_defaultFont+136
0x59D4	0x00040809 ;_TFT_defaultFont+140
0x59D8	0x00042807 ;_TFT_defaultFont+144
0x59DC	0x00043807 ;_TFT_defaultFont+148
0x59E0	0x00044808 ;_TFT_defaultFont+152
0x59E4	0x00045806 ;_TFT_defaultFont+156
0x59E8	0x00046806 ;_TFT_defaultFont+160
0x59EC	0x00047807 ;_TFT_defaultFont+164
0x59F0	0x00048808 ;_TFT_defaultFont+168
0x59F4	0x00049804 ;_TFT_defaultFont+172
0x59F8	0x0004A805 ;_TFT_defaultFont+176
0x59FC	0x0004B807 ;_TFT_defaultFont+180
0x5A00	0x0004C806 ;_TFT_defaultFont+184
0x5A04	0x0004D80A ;_TFT_defaultFont+188
0x5A08	0x0004F807 ;_TFT_defaultFont+192
0x5A0C	0x00050808 ;_TFT_defaultFont+196
0x5A10	0x00051807 ;_TFT_defaultFont+200
0x5A14	0x00052808 ;_TFT_defaultFont+204
0x5A18	0x00053808 ;_TFT_defaultFont+208
0x5A1C	0x00054807 ;_TFT_defaultFont+212
0x5A20	0x00055806 ;_TFT_defaultFont+216
0x5A24	0x00056807 ;_TFT_defaultFont+220
0x5A28	0x00057808 ;_TFT_defaultFont+224
0x5A2C	0x0005880C ;_TFT_defaultFont+228
0x5A30	0x0005A808 ;_TFT_defaultFont+232
0x5A34	0x0005B808 ;_TFT_defaultFont+236
0x5A38	0x0005C806 ;_TFT_defaultFont+240
0x5A3C	0x0005D805 ;_TFT_defaultFont+244
0x5A40	0x0005E806 ;_TFT_defaultFont+248
0x5A44	0x0005F805 ;_TFT_defaultFont+252
0x5A48	0x00060809 ;_TFT_defaultFont+256
0x5A4C	0x00062808 ;_TFT_defaultFont+260
0x5A50	0x00063805 ;_TFT_defaultFont+264
0x5A54	0x00064807 ;_TFT_defaultFont+268
0x5A58	0x00065807 ;_TFT_defaultFont+272
0x5A5C	0x00066806 ;_TFT_defaultFont+276
0x5A60	0x00067807 ;_TFT_defaultFont+280
0x5A64	0x00068807 ;_TFT_defaultFont+284
0x5A68	0x00069805 ;_TFT_defaultFont+288
0x5A6C	0x0006A807 ;_TFT_defaultFont+292
0x5A70	0x0006B807 ;_TFT_defaultFont+296
0x5A74	0x0006C802 ;_TFT_defaultFont+300
0x5A78	0x0006D803 ;_TFT_defaultFont+304
0x5A7C	0x0006E806 ;_TFT_defaultFont+308
0x5A80	0x0006F802 ;_TFT_defaultFont+312
0x5A84	0x0007080A ;_TFT_defaultFont+316
0x5A88	0x00072807 ;_TFT_defaultFont+320
0x5A8C	0x00073807 ;_TFT_defaultFont+324
0x5A90	0x00074807 ;_TFT_defaultFont+328
0x5A94	0x00075807 ;_TFT_defaultFont+332
0x5A98	0x00076805 ;_TFT_defaultFont+336
0x5A9C	0x00077806 ;_TFT_defaultFont+340
0x5AA0	0x00078805 ;_TFT_defaultFont+344
0x5AA4	0x00079807 ;_TFT_defaultFont+348
0x5AA8	0x0007A807 ;_TFT_defaultFont+352
0x5AAC	0x0007B80A ;_TFT_defaultFont+356
0x5AB0	0x0007D806 ;_TFT_defaultFont+360
0x5AB4	0x0007E807 ;_TFT_defaultFont+364
0x5AB8	0x0007F806 ;_TFT_defaultFont+368
0x5ABC	0x00080806 ;_TFT_defaultFont+372
0x5AC0	0x00081804 ;_TFT_defaultFont+376
0x5AC4	0x00082806 ;_TFT_defaultFont+380
0x5AC8	0x0008380A ;_TFT_defaultFont+384
0x5ACC	0x0008580B ;_TFT_defaultFont+388
0x5AD0	0x00000000 ;_TFT_defaultFont+392
0x5AD4	0x00000000 ;_TFT_defaultFont+396
0x5AD8	0x00000000 ;_TFT_defaultFont+400
0x5ADC	0x00000000 ;_TFT_defaultFont+404
0x5AE0	0x00000000 ;_TFT_defaultFont+408
0x5AE4	0x06060606 ;_TFT_defaultFont+412
0x5AE8	0x06000606 ;_TFT_defaultFont+416
0x5AEC	0x00000006 ;_TFT_defaultFont+420
0x5AF0	0x1B000000 ;_TFT_defaultFont+424
0x5AF4	0x001B1B1B ;_TFT_defaultFont+428
0x5AF8	0x00000000 ;_TFT_defaultFont+432
0x5AFC	0x00000000 ;_TFT_defaultFont+436
0x5B00	0x00000000 ;_TFT_defaultFont+440
0x5B04	0xFEFE4848 ;_TFT_defaultFont+444
0x5B08	0x127F7F24 ;_TFT_defaultFont+448
0x5B0C	0x00000012 ;_TFT_defaultFont+452
0x5B10	0x08080000 ;_TFT_defaultFont+456
0x5B14	0x0B0B4B3E ;_TFT_defaultFont+460
0x5B18	0x6968683E ;_TFT_defaultFont+464
0x5B1C	0x0008083E ;_TFT_defaultFont+468
0x5B20	0x00000000 ;_TFT_defaultFont+472
0x5B24	0x00000000 ;_TFT_defaultFont+476
0x5B28	0x0233001E ;_TFT_defaultFont+480
0x5B2C	0x00B30133 ;_TFT_defaultFont+484
0x5B30	0x19A00F5E ;_TFT_defaultFont+488
0x5B34	0x19881990 ;_TFT_defaultFont+492
0x5B38	0x00000F00 ;_TFT_defaultFont+496
0x5B3C	0x00000000 ;_TFT_defaultFont+500
0x5B40	0x00000000 ;_TFT_defaultFont+504
0x5B44	0x00000000 ;_TFT_defaultFont+508
0x5B48	0x0066003C ;_TFT_defaultFont+512
0x5B4C	0x00660066 ;_TFT_defaultFont+516
0x5B50	0x0366033C ;_TFT_defaultFont+520
0x5B54	0x00C601C6 ;_TFT_defaultFont+524
0x5B58	0x000003BC ;_TFT_defaultFont+528
0x5B5C	0x00000000 ;_TFT_defaultFont+532
0x5B60	0x06000000 ;_TFT_defaultFont+536
0x5B64	0x00060606 ;_TFT_defaultFont+540
0x5B68	0x00000000 ;_TFT_defaultFont+544
0x5B6C	0x00000000 ;_TFT_defaultFont+548
0x5B70	0x18000000 ;_TFT_defaultFont+552
0x5B74	0x06060C0C ;_TFT_defaultFont+556
0x5B78	0x06060606 ;_TFT_defaultFont+560
0x5B7C	0x180C0C06 ;_TFT_defaultFont+564
0x5B80	0x06000000 ;_TFT_defaultFont+568
0x5B84	0x18180C0C ;_TFT_defaultFont+572
0x5B88	0x18181818 ;_TFT_defaultFont+576
0x5B8C	0x060C0C18 ;_TFT_defaultFont+580
0x5B90	0x18000000 ;_TFT_defaultFont+584
0x5B94	0x185A3C5A ;_TFT_defaultFont+588
0x5B98	0x00000000 ;_TFT_defaultFont+592
0x5B9C	0x00000000 ;_TFT_defaultFont+596
0x5BA0	0x00000000 ;_TFT_defaultFont+600
0x5BA4	0x00000000 ;_TFT_defaultFont+604
0x5BA8	0x00200000 ;_TFT_defaultFont+608
0x5BAC	0x00200020 ;_TFT_defaultFont+612
0x5BB0	0x002001FC ;_TFT_defaultFont+616
0x5BB4	0x00200020 ;_TFT_defaultFont+620
0x5BB8	0x00000000 ;_TFT_defaultFont+624
0x5BBC	0x00000000 ;_TFT_defaultFont+628
0x5BC0	0x00000000 ;_TFT_defaultFont+632
0x5BC4	0x00000000 ;_TFT_defaultFont+636
0x5BC8	0x06000000 ;_TFT_defaultFont+640
0x5BCC	0x00030306 ;_TFT_defaultFont+644
0x5BD0	0x00000000 ;_TFT_defaultFont+648
0x5BD4	0x00000000 ;_TFT_defaultFont+652
0x5BD8	0x0000001F ;_TFT_defaultFont+656
0x5BDC	0x00000000 ;_TFT_defaultFont+660
0x5BE0	0x00000000 ;_TFT_defaultFont+664
0x5BE4	0x00000000 ;_TFT_defaultFont+668
0x5BE8	0x06000000 ;_TFT_defaultFont+672
0x5BEC	0x00000006 ;_TFT_defaultFont+676
0x5BF0	0x20000000 ;_TFT_defaultFont+680
0x5BF4	0x08101020 ;_TFT_defaultFont+684
0x5BF8	0x02040408 ;_TFT_defaultFont+688
0x5BFC	0x00010102 ;_TFT_defaultFont+692
0x5C00	0x00000000 ;_TFT_defaultFont+696
0x5C04	0x6363633E ;_TFT_defaultFont+700
0x5C08	0x63636363 ;_TFT_defaultFont+704
0x5C0C	0x0000003E ;_TFT_defaultFont+708
0x5C10	0x00000000 ;_TFT_defaultFont+712
0x5C14	0x18181E18 ;_TFT_defaultFont+716
0x5C18	0x18181818 ;_TFT_defaultFont+720
0x5C1C	0x0000007E ;_TFT_defaultFont+724
0x5C20	0x00000000 ;_TFT_defaultFont+728
0x5C24	0x6061613E ;_TFT_defaultFont+732
0x5C28	0x060C1830 ;_TFT_defaultFont+736
0x5C2C	0x0000007F ;_TFT_defaultFont+740
0x5C30	0x00000000 ;_TFT_defaultFont+744
0x5C34	0x6060613E ;_TFT_defaultFont+748
0x5C38	0x6160603C ;_TFT_defaultFont+752
0x5C3C	0x0000003E ;_TFT_defaultFont+756
0x5C40	0x00000000 ;_TFT_defaultFont+760
0x5C44	0x32343830 ;_TFT_defaultFont+764
0x5C48	0x30307F31 ;_TFT_defaultFont+768
0x5C4C	0x00000030 ;_TFT_defaultFont+772
0x5C50	0x00000000 ;_TFT_defaultFont+776
0x5C54	0x3E06067E ;_TFT_defaultFont+780
0x5C58	0x61606060 ;_TFT_defaultFont+784
0x5C5C	0x0000003E ;_TFT_defaultFont+788
0x5C60	0x00000000 ;_TFT_defaultFont+792
0x5C64	0x3F03063C ;_TFT_defaultFont+796
0x5C68	0x63636363 ;_TFT_defaultFont+800
0x5C6C	0x0000003E ;_TFT_defaultFont+804
0x5C70	0x00000000 ;_TFT_defaultFont+808
0x5C74	0x3030607F ;_TFT_defaultFont+812
0x5C78	0x0C0C1818 ;_TFT_defaultFont+816
0x5C7C	0x0000000C ;_TFT_defaultFont+820
0x5C80	0x00000000 ;_TFT_defaultFont+824
0x5C84	0x6363633E ;_TFT_defaultFont+828
0x5C88	0x6363633E ;_TFT_defaultFont+832
0x5C8C	0x0000003E ;_TFT_defaultFont+836
0x5C90	0x00000000 ;_TFT_defaultFont+840
0x5C94	0x6363633E ;_TFT_defaultFont+844
0x5C98	0x30607E63 ;_TFT_defaultFont+848
0x5C9C	0x0000001E ;_TFT_defaultFont+852
0x5CA0	0x00000000 ;_TFT_defaultFont+856
0x5CA4	0x06060000 ;_TFT_defaultFont+860
0x5CA8	0x06000000 ;_TFT_defaultFont+864
0x5CAC	0x00000006 ;_TFT_defaultFont+868
0x5CB0	0x00000000 ;_TFT_defaultFont+872
0x5CB4	0x06060000 ;_TFT_defaultFont+876
0x5CB8	0x06000000 ;_TFT_defaultFont+880
0x5CBC	0x00030306 ;_TFT_defaultFont+884
0x5CC0	0x00000000 ;_TFT_defaultFont+888
0x5CC4	0x00000000 ;_TFT_defaultFont+892
0x5CC8	0x01800000 ;_TFT_defaultFont+896
0x5CCC	0x00180060 ;_TFT_defaultFont+900
0x5CD0	0x00060006 ;_TFT_defaultFont+904
0x5CD4	0x00600018 ;_TFT_defaultFont+908
0x5CD8	0x00000180 ;_TFT_defaultFont+912
0x5CDC	0x00000000 ;_TFT_defaultFont+916
0x5CE0	0x00000000 ;_TFT_defaultFont+920
0x5CE4	0x00000000 ;_TFT_defaultFont+924
0x5CE8	0x00000000 ;_TFT_defaultFont+928
0x5CEC	0x000001FE ;_TFT_defaultFont+932
0x5CF0	0x01FE0000 ;_TFT_defaultFont+936
0x5CF4	0x00000000 ;_TFT_defaultFont+940
0x5CF8	0x00000000 ;_TFT_defaultFont+944
0x5CFC	0x00000000 ;_TFT_defaultFont+948
0x5D00	0x00000000 ;_TFT_defaultFont+952
0x5D04	0x00000000 ;_TFT_defaultFont+956
0x5D08	0x00060000 ;_TFT_defaultFont+960
0x5D0C	0x00600018 ;_TFT_defaultFont+964
0x5D10	0x01800180 ;_TFT_defaultFont+968
0x5D14	0x00180060 ;_TFT_defaultFont+972
0x5D18	0x00000006 ;_TFT_defaultFont+976
0x5D1C	0x00000000 ;_TFT_defaultFont+980
0x5D20	0x00000000 ;_TFT_defaultFont+984
0x5D24	0x1830311E ;_TFT_defaultFont+988
0x5D28	0x0C000C0C ;_TFT_defaultFont+992
0x5D2C	0x0000000C ;_TFT_defaultFont+996
0x5D30	0x00000000 ;_TFT_defaultFont+1000
0x5D34	0x00000000 ;_TFT_defaultFont+1004
0x5D38	0x0082007C ;_TFT_defaultFont+1008
0x5D3C	0x016D0179 ;_TFT_defaultFont+1012
0x5D40	0x016D016D ;_TFT_defaultFont+1016
0x5D44	0x00D9016D ;_TFT_defaultFont+1020
0x5D48	0x00FC0002 ;_TFT_defaultFont+1024
0x5D4C	0x00000000 ;_TFT_defaultFont+1028
0x5D50	0x00000000 ;_TFT_defaultFont+1032
0x5D54	0x00000000 ;_TFT_defaultFont+1036
0x5D58	0x00380038 ;_TFT_defaultFont+1040
0x5D5C	0x006C006C ;_TFT_defaultFont+1044
0x5D60	0x00FE00C6 ;_TFT_defaultFont+1048
0x5D64	0x018300C6 ;_TFT_defaultFont+1052
0x5D68	0x00000183 ;_TFT_defaultFont+1056
0x5D6C	0x00000000 ;_TFT_defaultFont+1060
0x5D70	0x00000000 ;_TFT_defaultFont+1064
0x5D74	0x6363633F ;_TFT_defaultFont+1068
0x5D78	0x6363633F ;_TFT_defaultFont+1072
0x5D7C	0x0000003F ;_TFT_defaultFont+1076
0x5D80	0x00000000 ;_TFT_defaultFont+1080
0x5D84	0x0343433E ;_TFT_defaultFont+1084
0x5D88	0x43430303 ;_TFT_defaultFont+1088
0x5D8C	0x0000003E ;_TFT_defaultFont+1092
0x5D90	0x00000000 ;_TFT_defaultFont+1096
0x5D94	0xC3C3633F ;_TFT_defaultFont+1100
0x5D98	0x63C3C3C3 ;_TFT_defaultFont+1104
0x5D9C	0x0000003F ;_TFT_defaultFont+1108
0x5DA0	0x00000000 ;_TFT_defaultFont+1112
0x5DA4	0x0303033F ;_TFT_defaultFont+1116
0x5DA8	0x0303031F ;_TFT_defaultFont+1120
0x5DAC	0x0000003F ;_TFT_defaultFont+1124
0x5DB0	0x00000000 ;_TFT_defaultFont+1128
0x5DB4	0x0303033F ;_TFT_defaultFont+1132
0x5DB8	0x0303031F ;_TFT_defaultFont+1136
0x5DBC	0x00000003 ;_TFT_defaultFont+1140
0x5DC0	0x00000000 ;_TFT_defaultFont+1144
0x5DC4	0x0343433E ;_TFT_defaultFont+1148
0x5DC8	0x63636373 ;_TFT_defaultFont+1152
0x5DCC	0x0000007E ;_TFT_defaultFont+1156
0x5DD0	0x00000000 ;_TFT_defaultFont+1160
0x5DD4	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x5DD8	0xC3C3C3FF ;_TFT_defaultFont+1168
0x5DDC	0x000000C3 ;_TFT_defaultFont+1172
0x5DE0	0x00000000 ;_TFT_defaultFont+1176
0x5DE4	0x0606060F ;_TFT_defaultFont+1180
0x5DE8	0x06060606 ;_TFT_defaultFont+1184
0x5DEC	0x0000000F ;_TFT_defaultFont+1188
0x5DF0	0x00000000 ;_TFT_defaultFont+1192
0x5DF4	0x1818181E ;_TFT_defaultFont+1196
0x5DF8	0x18181818 ;_TFT_defaultFont+1200
0x5DFC	0x0000000F ;_TFT_defaultFont+1204
0x5E00	0x00000000 ;_TFT_defaultFont+1208
0x5E04	0x0F1B3363 ;_TFT_defaultFont+1212
0x5E08	0x331B0F07 ;_TFT_defaultFont+1216
0x5E0C	0x00000063 ;_TFT_defaultFont+1220
0x5E10	0x00000000 ;_TFT_defaultFont+1224
0x5E14	0x03030303 ;_TFT_defaultFont+1228
0x5E18	0x03030303 ;_TFT_defaultFont+1232
0x5E1C	0x0000003F ;_TFT_defaultFont+1236
0x5E20	0x00000000 ;_TFT_defaultFont+1240
0x5E24	0x00000000 ;_TFT_defaultFont+1244
0x5E28	0x03870387 ;_TFT_defaultFont+1248
0x5E2C	0x034D034D ;_TFT_defaultFont+1252
0x5E30	0x03390339 ;_TFT_defaultFont+1256
0x5E34	0x03110311 ;_TFT_defaultFont+1260
0x5E38	0x00000301 ;_TFT_defaultFont+1264
0x5E3C	0x00000000 ;_TFT_defaultFont+1268
0x5E40	0x00000000 ;_TFT_defaultFont+1272
0x5E44	0x4D4D4747 ;_TFT_defaultFont+1276
0x5E48	0x71715959 ;_TFT_defaultFont+1280
0x5E4C	0x00000061 ;_TFT_defaultFont+1284
0x5E50	0x00000000 ;_TFT_defaultFont+1288
0x5E54	0xC3C3C37E ;_TFT_defaultFont+1292
0x5E58	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x5E5C	0x0000007E ;_TFT_defaultFont+1300
0x5E60	0x00000000 ;_TFT_defaultFont+1304
0x5E64	0x6363633F ;_TFT_defaultFont+1308
0x5E68	0x03033F63 ;_TFT_defaultFont+1312
0x5E6C	0x00000003 ;_TFT_defaultFont+1316
0x5E70	0x00000000 ;_TFT_defaultFont+1320
0x5E74	0xC3C3C37E ;_TFT_defaultFont+1324
0x5E78	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x5E7C	0x00C0607E ;_TFT_defaultFont+1332
0x5E80	0x00000000 ;_TFT_defaultFont+1336
0x5E84	0x6363633F ;_TFT_defaultFont+1340
0x5E88	0x63331B3F ;_TFT_defaultFont+1344
0x5E8C	0x000000C3 ;_TFT_defaultFont+1348
0x5E90	0x00000000 ;_TFT_defaultFont+1352
0x5E94	0x0343433E ;_TFT_defaultFont+1356
0x5E98	0x6161603E ;_TFT_defaultFont+1360
0x5E9C	0x0000003E ;_TFT_defaultFont+1364
0x5EA0	0x00000000 ;_TFT_defaultFont+1368
0x5EA4	0x0C0C0C3F ;_TFT_defaultFont+1372
0x5EA8	0x0C0C0C0C ;_TFT_defaultFont+1376
0x5EAC	0x0000000C ;_TFT_defaultFont+1380
0x5EB0	0x00000000 ;_TFT_defaultFont+1384
0x5EB4	0x63636363 ;_TFT_defaultFont+1388
0x5EB8	0x63636363 ;_TFT_defaultFont+1392
0x5EBC	0x0000003E ;_TFT_defaultFont+1396
0x5EC0	0x00000000 ;_TFT_defaultFont+1400
0x5EC4	0x66C3C3C3 ;_TFT_defaultFont+1404
0x5EC8	0x183C3C66 ;_TFT_defaultFont+1408
0x5ECC	0x00000018 ;_TFT_defaultFont+1412
0x5ED0	0x00000000 ;_TFT_defaultFont+1416
0x5ED4	0x00000000 ;_TFT_defaultFont+1420
0x5ED8	0x0C630C63 ;_TFT_defaultFont+1424
0x5EDC	0x0CF30C63 ;_TFT_defaultFont+1428
0x5EE0	0x079E06F6 ;_TFT_defaultFont+1432
0x5EE4	0x030C079E ;_TFT_defaultFont+1436
0x5EE8	0x0000030C ;_TFT_defaultFont+1440
0x5EEC	0x00000000 ;_TFT_defaultFont+1444
0x5EF0	0x00000000 ;_TFT_defaultFont+1448
0x5EF4	0x3C66C3C3 ;_TFT_defaultFont+1452
0x5EF8	0xC3663C18 ;_TFT_defaultFont+1456
0x5EFC	0x000000C3 ;_TFT_defaultFont+1460
0x5F00	0x00000000 ;_TFT_defaultFont+1464
0x5F04	0x6666C3C3 ;_TFT_defaultFont+1468
0x5F08	0x1818183C ;_TFT_defaultFont+1472
0x5F0C	0x00000018 ;_TFT_defaultFont+1476
0x5F10	0x00000000 ;_TFT_defaultFont+1480
0x5F14	0x1830303F ;_TFT_defaultFont+1484
0x5F18	0x0303060C ;_TFT_defaultFont+1488
0x5F1C	0x0000003F ;_TFT_defaultFont+1492
0x5F20	0x1E000000 ;_TFT_defaultFont+1496
0x5F24	0x06060606 ;_TFT_defaultFont+1500
0x5F28	0x06060606 ;_TFT_defaultFont+1504
0x5F2C	0x001E0606 ;_TFT_defaultFont+1508
0x5F30	0x01000000 ;_TFT_defaultFont+1512
0x5F34	0x04020201 ;_TFT_defaultFont+1516
0x5F38	0x10080804 ;_TFT_defaultFont+1520
0x5F3C	0x00202010 ;_TFT_defaultFont+1524
0x5F40	0x1E000000 ;_TFT_defaultFont+1528
0x5F44	0x18181818 ;_TFT_defaultFont+1532
0x5F48	0x18181818 ;_TFT_defaultFont+1536
0x5F4C	0x001E1818 ;_TFT_defaultFont+1540
0x5F50	0x00000000 ;_TFT_defaultFont+1544
0x5F54	0x00000000 ;_TFT_defaultFont+1548
0x5F58	0x00480030 ;_TFT_defaultFont+1552
0x5F5C	0x01020084 ;_TFT_defaultFont+1556
0x5F60	0x00000000 ;_TFT_defaultFont+1560
0x5F64	0x00000000 ;_TFT_defaultFont+1564
0x5F68	0x00000000 ;_TFT_defaultFont+1568
0x5F6C	0x00000000 ;_TFT_defaultFont+1572
0x5F70	0x00000000 ;_TFT_defaultFont+1576
0x5F74	0x00000000 ;_TFT_defaultFont+1580
0x5F78	0x00000000 ;_TFT_defaultFont+1584
0x5F7C	0x00FF0000 ;_TFT_defaultFont+1588
0x5F80	0x0C000000 ;_TFT_defaultFont+1592
0x5F84	0x00000018 ;_TFT_defaultFont+1596
0x5F88	0x00000000 ;_TFT_defaultFont+1600
0x5F8C	0x00000000 ;_TFT_defaultFont+1604
0x5F90	0x00000000 ;_TFT_defaultFont+1608
0x5F94	0x623C0000 ;_TFT_defaultFont+1612
0x5F98	0x63637E60 ;_TFT_defaultFont+1616
0x5F9C	0x0000007E ;_TFT_defaultFont+1620
0x5FA0	0x03000000 ;_TFT_defaultFont+1624
0x5FA4	0x673B0303 ;_TFT_defaultFont+1628
0x5FA8	0x63636363 ;_TFT_defaultFont+1632
0x5FAC	0x0000003F ;_TFT_defaultFont+1636
0x5FB0	0x00000000 ;_TFT_defaultFont+1640
0x5FB4	0x231E0000 ;_TFT_defaultFont+1644
0x5FB8	0x23030303 ;_TFT_defaultFont+1648
0x5FBC	0x0000001E ;_TFT_defaultFont+1652
0x5FC0	0x60000000 ;_TFT_defaultFont+1656
0x5FC4	0x637E6060 ;_TFT_defaultFont+1660
0x5FC8	0x73636363 ;_TFT_defaultFont+1664
0x5FCC	0x0000006E ;_TFT_defaultFont+1668
0x5FD0	0x00000000 ;_TFT_defaultFont+1672
0x5FD4	0x633E0000 ;_TFT_defaultFont+1676
0x5FD8	0x43037F63 ;_TFT_defaultFont+1680
0x5FDC	0x0000003E ;_TFT_defaultFont+1684
0x5FE0	0x1C000000 ;_TFT_defaultFont+1688
0x5FE4	0x060F0606 ;_TFT_defaultFont+1692
0x5FE8	0x06060606 ;_TFT_defaultFont+1696
0x5FEC	0x00000006 ;_TFT_defaultFont+1700
0x5FF0	0x00000000 ;_TFT_defaultFont+1704
0x5FF4	0x637E0000 ;_TFT_defaultFont+1708
0x5FF8	0x73636363 ;_TFT_defaultFont+1712
0x5FFC	0x3E61606E ;_TFT_defaultFont+1716
0x6000	0x03000000 ;_TFT_defaultFont+1720
0x6004	0x673B0303 ;_TFT_defaultFont+1724
0x6008	0x63636363 ;_TFT_defaultFont+1728
0x600C	0x00000063 ;_TFT_defaultFont+1732
0x6010	0x03000000 ;_TFT_defaultFont+1736
0x6014	0x03030003 ;_TFT_defaultFont+1740
0x6018	0x03030303 ;_TFT_defaultFont+1744
0x601C	0x00000003 ;_TFT_defaultFont+1748
0x6020	0x06000000 ;_TFT_defaultFont+1752
0x6024	0x06070006 ;_TFT_defaultFont+1756
0x6028	0x06060606 ;_TFT_defaultFont+1760
0x602C	0x03060606 ;_TFT_defaultFont+1764
0x6030	0x03000000 ;_TFT_defaultFont+1768
0x6034	0x1B330303 ;_TFT_defaultFont+1772
0x6038	0x1B0F070F ;_TFT_defaultFont+1776
0x603C	0x00000033 ;_TFT_defaultFont+1780
0x6040	0x03000000 ;_TFT_defaultFont+1784
0x6044	0x03030303 ;_TFT_defaultFont+1788
0x6048	0x03030303 ;_TFT_defaultFont+1792
0x604C	0x00000003 ;_TFT_defaultFont+1796
0x6050	0x00000000 ;_TFT_defaultFont+1800
0x6054	0x00000000 ;_TFT_defaultFont+1804
0x6058	0x00000000 ;_TFT_defaultFont+1808
0x605C	0x033301DF ;_TFT_defaultFont+1812
0x6060	0x03330333 ;_TFT_defaultFont+1816
0x6064	0x03330333 ;_TFT_defaultFont+1820
0x6068	0x00000333 ;_TFT_defaultFont+1824
0x606C	0x00000000 ;_TFT_defaultFont+1828
0x6070	0x00000000 ;_TFT_defaultFont+1832
0x6074	0x673B0000 ;_TFT_defaultFont+1836
0x6078	0x63636363 ;_TFT_defaultFont+1840
0x607C	0x00000063 ;_TFT_defaultFont+1844
0x6080	0x00000000 ;_TFT_defaultFont+1848
0x6084	0x633E0000 ;_TFT_defaultFont+1852
0x6088	0x63636363 ;_TFT_defaultFont+1856
0x608C	0x0000003E ;_TFT_defaultFont+1860
0x6090	0x00000000 ;_TFT_defaultFont+1864
0x6094	0x673B0000 ;_TFT_defaultFont+1868
0x6098	0x63636363 ;_TFT_defaultFont+1872
0x609C	0x0303033F ;_TFT_defaultFont+1876
0x60A0	0x00000000 ;_TFT_defaultFont+1880
0x60A4	0x637E0000 ;_TFT_defaultFont+1884
0x60A8	0x73636363 ;_TFT_defaultFont+1888
0x60AC	0x6060606E ;_TFT_defaultFont+1892
0x60B0	0x00000000 ;_TFT_defaultFont+1896
0x60B4	0x1F1B0000 ;_TFT_defaultFont+1900
0x60B8	0x03030303 ;_TFT_defaultFont+1904
0x60BC	0x00000003 ;_TFT_defaultFont+1908
0x60C0	0x00000000 ;_TFT_defaultFont+1912
0x60C4	0x231E0000 ;_TFT_defaultFont+1916
0x60C8	0x31381E07 ;_TFT_defaultFont+1920
0x60CC	0x0000001E ;_TFT_defaultFont+1924
0x60D0	0x00000000 ;_TFT_defaultFont+1928
0x60D4	0x061F0606 ;_TFT_defaultFont+1932
0x60D8	0x06060606 ;_TFT_defaultFont+1936
0x60DC	0x0000001C ;_TFT_defaultFont+1940
0x60E0	0x00000000 ;_TFT_defaultFont+1944
0x60E4	0x63630000 ;_TFT_defaultFont+1948
0x60E8	0x73636363 ;_TFT_defaultFont+1952
0x60EC	0x0000006E ;_TFT_defaultFont+1956
0x60F0	0x00000000 ;_TFT_defaultFont+1960
0x60F4	0x63630000 ;_TFT_defaultFont+1964
0x60F8	0x1C363663 ;_TFT_defaultFont+1968
0x60FC	0x0000001C ;_TFT_defaultFont+1972
0x6100	0x00000000 ;_TFT_defaultFont+1976
0x6104	0x00000000 ;_TFT_defaultFont+1980
0x6108	0x00000000 ;_TFT_defaultFont+1984
0x610C	0x03330333 ;_TFT_defaultFont+1988
0x6110	0x01B601B6 ;_TFT_defaultFont+1992
0x6114	0x00CC01CE ;_TFT_defaultFont+1996
0x6118	0x000000CC ;_TFT_defaultFont+2000
0x611C	0x00000000 ;_TFT_defaultFont+2004
0x6120	0x00000000 ;_TFT_defaultFont+2008
0x6124	0x33330000 ;_TFT_defaultFont+2012
0x6128	0x331E0C1E ;_TFT_defaultFont+2016
0x612C	0x00000033 ;_TFT_defaultFont+2020
0x6130	0x00000000 ;_TFT_defaultFont+2024
0x6134	0x63630000 ;_TFT_defaultFont+2028
0x6138	0x1C363663 ;_TFT_defaultFont+2032
0x613C	0x0C0C181C ;_TFT_defaultFont+2036
0x6140	0x00000000 ;_TFT_defaultFont+2040
0x6144	0x303F0000 ;_TFT_defaultFont+2044
0x6148	0x03060C18 ;_TFT_defaultFont+2048
0x614C	0x0000003F ;_TFT_defaultFont+2052
0x6150	0x38000000 ;_TFT_defaultFont+2056
0x6154	0x0C0C0C0C ;_TFT_defaultFont+2060
0x6158	0x0C0C0C07 ;_TFT_defaultFont+2064
0x615C	0x00380C0C ;_TFT_defaultFont+2068
0x6160	0x0C000000 ;_TFT_defaultFont+2072
0x6164	0x0C0C0C0C ;_TFT_defaultFont+2076
0x6168	0x0C0C0C0C ;_TFT_defaultFont+2080
0x616C	0x000C0C0C ;_TFT_defaultFont+2084
0x6170	0x07000000 ;_TFT_defaultFont+2088
0x6174	0x0C0C0C0C ;_TFT_defaultFont+2092
0x6178	0x0C0C0C38 ;_TFT_defaultFont+2096
0x617C	0x00070C0C ;_TFT_defaultFont+2100
0x6180	0x00000000 ;_TFT_defaultFont+2104
0x6184	0x00000000 ;_TFT_defaultFont+2108
0x6188	0x00000000 ;_TFT_defaultFont+2112
0x618C	0x021E0000 ;_TFT_defaultFont+2116
0x6190	0x03F1023F ;_TFT_defaultFont+2120
0x6194	0x000001E1 ;_TFT_defaultFont+2124
0x6198	0x00000000 ;_TFT_defaultFont+2128
0x619C	0x00000000 ;_TFT_defaultFont+2132
0x61A0	0x00000000 ;_TFT_defaultFont+2136
0x61A4	0x07FE0000 ;_TFT_defaultFont+2140
0x61A8	0x04020402 ;_TFT_defaultFont+2144
0x61AC	0x04020402 ;_TFT_defaultFont+2148
0x61B0	0x04020402 ;_TFT_defaultFont+2152
0x61B4	0x04020402 ;_TFT_defaultFont+2156
0x61B8	0x000007FE ;_TFT_defaultFont+2160
0x61BC	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_1 [2]
; Containing: ?ICS?lstr1_at_engine [1]
;             ?ICS_isMessage [1]
0x61C0	0x0000 ;_initBlock_1+0 : ?ICS?lstr1_at_engine at 0x61C0 : ?ICS_isMessage at 0x61C1
; end of _initBlock_1
;,0 :: _initBlock_2 [10]
; Containing: ?ICS_action_f [1]
;             ?ICS?lstr11_GSM_GNSS_2_ARM [9]
0x61C2	0x2B544100 ;_initBlock_2+0 : ?ICS_action_f at 0x61C2 : ?ICS?lstr11_GSM_GNSS_2_ARM at 0x61C3
0x61C6	0x53474D43 ;_initBlock_2+4
0x61CA	0x003D ;_initBlock_2+8
; end of _initBlock_2
;GSM_GNSS_2_ARM.c,0 :: ?ICS_receiver_ID [20]
0x61CC	0x00000000 ;?ICS_receiver_ID+0
0x61D0	0x00000000 ;?ICS_receiver_ID+4
0x61D4	0x00000000 ;?ICS_receiver_ID+8
0x61D8	0x00000000 ;?ICS_receiver_ID+12
0x61DC	0x00000000 ;?ICS_receiver_ID+16
; end of ?ICS_receiver_ID
;,0 :: _initBlock_4 [38]
; Containing: ?ICS?lstr12_GSM_GNSS_2_ARM [21]
;             ?ICS?lstr13_GSM_GNSS_2_ARM [17]
0x61E0	0x61656C50 ;_initBlock_4+0 : ?ICS?lstr12_GSM_GNSS_2_ARM at 0x61E0
0x61E4	0x43206573 ;_initBlock_4+4
0x61E8	0x206C6C61 ;_initBlock_4+8
0x61EC	0x4C20654D ;_initBlock_4+12
0x61F0	0x72657461 ;_initBlock_4+16
0x61F4	0x6D274900 ;_initBlock_4+20 : ?ICS?lstr13_GSM_GNSS_2_ARM at 0x61F5
0x61F8	0x20746120 ;_initBlock_4+24
0x61FC	0x654D2061 ;_initBlock_4+28
0x6200	0x6E697465 ;_initBlock_4+32
0x6204	0x0067 ;_initBlock_4+36
; end of _initBlock_4
;,0 :: _initBlock_5 [1138]
; Containing: ?ICS?lstr14_GSM_GNSS_2_ARM [27]
;             ?ICS?lstr15_GSM_GNSS_2_ARM [14]
;             ?ICS?lstr32_GSM_GNSS_2_ARM [38]
;             ?ICS?lstr33_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr34_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr35_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr36_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr37_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr38_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr39_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr40_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr41_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr42_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr43_GSM_GNSS_2_ARM [2]
;             ?ICS?lstr44_GSM_GNSS_2_ARM [2]
;             ?ICS_buffer [1024]
;             ?ICS?lstr45_GSM_GNSS_2_ARM [11]
0x6206	0x276E6143 ;_initBlock_5+0 : ?ICS?lstr14_GSM_GNSS_2_ARM at 0x6206
0x620A	0x61742074 ;_initBlock_5+4
0x620E	0x7920656B ;_initBlock_5+8
0x6212	0x2072756F ;_initBlock_5+12
0x6216	0x6C6C6163 ;_initBlock_5+16
0x621A	0x776F6E20 ;_initBlock_5+20
0x621E	0x6D007321 ;_initBlock_5+24 : ?ICS?lstr15_GSM_GNSS_2_ARM at 0x6221
0x6222	0x61737365 ;_initBlock_5+28
0x6226	0x66206567 ;_initBlock_5+32
0x622A	0x746C7561 ;_initBlock_5+36
0x622E	0x72694600 ;_initBlock_5+40 : ?ICS?lstr32_GSM_GNSS_2_ARM at 0x622F
0x6232	0x63207473 ;_initBlock_5+44
0x6236	0x62696C61 ;_initBlock_5+48
0x623A	0x69746172 ;_initBlock_5+52
0x623E	0x6F206E6F ;_initBlock_5+56
0x6242	0x756F2066 ;_initBlock_5+60
0x6246	0x6F742072 ;_initBlock_5+64
0x624A	0x20686375 ;_initBlock_5+68
0x624E	0x65726373 ;_initBlock_5+72
0x6252	0x30006E65 ;_initBlock_5+76 : ?ICS?lstr33_GSM_GNSS_2_ARM at 0x6255
0x6256	0x32003100 ;_initBlock_5+80 : ?ICS?lstr34_GSM_GNSS_2_ARM at 0x6257 : ?ICS?lstr35_GSM_GNSS_2_ARM at 0x6259
0x625A	0x34003300 ;_initBlock_5+84 : ?ICS?lstr36_GSM_GNSS_2_ARM at 0x625B : ?ICS?lstr37_GSM_GNSS_2_ARM at 0x625D
0x625E	0x36003500 ;_initBlock_5+88 : ?ICS?lstr38_GSM_GNSS_2_ARM at 0x625F : ?ICS?lstr39_GSM_GNSS_2_ARM at 0x6261
0x6262	0x38003700 ;_initBlock_5+92 : ?ICS?lstr40_GSM_GNSS_2_ARM at 0x6263 : ?ICS?lstr41_GSM_GNSS_2_ARM at 0x6265
0x6266	0x22003900 ;_initBlock_5+96 : ?ICS?lstr42_GSM_GNSS_2_ARM at 0x6267 : ?ICS?lstr43_GSM_GNSS_2_ARM at 0x6269
0x626A	0x00002200 ;_initBlock_5+100 : ?ICS?lstr44_GSM_GNSS_2_ARM at 0x626B : ?ICS_buffer at 0x626D
0x626E	0x00000000 ;_initBlock_5+104
0x6272	0x00000000 ;_initBlock_5+108
0x6276	0x00000000 ;_initBlock_5+112
0x627A	0x00000000 ;_initBlock_5+116
0x627E	0x00000000 ;_initBlock_5+120
0x6282	0x00000000 ;_initBlock_5+124
0x6286	0x00000000 ;_initBlock_5+128
0x628A	0x00000000 ;_initBlock_5+132
0x628E	0x00000000 ;_initBlock_5+136
0x6292	0x00000000 ;_initBlock_5+140
0x6296	0x00000000 ;_initBlock_5+144
0x629A	0x00000000 ;_initBlock_5+148
0x629E	0x00000000 ;_initBlock_5+152
0x62A2	0x00000000 ;_initBlock_5+156
0x62A6	0x00000000 ;_initBlock_5+160
0x62AA	0x00000000 ;_initBlock_5+164
0x62AE	0x00000000 ;_initBlock_5+168
0x62B2	0x00000000 ;_initBlock_5+172
0x62B6	0x00000000 ;_initBlock_5+176
0x62BA	0x00000000 ;_initBlock_5+180
0x62BE	0x00000000 ;_initBlock_5+184
0x62C2	0x00000000 ;_initBlock_5+188
0x62C6	0x00000000 ;_initBlock_5+192
0x62CA	0x00000000 ;_initBlock_5+196
0x62CE	0x00000000 ;_initBlock_5+200
0x62D2	0x00000000 ;_initBlock_5+204
0x62D6	0x00000000 ;_initBlock_5+208
0x62DA	0x00000000 ;_initBlock_5+212
0x62DE	0x00000000 ;_initBlock_5+216
0x62E2	0x00000000 ;_initBlock_5+220
0x62E6	0x00000000 ;_initBlock_5+224
0x62EA	0x00000000 ;_initBlock_5+228
0x62EE	0x00000000 ;_initBlock_5+232
0x62F2	0x00000000 ;_initBlock_5+236
0x62F6	0x00000000 ;_initBlock_5+240
0x62FA	0x00000000 ;_initBlock_5+244
0x62FE	0x00000000 ;_initBlock_5+248
0x6302	0x00000000 ;_initBlock_5+252
0x6306	0x00000000 ;_initBlock_5+256
0x630A	0x00000000 ;_initBlock_5+260
0x630E	0x00000000 ;_initBlock_5+264
0x6312	0x00000000 ;_initBlock_5+268
0x6316	0x00000000 ;_initBlock_5+272
0x631A	0x00000000 ;_initBlock_5+276
0x631E	0x00000000 ;_initBlock_5+280
0x6322	0x00000000 ;_initBlock_5+284
0x6326	0x00000000 ;_initBlock_5+288
0x632A	0x00000000 ;_initBlock_5+292
0x632E	0x00000000 ;_initBlock_5+296
0x6332	0x00000000 ;_initBlock_5+300
0x6336	0x00000000 ;_initBlock_5+304
0x633A	0x00000000 ;_initBlock_5+308
0x633E	0x00000000 ;_initBlock_5+312
0x6342	0x00000000 ;_initBlock_5+316
0x6346	0x00000000 ;_initBlock_5+320
0x634A	0x00000000 ;_initBlock_5+324
0x634E	0x00000000 ;_initBlock_5+328
0x6352	0x00000000 ;_initBlock_5+332
0x6356	0x00000000 ;_initBlock_5+336
0x635A	0x00000000 ;_initBlock_5+340
0x635E	0x00000000 ;_initBlock_5+344
0x6362	0x00000000 ;_initBlock_5+348
0x6366	0x00000000 ;_initBlock_5+352
0x636A	0x00000000 ;_initBlock_5+356
0x636E	0x00000000 ;_initBlock_5+360
0x6372	0x00000000 ;_initBlock_5+364
0x6376	0x00000000 ;_initBlock_5+368
0x637A	0x00000000 ;_initBlock_5+372
0x637E	0x00000000 ;_initBlock_5+376
0x6382	0x00000000 ;_initBlock_5+380
0x6386	0x00000000 ;_initBlock_5+384
0x638A	0x00000000 ;_initBlock_5+388
0x638E	0x00000000 ;_initBlock_5+392
0x6392	0x00000000 ;_initBlock_5+396
0x6396	0x00000000 ;_initBlock_5+400
0x639A	0x00000000 ;_initBlock_5+404
0x639E	0x00000000 ;_initBlock_5+408
0x63A2	0x00000000 ;_initBlock_5+412
0x63A6	0x00000000 ;_initBlock_5+416
0x63AA	0x00000000 ;_initBlock_5+420
0x63AE	0x00000000 ;_initBlock_5+424
0x63B2	0x00000000 ;_initBlock_5+428
0x63B6	0x00000000 ;_initBlock_5+432
0x63BA	0x00000000 ;_initBlock_5+436
0x63BE	0x00000000 ;_initBlock_5+440
0x63C2	0x00000000 ;_initBlock_5+444
0x63C6	0x00000000 ;_initBlock_5+448
0x63CA	0x00000000 ;_initBlock_5+452
0x63CE	0x00000000 ;_initBlock_5+456
0x63D2	0x00000000 ;_initBlock_5+460
0x63D6	0x00000000 ;_initBlock_5+464
0x63DA	0x00000000 ;_initBlock_5+468
0x63DE	0x00000000 ;_initBlock_5+472
0x63E2	0x00000000 ;_initBlock_5+476
0x63E6	0x00000000 ;_initBlock_5+480
0x63EA	0x00000000 ;_initBlock_5+484
0x63EE	0x00000000 ;_initBlock_5+488
0x63F2	0x00000000 ;_initBlock_5+492
0x63F6	0x00000000 ;_initBlock_5+496
0x63FA	0x00000000 ;_initBlock_5+500
0x63FE	0x00000000 ;_initBlock_5+504
0x6402	0x00000000 ;_initBlock_5+508
0x6406	0x00000000 ;_initBlock_5+512
0x640A	0x00000000 ;_initBlock_5+516
0x640E	0x00000000 ;_initBlock_5+520
0x6412	0x00000000 ;_initBlock_5+524
0x6416	0x00000000 ;_initBlock_5+528
0x641A	0x00000000 ;_initBlock_5+532
0x641E	0x00000000 ;_initBlock_5+536
0x6422	0x00000000 ;_initBlock_5+540
0x6426	0x00000000 ;_initBlock_5+544
0x642A	0x00000000 ;_initBlock_5+548
0x642E	0x00000000 ;_initBlock_5+552
0x6432	0x00000000 ;_initBlock_5+556
0x6436	0x00000000 ;_initBlock_5+560
0x643A	0x00000000 ;_initBlock_5+564
0x643E	0x00000000 ;_initBlock_5+568
0x6442	0x00000000 ;_initBlock_5+572
0x6446	0x00000000 ;_initBlock_5+576
0x644A	0x00000000 ;_initBlock_5+580
0x644E	0x00000000 ;_initBlock_5+584
0x6452	0x00000000 ;_initBlock_5+588
0x6456	0x00000000 ;_initBlock_5+592
0x645A	0x00000000 ;_initBlock_5+596
0x645E	0x00000000 ;_initBlock_5+600
0x6462	0x00000000 ;_initBlock_5+604
0x6466	0x00000000 ;_initBlock_5+608
0x646A	0x00000000 ;_initBlock_5+612
0x646E	0x00000000 ;_initBlock_5+616
0x6472	0x00000000 ;_initBlock_5+620
0x6476	0x00000000 ;_initBlock_5+624
0x647A	0x00000000 ;_initBlock_5+628
0x647E	0x00000000 ;_initBlock_5+632
0x6482	0x00000000 ;_initBlock_5+636
0x6486	0x00000000 ;_initBlock_5+640
0x648A	0x00000000 ;_initBlock_5+644
0x648E	0x00000000 ;_initBlock_5+648
0x6492	0x00000000 ;_initBlock_5+652
0x6496	0x00000000 ;_initBlock_5+656
0x649A	0x00000000 ;_initBlock_5+660
0x649E	0x00000000 ;_initBlock_5+664
0x64A2	0x00000000 ;_initBlock_5+668
0x64A6	0x00000000 ;_initBlock_5+672
0x64AA	0x00000000 ;_initBlock_5+676
0x64AE	0x00000000 ;_initBlock_5+680
0x64B2	0x00000000 ;_initBlock_5+684
0x64B6	0x00000000 ;_initBlock_5+688
0x64BA	0x00000000 ;_initBlock_5+692
0x64BE	0x00000000 ;_initBlock_5+696
0x64C2	0x00000000 ;_initBlock_5+700
0x64C6	0x00000000 ;_initBlock_5+704
0x64CA	0x00000000 ;_initBlock_5+708
0x64CE	0x00000000 ;_initBlock_5+712
0x64D2	0x00000000 ;_initBlock_5+716
0x64D6	0x00000000 ;_initBlock_5+720
0x64DA	0x00000000 ;_initBlock_5+724
0x64DE	0x00000000 ;_initBlock_5+728
0x64E2	0x00000000 ;_initBlock_5+732
0x64E6	0x00000000 ;_initBlock_5+736
0x64EA	0x00000000 ;_initBlock_5+740
0x64EE	0x00000000 ;_initBlock_5+744
0x64F2	0x00000000 ;_initBlock_5+748
0x64F6	0x00000000 ;_initBlock_5+752
0x64FA	0x00000000 ;_initBlock_5+756
0x64FE	0x00000000 ;_initBlock_5+760
0x6502	0x00000000 ;_initBlock_5+764
0x6506	0x00000000 ;_initBlock_5+768
0x650A	0x00000000 ;_initBlock_5+772
0x650E	0x00000000 ;_initBlock_5+776
0x6512	0x00000000 ;_initBlock_5+780
0x6516	0x00000000 ;_initBlock_5+784
0x651A	0x00000000 ;_initBlock_5+788
0x651E	0x00000000 ;_initBlock_5+792
0x6522	0x00000000 ;_initBlock_5+796
0x6526	0x00000000 ;_initBlock_5+800
0x652A	0x00000000 ;_initBlock_5+804
0x652E	0x00000000 ;_initBlock_5+808
0x6532	0x00000000 ;_initBlock_5+812
0x6536	0x00000000 ;_initBlock_5+816
0x653A	0x00000000 ;_initBlock_5+820
0x653E	0x00000000 ;_initBlock_5+824
0x6542	0x00000000 ;_initBlock_5+828
0x6546	0x00000000 ;_initBlock_5+832
0x654A	0x00000000 ;_initBlock_5+836
0x654E	0x00000000 ;_initBlock_5+840
0x6552	0x00000000 ;_initBlock_5+844
0x6556	0x00000000 ;_initBlock_5+848
0x655A	0x00000000 ;_initBlock_5+852
0x655E	0x00000000 ;_initBlock_5+856
0x6562	0x00000000 ;_initBlock_5+860
0x6566	0x00000000 ;_initBlock_5+864
0x656A	0x00000000 ;_initBlock_5+868
0x656E	0x00000000 ;_initBlock_5+872
0x6572	0x00000000 ;_initBlock_5+876
0x6576	0x00000000 ;_initBlock_5+880
0x657A	0x00000000 ;_initBlock_5+884
0x657E	0x00000000 ;_initBlock_5+888
0x6582	0x00000000 ;_initBlock_5+892
0x6586	0x00000000 ;_initBlock_5+896
0x658A	0x00000000 ;_initBlock_5+900
0x658E	0x00000000 ;_initBlock_5+904
0x6592	0x00000000 ;_initBlock_5+908
0x6596	0x00000000 ;_initBlock_5+912
0x659A	0x00000000 ;_initBlock_5+916
0x659E	0x00000000 ;_initBlock_5+920
0x65A2	0x00000000 ;_initBlock_5+924
0x65A6	0x00000000 ;_initBlock_5+928
0x65AA	0x00000000 ;_initBlock_5+932
0x65AE	0x00000000 ;_initBlock_5+936
0x65B2	0x00000000 ;_initBlock_5+940
0x65B6	0x00000000 ;_initBlock_5+944
0x65BA	0x00000000 ;_initBlock_5+948
0x65BE	0x00000000 ;_initBlock_5+952
0x65C2	0x00000000 ;_initBlock_5+956
0x65C6	0x00000000 ;_initBlock_5+960
0x65CA	0x00000000 ;_initBlock_5+964
0x65CE	0x00000000 ;_initBlock_5+968
0x65D2	0x00000000 ;_initBlock_5+972
0x65D6	0x00000000 ;_initBlock_5+976
0x65DA	0x00000000 ;_initBlock_5+980
0x65DE	0x00000000 ;_initBlock_5+984
0x65E2	0x00000000 ;_initBlock_5+988
0x65E6	0x00000000 ;_initBlock_5+992
0x65EA	0x00000000 ;_initBlock_5+996
0x65EE	0x00000000 ;_initBlock_5+1000
0x65F2	0x00000000 ;_initBlock_5+1004
0x65F6	0x00000000 ;_initBlock_5+1008
0x65FA	0x00000000 ;_initBlock_5+1012
0x65FE	0x00000000 ;_initBlock_5+1016
0x6602	0x00000000 ;_initBlock_5+1020
0x6606	0x00000000 ;_initBlock_5+1024
0x660A	0x00000000 ;_initBlock_5+1028
0x660E	0x00000000 ;_initBlock_5+1032
0x6612	0x00000000 ;_initBlock_5+1036
0x6616	0x00000000 ;_initBlock_5+1040
0x661A	0x00000000 ;_initBlock_5+1044
0x661E	0x00000000 ;_initBlock_5+1048
0x6622	0x00000000 ;_initBlock_5+1052
0x6626	0x00000000 ;_initBlock_5+1056
0x662A	0x00000000 ;_initBlock_5+1060
0x662E	0x00000000 ;_initBlock_5+1064
0x6632	0x00000000 ;_initBlock_5+1068
0x6636	0x00000000 ;_initBlock_5+1072
0x663A	0x00000000 ;_initBlock_5+1076
0x663E	0x00000000 ;_initBlock_5+1080
0x6642	0x00000000 ;_initBlock_5+1084
0x6646	0x00000000 ;_initBlock_5+1088
0x664A	0x00000000 ;_initBlock_5+1092
0x664E	0x00000000 ;_initBlock_5+1096
0x6652	0x00000000 ;_initBlock_5+1100
0x6656	0x00000000 ;_initBlock_5+1104
0x665A	0x00000000 ;_initBlock_5+1108
0x665E	0x00000000 ;_initBlock_5+1112
0x6662	0x00000000 ;_initBlock_5+1116
0x6666	0x00000000 ;_initBlock_5+1120
0x666A	0x2B000000 ;_initBlock_5+1124 : ?ICS?lstr45_GSM_GNSS_2_ARM at 0x666D
0x666E	0x20534D43 ;_initBlock_5+1128
0x6672	0x4F525245 ;_initBlock_5+1132
0x6676	0x0052 ;_initBlock_5+1136
; end of _initBlock_5
;,0 :: _initBlock_6 [12]
; Containing: ?ICS?lstr46_GSM_GNSS_2_ARM [7]
;             ?ICS?lstr47_GSM_GNSS_2_ARM [5]
0x6678	0x4D53462B ;_initBlock_6+0 : ?ICS?lstr46_GSM_GNSS_2_ARM at 0x6678
0x667C	0x2B004D45 ;_initBlock_6+4 : ?ICS?lstr47_GSM_GNSS_2_ARM at 0x667F
0x6680	0x00544D43 ;_initBlock_6+8
; end of _initBlock_6
;GSM_GNSS_2_ARM.c,0 :: ?ICS?lstr48_GSM_GNSS_2_ARM [6]
0x6684	0x474D432B ;?ICS?lstr48_GSM_GNSS_2_ARM+0
0x6688	0x0053 ;?ICS?lstr48_GSM_GNSS_2_ARM+4
; end of ?ICS?lstr48_GSM_GNSS_2_ARM
;,0 :: _initBlock_8 [104]
; Containing: ?ICS_msg_sent [1]
;             ?ICS?lstr2_GSM_GNSS_2_ARM [10]
;             ?ICS?lstr3_GSM_GNSS_2_ARM [10]
;             ?ICS?lstr4_GSM_GNSS_2_ARM [8]
;             ?ICS?lstr5_GSM_GNSS_2_ARM [10]
;             ?ICS?lstr6_GSM_GNSS_2_ARM [14]
;             ?ICS?lstr7_GSM_GNSS_2_ARM [18]
;             ?ICS?lstr8_GSM_GNSS_2_ARM [20]
;             ?ICS?lstr9_GSM_GNSS_2_ARM [13]
0x668A	0x2B544100 ;_initBlock_8+0 : ?ICS_msg_sent at 0x668A : ?ICS?lstr2_GSM_GNSS_2_ARM at 0x668B
0x668E	0x45454D43 ;_initBlock_8+4
0x6692	0x4100323D ;_initBlock_8+8 : ?ICS?lstr3_GSM_GNSS_2_ARM at 0x6695
0x6696	0x4D432B54 ;_initBlock_8+12
0x669A	0x313D4647 ;_initBlock_8+16
0x669E	0x2B544100 ;_initBlock_8+20 : ?ICS?lstr4_GSM_GNSS_2_ARM at 0x669F
0x66A2	0x44494743 ;_initBlock_8+24
0x66A6	0x2B544100 ;_initBlock_8+28 : ?ICS?lstr5_GSM_GNSS_2_ARM at 0x66A7
0x66AA	0x53435343 ;_initBlock_8+32
0x66AE	0x41003F3D ;_initBlock_8+36 : ?ICS?lstr6_GSM_GNSS_2_ARM at 0x66B1
0x66B2	0x53432B54 ;_initBlock_8+40
0x66B6	0x223D5343 ;_initBlock_8+44
0x66BA	0x224D5347 ;_initBlock_8+48
0x66BE	0x2B544100 ;_initBlock_8+52 : ?ICS?lstr7_GSM_GNSS_2_ARM at 0x66BF
0x66C2	0x494D4E43 ;_initBlock_8+56
0x66C6	0x322C323D ;_initBlock_8+60
0x66CA	0x312C302C ;_initBlock_8+64
0x66CE	0x4100302C ;_initBlock_8+68 : ?ICS?lstr8_GSM_GNSS_2_ARM at 0x66D1
0x66D2	0x53432B54 ;_initBlock_8+72
0x66D6	0x313D504D ;_initBlock_8+76
0x66DA	0x36312C37 ;_initBlock_8+80
0x66DE	0x2C302C37 ;_initBlock_8+84
0x66E2	0x41003631 ;_initBlock_8+88 : ?ICS?lstr9_GSM_GNSS_2_ARM at 0x66E5
0x66E6	0x47432B54 ;_initBlock_8+92
0x66EA	0x57505350 ;_initBlock_8+96
0x66EE	0x00313D52 ;_initBlock_8+100
; end of _initBlock_8
;,0 :: _initBlock_9 [40]
; Containing: ?ICS?lstr10_GSM_GNSS_2_ARM [13]
;             ?ICS?lstr26_GSM_GNSS_2_ARM [20]
;             ?ICS?lstr27_GSM_GNSS_2_ARM [6]
;             ?ICS_ready_f [1]
0x66F2	0x432B5441 ;_initBlock_9+0 : ?ICS?lstr10_GSM_GNSS_2_ARM at 0x66F2
0x66F6	0x52535047 ;_initBlock_9+4
0x66FA	0x313D5453 ;_initBlock_9+8
0x66FE	0x4E0A0D00 ;_initBlock_9+12 : ?ICS?lstr26_GSM_GNSS_2_ARM at 0x66FF
0x6702	0x414D524F ;_initBlock_9+16
0x6706	0x4F50204C ;_initBlock_9+20
0x670A	0x20524557 ;_initBlock_9+24
0x670E	0x4E574F44 ;_initBlock_9+28
0x6712	0x520A0D00 ;_initBlock_9+32 : ?ICS?lstr27_GSM_GNSS_2_ARM at 0x6713
0x6716	0x00005944 ;_initBlock_9+36 : ?ICS_ready_f at 0x6719
; end of _initBlock_9
;,0 :: _initBlock_10 [14]
; Containing: ?ICS?lstr28_GSM_GNSS_2_ARM [13]
;             ?ICS_isCall [1]
0x671A	0x4F4E0A0D ;_initBlock_10+0 : ?ICS?lstr28_GSM_GNSS_2_ARM at 0x671A
0x671E	0x52414320 ;_initBlock_10+4
0x6722	0x52454952 ;_initBlock_10+8
0x6726	0x0000 ;_initBlock_10+12 : ?ICS_isCall at 0x6727
; end of _initBlock_10
;,0 :: _initBlock_11 [12]
; Containing: ?ICS_sd_f [1]
;             ?ICS?lstr1_GSM_GNSS_2_ARM [11]
0x6728	0x2B544100 ;_initBlock_11+0 : ?ICS_sd_f at 0x6728 : ?ICS?lstr1_GSM_GNSS_2_ARM at 0x6729
0x672C	0x574F5043 ;_initBlock_11+4
0x6730	0x00313D44 ;_initBlock_11+8
; end of _initBlock_11
;,0 :: _initBlock_12 [50]
; Containing: ?ICS?lstr1_touch [39]
;             ?ICS?lstr2_touch [11]
0x6734	0x63756F54 ;_initBlock_12+0 : ?ICS?lstr1_touch at 0x6734
0x6738	0x65732068 ;_initBlock_12+4
0x673C	0x7463656C ;_initBlock_12+8
0x6740	0x63206465 ;_initBlock_12+12
0x6744	0x656E726F ;_initBlock_12+16
0x6748	0x66207372 ;_initBlock_12+20
0x674C	0x6320726F ;_initBlock_12+24
0x6750	0x62696C61 ;_initBlock_12+28
0x6754	0x69746172 ;_initBlock_12+32
0x6758	0x66006E6F ;_initBlock_12+36 : ?ICS?lstr2_touch at 0x675B
0x675C	0x74737269 ;_initBlock_12+40
0x6760	0x72656820 ;_initBlock_12+44
0x6764	0x0065 ;_initBlock_12+48
; end of _initBlock_12
;,0 :: _initBlock_13 [42]
; Containing: ?ICS?lstr3_touch [11]
;             ?ICS?lstr4_touch [10]
;             ?ICS?lstr5_touch [21]
0x6766	0x73726966 ;_initBlock_13+0 : ?ICS?lstr3_touch at 0x6766
0x676A	0x65682074 ;_initBlock_13+4
0x676E	0x6E006572 ;_initBlock_13+8 : ?ICS?lstr4_touch at 0x6771
0x6772	0x6820776F ;_initBlock_13+12
0x6776	0x20657265 ;_initBlock_13+16
0x677A	0x656C5000 ;_initBlock_13+20 : ?ICS?lstr5_touch at 0x677B
0x677E	0x20657361 ;_initBlock_13+24
0x6782	0x6C6C6143 ;_initBlock_13+28
0x6786	0x20654D20 ;_initBlock_13+32
0x678A	0x6574614C ;_initBlock_13+36
0x678E	0x0072 ;_initBlock_13+40
; end of _initBlock_13
;,0 :: _initBlock_14 [68]
; Containing: ?ICS?lstr6_touch [17]
;             ?ICS?lstr7_touch [26]
;             ?ICS?lstr8_touch [2]
;             ?ICS?lstr9_touch [2]
;             ?ICS?lstr10_touch [2]
;             ?ICS?lstr11_touch [2]
;             ?ICS?lstr12_touch [2]
;             ?ICS?lstr13_touch [2]
;             ?ICS?lstr14_touch [2]
;             ?ICS?lstr15_touch [2]
;             ?ICS?lstr16_touch [2]
;             ?ICS?lstr17_touch [2]
;             ?ICS?lstr18_touch [5]
0x6790	0x206D2749 ;_initBlock_14+0 : ?ICS?lstr6_touch at 0x6790
0x6794	0x61207461 ;_initBlock_14+4
0x6798	0x65654D20 ;_initBlock_14+8
0x679C	0x676E6974 ;_initBlock_14+12
0x67A0	0x6E614300 ;_initBlock_14+16 : ?ICS?lstr7_touch at 0x67A1
0x67A4	0x74207427 ;_initBlock_14+20
0x67A8	0x20656B61 ;_initBlock_14+24
0x67AC	0x72756F79 ;_initBlock_14+28
0x67B0	0x6C616320 ;_initBlock_14+32
0x67B4	0x6F6E206C ;_initBlock_14+36
0x67B8	0x30002177 ;_initBlock_14+40 : ?ICS?lstr8_touch at 0x67BB
0x67BC	0x32003100 ;_initBlock_14+44 : ?ICS?lstr9_touch at 0x67BD : ?ICS?lstr10_touch at 0x67BF
0x67C0	0x34003300 ;_initBlock_14+48 : ?ICS?lstr11_touch at 0x67C1 : ?ICS?lstr12_touch at 0x67C3
0x67C4	0x36003500 ;_initBlock_14+52 : ?ICS?lstr13_touch at 0x67C5 : ?ICS?lstr14_touch at 0x67C7
0x67C8	0x38003700 ;_initBlock_14+56 : ?ICS?lstr15_touch at 0x67C9 : ?ICS?lstr16_touch at 0x67CB
0x67CC	0x55003900 ;_initBlock_14+60 : ?ICS?lstr17_touch at 0x67CD : ?ICS?lstr18_touch at 0x67CF
0x67D0	0x004F444E ;_initBlock_14+64
; end of _initBlock_14
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x67D4	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x67D8	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x67DC	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x67E0	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x67E4	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_17 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x67E6	0x0000 ;_initBlock_17+0 : ?ICS__Lib_TFT___no_acceleration at 0x67E6 : ?ICS__Lib_TFT_FontInitialized at 0x67E7
; end of _initBlock_17
;,0 :: _initBlock_18 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___MM_plus [1]
0x67E8	0x0000 ;_initBlock_18+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x67E8 : ?ICS__Lib_TFT___MM_plus at 0x67E9
; end of _initBlock_18
;,0 :: _initBlock_19 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x67EA	0x0000 ;_initBlock_19+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x67EA : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x67EB
; end of _initBlock_19
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x67EC	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_21 [287]
; Containing: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
;             ?ICSsend_SMS_cmd_content_L0 [30]
;             ?ICSsend_SMS_reply_content_L0 [256]
0x67EE	0x00000000 ;_initBlock_21+0 : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x67EE : ?ICSsend_SMS_cmd_content_L0 at 0x67EF
0x67F2	0x00000000 ;_initBlock_21+4
0x67F6	0x00000000 ;_initBlock_21+8
0x67FA	0x00000000 ;_initBlock_21+12
0x67FE	0x00000000 ;_initBlock_21+16
0x6802	0x00000000 ;_initBlock_21+20
0x6806	0x00000000 ;_initBlock_21+24
0x680A	0x00000000 ;_initBlock_21+28 : ?ICSsend_SMS_reply_content_L0 at 0x680D
0x680E	0x00000000 ;_initBlock_21+32
0x6812	0x00000000 ;_initBlock_21+36
0x6816	0x00000000 ;_initBlock_21+40
0x681A	0x00000000 ;_initBlock_21+44
0x681E	0x00000000 ;_initBlock_21+48
0x6822	0x00000000 ;_initBlock_21+52
0x6826	0x00000000 ;_initBlock_21+56
0x682A	0x00000000 ;_initBlock_21+60
0x682E	0x00000000 ;_initBlock_21+64
0x6832	0x00000000 ;_initBlock_21+68
0x6836	0x00000000 ;_initBlock_21+72
0x683A	0x00000000 ;_initBlock_21+76
0x683E	0x00000000 ;_initBlock_21+80
0x6842	0x00000000 ;_initBlock_21+84
0x6846	0x00000000 ;_initBlock_21+88
0x684A	0x00000000 ;_initBlock_21+92
0x684E	0x00000000 ;_initBlock_21+96
0x6852	0x00000000 ;_initBlock_21+100
0x6856	0x00000000 ;_initBlock_21+104
0x685A	0x00000000 ;_initBlock_21+108
0x685E	0x00000000 ;_initBlock_21+112
0x6862	0x00000000 ;_initBlock_21+116
0x6866	0x00000000 ;_initBlock_21+120
0x686A	0x00000000 ;_initBlock_21+124
0x686E	0x00000000 ;_initBlock_21+128
0x6872	0x00000000 ;_initBlock_21+132
0x6876	0x00000000 ;_initBlock_21+136
0x687A	0x00000000 ;_initBlock_21+140
0x687E	0x00000000 ;_initBlock_21+144
0x6882	0x00000000 ;_initBlock_21+148
0x6886	0x00000000 ;_initBlock_21+152
0x688A	0x00000000 ;_initBlock_21+156
0x688E	0x00000000 ;_initBlock_21+160
0x6892	0x00000000 ;_initBlock_21+164
0x6896	0x00000000 ;_initBlock_21+168
0x689A	0x00000000 ;_initBlock_21+172
0x689E	0x00000000 ;_initBlock_21+176
0x68A2	0x00000000 ;_initBlock_21+180
0x68A6	0x00000000 ;_initBlock_21+184
0x68AA	0x00000000 ;_initBlock_21+188
0x68AE	0x00000000 ;_initBlock_21+192
0x68B2	0x00000000 ;_initBlock_21+196
0x68B6	0x00000000 ;_initBlock_21+200
0x68BA	0x00000000 ;_initBlock_21+204
0x68BE	0x00000000 ;_initBlock_21+208
0x68C2	0x00000000 ;_initBlock_21+212
0x68C6	0x00000000 ;_initBlock_21+216
0x68CA	0x00000000 ;_initBlock_21+220
0x68CE	0x00000000 ;_initBlock_21+224
0x68D2	0x00000000 ;_initBlock_21+228
0x68D6	0x00000000 ;_initBlock_21+232
0x68DA	0x00000000 ;_initBlock_21+236
0x68DE	0x00000000 ;_initBlock_21+240
0x68E2	0x00000000 ;_initBlock_21+244
0x68E6	0x00000000 ;_initBlock_21+248
0x68EA	0x00000000 ;_initBlock_21+252
0x68EE	0x00000000 ;_initBlock_21+256
0x68F2	0x00000000 ;_initBlock_21+260
0x68F6	0x00000000 ;_initBlock_21+264
0x68FA	0x00000000 ;_initBlock_21+268
0x68FE	0x00000000 ;_initBlock_21+272
0x6902	0x00000000 ;_initBlock_21+276
0x6906	0x00000000 ;_initBlock_21+280
0x690A	0x000000 ;_initBlock_21+284
; end of _initBlock_21
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x6910	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x6914	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x6918	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x691C	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x6920	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x6924	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x6928	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x692C	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x6930	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x6934	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x6938	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x693C	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x6940	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x6944	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x6948	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x694C	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x6950	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x6954	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x6958	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x695C	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x6960	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x6964	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x6968	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x696C	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x6970	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x6974	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x6978	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x697C	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x6980	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x6984	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x6988	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x698C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x6990	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x6994	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x6998	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x699C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x69A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x69A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x69A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x69AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x69B0	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x69B4	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x69B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x69BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x69C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x69C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x69C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x69CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x69D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x69D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x69D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x69DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x69E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x69E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;,0 :: _initBlock_24 [2]
; Containing: ?ICSat_engine__parse_pre_end_pos_L0 [1]
;             ?ICSat_engine__parse_pre_set_pos_L0 [1]
0x69E8	0x0000 ;_initBlock_24+0 : ?ICSat_engine__parse_pre_end_pos_L0 at 0x69E8 : ?ICSat_engine__parse_pre_set_pos_L0 at 0x69E9
; end of _initBlock_24
;,0 :: _initBlock_25 [2]
; Containing: ?ICSat_engine__parse_pre_get_pos_L0 [1]
;             ?ICSat_engine__parse_pre_start_pos_L0 [1]
0x69EA	0x0000 ;_initBlock_25+0 : ?ICSat_engine__parse_pre_get_pos_L0 at 0x69EA : ?ICSat_engine__parse_pre_start_pos_L0 at 0x69EB
; end of _initBlock_25
;,0 :: _initBlock_26 [30]
; Containing: ?ICSat_engine__parse_pre_tmp_cmd_L0 [15]
;             ?ICS_parse_exe_cmd_temp_L0 [15]
0x69EC	0x00000000 ;_initBlock_26+0 : ?ICSat_engine__parse_pre_tmp_cmd_L0 at 0x69EC
0x69F0	0x00000000 ;_initBlock_26+4
0x69F4	0x00000000 ;_initBlock_26+8
0x69F8	0x00000000 ;_initBlock_26+12 : ?ICS_parse_exe_cmd_temp_L0 at 0x69FB
0x69FC	0x00000000 ;_initBlock_26+16
0x6A00	0x00000000 ;_initBlock_26+20
0x6A04	0x00000000 ;_initBlock_26+24
0x6A08	0x0000 ;_initBlock_26+28
; end of _initBlock_26
;,0 :: _initBlock_27 [2]
; Containing: ?ICSmain_initial_x_L0 [1]
;             ?ICSmain_counter_rkm_L0 [1]
0x6A0A	0x000A ;_initBlock_27+0 : ?ICSmain_initial_x_L0 at 0x6A0A : ?ICSmain_counter_rkm_L0 at 0x6A0B
; end of _initBlock_27
;GSM_GNSS_2_ARM.c,0 :: ?ICSmain_x_tft_L0 [2]
0x6A0C	0x01F4 ;?ICSmain_x_tft_L0+0
; end of ?ICSmain_x_tft_L0
;GSM_GNSS_2_ARM.c,0 :: ?ICSmain_y_tft_L0 [2]
0x6A0E	0x01F4 ;?ICSmain_y_tft_L0+0
; end of ?ICSmain_y_tft_L0
;,0 :: _initBlock_30 [2]
; Containing: ?ICSmain_flag_messag_L0 [1]
;             ?ICSmain_press_messag_L0 [1]
0x6A10	0x0A01 ;_initBlock_30+0 : ?ICSmain_flag_messag_L0 at 0x6A10 : ?ICSmain_press_messag_L0 at 0x6A11
; end of _initBlock_30
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [62]    _strncpy
0x01C8     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0250      [58]    _strncmp
0x028C     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0388     [448]    at_engine__parse_pre
0x0548      [12]    _Get_Fosc_kHz
0x0554      [36]    _TFT_RGBToColor16bit
0x0578      [26]    _Delay_1us
0x0594      [70]    _GPIO_Alternate_Function_Enable
0x05DC     [132]    _RCC_GetClocksFrequency
0x0660      [26]    _TFT_Color16bitToRGB
0x067C      [28]    _ADC2_Get_Sample
0x0698      [28]    _ADC1_Get_Sample
0x06B8      [26]    _Delay_1ms
0x06D4      [28]    _ADC3_Get_Sample
0x06F0      [12]    _at_cb_send_init_message
0x0700     [136]    _rsp_handler
0x0788      [12]    _at_cb_microsd_end
0x0794     [292]    __parse_exe
0x08B8      [24]    _sms_action_handler
0x08D0     [168]    _GPIO_Clk_Enable
0x0978      [24]    __Lib_TFT_Defs_Write_to_Port
0x0990     [404]    _TFT_H_Line
0x0B24     [244]    _TFT_V_Line
0x0C18      [68]    at_engine__tx
0x0C5C     [136]    _TFT_Dot
0x0CE4     [100]    __Lib_TFT__TFT_getHeader
0x0D48     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0E5C     [108]    _TFT_Set_Font
0x0EC8     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x0F50      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x0F90      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x0FD0     [192]    _TFT_GetCurrentColor
0x1090      [22]    _Delay_50us
0x10A8      [28]    _strlen
0x10C4     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x1358     [208]    _at_process
0x1428      [64]    at_engine__parse_find
0x1468      [30]    __Lib_UART_123_45_6_UARTx_Write
0x1488      [26]    _Delay_10ms
0x14A4      [60]    __Lib_TFT_Defs_Read_From_Port
0x14E0      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x1510      [22]    _Delay_5ms
0x1528      [12]    _Is_TFT_Rotated_180
0x1538      [26]    _Delay_100ms
0x1554      [52]    _TFT_Write_Command
0x1588      [52]    _TFT_Set_Index
0x15BC     [560]    _GPIO_Config
0x17EC     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x18B0      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x1904      [84]    _TFT_SSD1963_8bit_Set_Index
0x1958      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x1998      [28]    _UART2_Write
0x19B4      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x19F4      [24]    _TFT_Set_Pen
0x1A0C      [16]    _Is_TFT_Set
0x1A1C      [96]    _TFT_SSD1963_8bit_Write_Data
0x1A7C      [48]    _TP_TFT_Calibrate_Max
0x1AAC     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1DC0      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1DF0      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x1E18      [40]    _UART3_Init_Advanced
0x1E40    [1528]    __Lib_TFT__TFT_Circle_Fill
0x2438      [28]    _GPIO_Digital_Output
0x2454      [14]    _EnableInterrupts
0x2464      [40]    _UART1_Init_Advanced
0x248C      [28]    _UART4_Write
0x24A8      [28]    _UART5_Write
0x24C4     [120]    _NVIC_IntEnable
0x253C      [96]    _TFT_Write_Data
0x259C      [44]    _TFT_16bit_Write_Data
0x25C8      [28]    _UART6_Write
0x25E4      [24]    _TFT_Move_Cursor
0x25FC      [64]    _TFT_Set_Brush
0x263C      [16]    __Lib_TFT_Is_SSD1963_Set
0x264C     [104]    _TFT_Set_Address_ILI9481
0x26B4      [52]    _ADC1_Init
0x26E8     [104]    _TFT_Set_Address_R61526
0x2750     [184]    _at_cmd_double
0x2808     [212]    _TFT_Set_Address_HX8352A
0x28E0     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x2984     [512]    __Lib_TFT__TFT_Write_Char
0x2B84     [104]    _TFT_Set_Address_ILI9340
0x2BEC     [104]    _TFT_Set_Address_ILI9342
0x2C54      [24]    _GPIO_Analog_Input
0x2C6C      [28]    _UART1_Write
0x2C88     [136]    at_engine__parse_save
0x2D10      [28]    _UART3_Write
0x2D2C      [36]    at_engine__parse_hash
0x2D50     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x3120      [32]    _memset
0x3140     [788]    __Lib_TFT__TFT_Write_Char_E
0x3454     [328]    _TFT_Set_Address_SSD1963II
0x359C     [664]    _TFT_Line
0x3834     [116]    _at_cmd_single
0x38A8     [104]    _TFT_Set_Address_SST7715R
0x3910      [48]    _TP_TFT_Calibrate_Min
0x3940     [120]    _TFT_Set_Address
0x39B8     [212]    _send_SMS
0x3A8C     [104]    _gsm_gnss_2_init
0x3AF4      [84]    _at_rx
0x3B48      [76]    __Lib_System_4XX_SystemClockSetDefault
0x3B94      [20]    ___CC2DW
0x3BA8      [36]    _TFT_Set_Default_Mode
0x3BCC     [220]    _TFT_Init_ILI9341_8bit
0x3CA8     [164]    _at_tick
0x3D4C      [58]    ___FillZeros
0x3D88     [120]    GSM_GNSS_2_ARM_gsm_gnss_2_power_on
0x3E00     [392]    _Calibrate
0x3F88      [16]    _TP_TFT_Set_ADC_Threshold
0x3F98     [456]    _module_layout
0x4160     [144]    _TFT_Fill_Screen
0x41F0     [372]    _ADC_Set_Input_Channel
0x4364     [136]    _TFT_Write_Text
0x43EC     [236]    _TP_TFT_Init
0x44D8      [50]    _Init_ADC
0x4510     [228]    GSM_GNSS_2_ARM_system_init
0x45F4      [80]    _TFT_Write_Char
0x4644      [96]    _at_cmd_save
0x46A4     [396]    _at_init
0x4830     [988]    _TFT_Circle
0x4C0C     [560]    _TP_TFT_Get_Coordinates
0x4E3C     [132]    _TP_TFT_Press_Detect
0x4EC0      [40]    _strcat
0x4EE8      [36]    _RX_ISR
0x4F0C      [32]    _TICK_ISR
0x4F2C      [42]    ___EnableFPU
0x4F58    [1636]    _main
0x55BC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x591C       [8]    ___GenExcept
0x5924      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000       [1]    ?lstr1_at_engine
0x20000001       [1]    _isMessage
0x20000002       [1]    _action_f
0x20000003       [9]    ?lstr11_GSM_GNSS_2_ARM
0x2000000C      [20]    _receiver_ID
0x20000020      [21]    ?lstr12_GSM_GNSS_2_ARM
0x20000035      [17]    ?lstr13_GSM_GNSS_2_ARM
0x20000046      [27]    ?lstr14_GSM_GNSS_2_ARM
0x20000061      [14]    ?lstr15_GSM_GNSS_2_ARM
0x2000006F      [38]    ?lstr32_GSM_GNSS_2_ARM
0x20000095       [2]    ?lstr33_GSM_GNSS_2_ARM
0x20000097       [2]    ?lstr34_GSM_GNSS_2_ARM
0x20000099       [2]    ?lstr35_GSM_GNSS_2_ARM
0x2000009B       [2]    ?lstr36_GSM_GNSS_2_ARM
0x2000009D       [2]    ?lstr37_GSM_GNSS_2_ARM
0x2000009F       [2]    ?lstr38_GSM_GNSS_2_ARM
0x200000A1       [2]    ?lstr39_GSM_GNSS_2_ARM
0x200000A3       [2]    ?lstr40_GSM_GNSS_2_ARM
0x200000A5       [2]    ?lstr41_GSM_GNSS_2_ARM
0x200000A7       [2]    ?lstr42_GSM_GNSS_2_ARM
0x200000A9       [2]    ?lstr43_GSM_GNSS_2_ARM
0x200000AB       [2]    ?lstr44_GSM_GNSS_2_ARM
0x200000AD    [1024]    _buffer
0x200004AD      [11]    ?lstr45_GSM_GNSS_2_ARM
0x200004B8       [7]    ?lstr46_GSM_GNSS_2_ARM
0x200004BF       [5]    ?lstr47_GSM_GNSS_2_ARM
0x200004C4       [6]    ?lstr48_GSM_GNSS_2_ARM
0x200004CA       [1]    _msg_sent
0x200004CB      [10]    ?lstr2_GSM_GNSS_2_ARM
0x200004D5      [10]    ?lstr3_GSM_GNSS_2_ARM
0x200004DF       [8]    ?lstr4_GSM_GNSS_2_ARM
0x200004E7      [10]    ?lstr5_GSM_GNSS_2_ARM
0x200004F1      [14]    ?lstr6_GSM_GNSS_2_ARM
0x200004FF      [18]    ?lstr7_GSM_GNSS_2_ARM
0x20000511      [20]    ?lstr8_GSM_GNSS_2_ARM
0x20000525      [13]    ?lstr9_GSM_GNSS_2_ARM
0x20000532      [13]    ?lstr10_GSM_GNSS_2_ARM
0x2000053F      [20]    ?lstr26_GSM_GNSS_2_ARM
0x20000553       [6]    ?lstr27_GSM_GNSS_2_ARM
0x20000559       [1]    _ready_f
0x2000055A      [13]    ?lstr28_GSM_GNSS_2_ARM
0x20000567       [1]    _isCall
0x20000568       [1]    _sd_f
0x20000569      [11]    ?lstr1_GSM_GNSS_2_ARM
0x20000574      [39]    ?lstr1_touch
0x2000059B      [11]    ?lstr2_touch
0x200005A6      [11]    ?lstr3_touch
0x200005B1      [10]    ?lstr4_touch
0x200005BB      [21]    ?lstr5_touch
0x200005D0      [17]    ?lstr6_touch
0x200005E1      [26]    ?lstr7_touch
0x200005FB       [2]    ?lstr8_touch
0x200005FD       [2]    ?lstr9_touch
0x200005FF       [2]    ?lstr10_touch
0x20000601       [2]    ?lstr11_touch
0x20000603       [2]    ?lstr12_touch
0x20000605       [2]    ?lstr13_touch
0x20000607       [2]    ?lstr14_touch
0x20000609       [2]    ?lstr15_touch
0x2000060B       [2]    ?lstr16_touch
0x2000060D       [2]    ?lstr17_touch
0x2000060F       [5]    ?lstr18_touch
0x20000614      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000624       [2]    __Lib_TFT_Ptr_Set
0x20000626       [1]    __Lib_TFT___no_acceleration
0x20000627       [1]    __Lib_TFT_FontInitialized
0x20000628       [1]    __Lib_TFT___SSD1963_controller
0x20000629       [1]    __Lib_TFT___MM_plus
0x2000062A       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x2000062B       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000062C       [2]    __Lib_TFT_Defs___controller
0x2000062E       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x2000062F       [1]    at_engine_at_cmd_storage_used
0x20000630     [120]    at_engine_at_cmd_storage
0x200006A8       [1]    at_engine_cue_f
0x200006A9       [1]    at_engine_no_response_f
0x200006AA       [1]    at_engine_response_f
0x200006AB       [1]    at_engine_t_response_f
0x200006AC       [4]    at_engine_tmp_cb
0x200006B0       [4]    at_engine_tmp_timer
0x200006B4       [4]    at_engine_t_response_l
0x200006B8       [4]    at_engine_t_response_c
0x200006BC       [1]    at_engine_t_char_f
0x200006BD       [1]    at_engine_tmp_cnt
0x200006BE       [2]    at_engine_rx_idx
0x200006C0       [4]    at_engine_p_rx_buf
0x200006C4       [4]    at_engine_cb
0x200006C8       [4]    at_engine_cb_default
0x200006CC       [4]    at_engine_write_uart_p
0x200006D0       [4]    at_engine_t_char_l
0x200006D4       [4]    at_engine_t_char_c
0x200006D8       [2]    at_engine_rx_max
0x200006DA       [1]    _msg_counter
0x200006DB       [1]    _call_counter
0x200006DC       [4]    _ADC_Get_Sample_Ptr
0x200006E0       [4]    ___System_CLOCK_IN_KHZ
0x200006E4       [4]    __VOLTAGE_RANGE
0x200006E8       [2]    __Lib_TFT_x_cord
0x200006EA       [2]    __Lib_TFT_y_cord
0x200006EC       [1]    __Lib_TFT_BrushEnabled
0x200006ED       [1]    __Lib_TFT_GradientEnabled
0x200006EE       [2]    __Lib_TFT_BrushColor
0x200006F0       [2]    __Lib_TFT_PenColor
0x200006F2       [1]    __Lib_TFT_PenWidth
0x200006F3       [1]    __Lib_TFT_GradientOrientation
0x200006F4       [2]    __Lib_TFT_GradColorFrom
0x200006F6       [2]    __Lib_TFT_GradColorTo
0x200006F8       [2]    _TFT_DISP_WIDTH
0x200006FA       [2]    _TFT_DISP_HEIGHT
0x200006FC       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000700       [4]    _TFT_Set_Address_Ptr
0x20000704       [4]    _TFT_Write_Data_Ptr
0x20000708       [2]    __Lib_TFT__fontFirstChar
0x2000070A       [2]    __Lib_TFT__fontLastChar
0x2000070C       [4]    __Lib_TFT__font
0x20000710       [1]    __Lib_TFT_FontOrientation
0x20000711       [1]    _ExternalFontSet
0x20000712       [2]    __Lib_TFT__fontHeight
0x20000714       [2]    __Lib_TFT_FontColor
0x20000716      [10]    __Lib_TFT_headerBuffer
0x20000720       [4]    _TFT_Get_Ext_Data_Ptr
0x20000724       [4]    __Lib_TFT_activeExtFont
0x20000728       [4]    _TFT_Set_Index_Ptr
0x2000072C       [4]    _TFT_Write_Command_Ptr
0x20000730       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x20000731       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20000732       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x20000734       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x20000736       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000738       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x2000073A       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x2000073C       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x2000073E       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x20000740       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x20000742       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x20000744       [4]    _UART_Wr_Ptr
0x20000748       [4]    _UART_Rd_Ptr
0x2000074C       [4]    _UART_Rdy_Ptr
0x20000750       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x5948    [2168]    _TFT_defaultFont
0x61C0       [1]    ?ICS?lstr1_at_engine
0x61C1       [1]    ?ICS_isMessage
0x61C2       [1]    ?ICS_action_f
0x61C3       [9]    ?ICS?lstr11_GSM_GNSS_2_ARM
0x61CC      [20]    ?ICS_receiver_ID
0x61E0      [21]    ?ICS?lstr12_GSM_GNSS_2_ARM
0x61F5      [17]    ?ICS?lstr13_GSM_GNSS_2_ARM
0x6206      [27]    ?ICS?lstr14_GSM_GNSS_2_ARM
0x6221      [14]    ?ICS?lstr15_GSM_GNSS_2_ARM
0x622F      [38]    ?ICS?lstr32_GSM_GNSS_2_ARM
0x6255       [2]    ?ICS?lstr33_GSM_GNSS_2_ARM
0x6257       [2]    ?ICS?lstr34_GSM_GNSS_2_ARM
0x6259       [2]    ?ICS?lstr35_GSM_GNSS_2_ARM
0x625B       [2]    ?ICS?lstr36_GSM_GNSS_2_ARM
0x625D       [2]    ?ICS?lstr37_GSM_GNSS_2_ARM
0x625F       [2]    ?ICS?lstr38_GSM_GNSS_2_ARM
0x6261       [2]    ?ICS?lstr39_GSM_GNSS_2_ARM
0x6263       [2]    ?ICS?lstr40_GSM_GNSS_2_ARM
0x6265       [2]    ?ICS?lstr41_GSM_GNSS_2_ARM
0x6267       [2]    ?ICS?lstr42_GSM_GNSS_2_ARM
0x6269       [2]    ?ICS?lstr43_GSM_GNSS_2_ARM
0x626B       [2]    ?ICS?lstr44_GSM_GNSS_2_ARM
0x626D    [1024]    ?ICS_buffer
0x666D      [11]    ?ICS?lstr45_GSM_GNSS_2_ARM
0x6678       [7]    ?ICS?lstr46_GSM_GNSS_2_ARM
0x667F       [5]    ?ICS?lstr47_GSM_GNSS_2_ARM
0x6684       [6]    ?ICS?lstr48_GSM_GNSS_2_ARM
0x668A       [1]    ?ICS_msg_sent
0x668B      [10]    ?ICS?lstr2_GSM_GNSS_2_ARM
0x6695      [10]    ?ICS?lstr3_GSM_GNSS_2_ARM
0x669F       [8]    ?ICS?lstr4_GSM_GNSS_2_ARM
0x66A7      [10]    ?ICS?lstr5_GSM_GNSS_2_ARM
0x66B1      [14]    ?ICS?lstr6_GSM_GNSS_2_ARM
0x66BF      [18]    ?ICS?lstr7_GSM_GNSS_2_ARM
0x66D1      [20]    ?ICS?lstr8_GSM_GNSS_2_ARM
0x66E5      [13]    ?ICS?lstr9_GSM_GNSS_2_ARM
0x66F2      [13]    ?ICS?lstr10_GSM_GNSS_2_ARM
0x66FF      [20]    ?ICS?lstr26_GSM_GNSS_2_ARM
0x6713       [6]    ?ICS?lstr27_GSM_GNSS_2_ARM
0x6719       [1]    ?ICS_ready_f
0x671A      [13]    ?ICS?lstr28_GSM_GNSS_2_ARM
0x6727       [1]    ?ICS_isCall
0x6728       [1]    ?ICS_sd_f
0x6729      [11]    ?ICS?lstr1_GSM_GNSS_2_ARM
0x6734      [39]    ?ICS?lstr1_touch
0x675B      [11]    ?ICS?lstr2_touch
0x6766      [11]    ?ICS?lstr3_touch
0x6771      [10]    ?ICS?lstr4_touch
0x677B      [21]    ?ICS?lstr5_touch
0x6790      [17]    ?ICS?lstr6_touch
0x67A1      [26]    ?ICS?lstr7_touch
0x67BB       [2]    ?ICS?lstr8_touch
0x67BD       [2]    ?ICS?lstr9_touch
0x67BF       [2]    ?ICS?lstr10_touch
0x67C1       [2]    ?ICS?lstr11_touch
0x67C3       [2]    ?ICS?lstr12_touch
0x67C5       [2]    ?ICS?lstr13_touch
0x67C7       [2]    ?ICS?lstr14_touch
0x67C9       [2]    ?ICS?lstr15_touch
0x67CB       [2]    ?ICS?lstr16_touch
0x67CD       [2]    ?ICS?lstr17_touch
0x67CF       [5]    ?ICS?lstr18_touch
0x67D4      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x67E4       [2]    ?ICS__Lib_TFT_Ptr_Set
0x67E6       [1]    ?ICS__Lib_TFT___no_acceleration
0x67E7       [1]    ?ICS__Lib_TFT_FontInitialized
0x67E8       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x67E9       [1]    ?ICS__Lib_TFT___MM_plus
0x67EA       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x67EB       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x67EC       [2]    ?ICS__Lib_TFT_Defs___controller
0x67EE       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x67EF      [30]    ?ICSsend_SMS_cmd_content_L0
0x680D     [256]    ?ICSsend_SMS_reply_content_L0
0x6910     [108]    __GPIO_MODULE_USART3_PD89
0x697C     [108]    __GPIO_MODULE_USART1_PA9_10
0x69E8       [1]    ?ICSat_engine__parse_pre_end_pos_L0
0x69E9       [1]    ?ICSat_engine__parse_pre_set_pos_L0
0x69EA       [1]    ?ICSat_engine__parse_pre_get_pos_L0
0x69EB       [1]    ?ICSat_engine__parse_pre_start_pos_L0
0x69EC      [15]    ?ICSat_engine__parse_pre_tmp_cmd_L0
0x69FB      [15]    ?ICS_parse_exe_cmd_temp_L0
0x6A0A       [1]    ?ICSmain_initial_x_L0
0x6A0B       [1]    ?ICSmain_counter_rkm_L0
0x6A0C       [2]    ?ICSmain_x_tft_L0
0x6A0E       [2]    ?ICSmain_y_tft_L0
0x6A10       [1]    ?ICSmain_flag_messag_L0
0x6A11       [1]    ?ICSmain_press_messag_L0
