==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'kernel3.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 98 ; free virtual = 260
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 93 ; free virtual = 260
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 84 ; free virtual = 258
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 84 ; free virtual = 259
@I [XFORM-401] Performing if-conversion on hyperblock from (kernel3.cpp:36:30) to (kernel3.cpp:57:6) in function 'kernel3'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (kernel3.cpp:36:14) in function 'kernel3'... converting 9 basic blocks.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 77 ; free virtual = 239
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 83 ; free virtual = 247
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kernel3' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'kernel3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.43 seconds; current allocated memory: 56.738 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 57.214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kernel3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp' to 'kernel3_fadd_32nsbkb' due to the length limit 20
@I [RTGEN-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'kernel3'.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 57.971 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 59 ; free virtual = 241
@I [SYSC-301] Generating SystemC RTL for kernel3.
@I [VHDL-304] Generating VHDL RTL for kernel3.
@I [VLOG-307] Generating Verilog RTL for kernel3.
@I [HLS-112] Total elapsed time: 4.12 seconds; peak allocated memory: 57.971 MB.
