#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jul 29 17:16:56 2020
# Process ID: 14152
# Current directory: F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1
# Command line: vivado.exe -log Camera_Demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Camera_Demo.tcl
# Log file: F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/Camera_Demo.vds
# Journal file: F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Camera_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/GitHub/RGBcamera/Camera+HSV+led'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/GitHub/RGBcamera/Camera+HSV+led' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'f:/GitHub/RGBcamera/Camera+HSV+led/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location f:/GitHub/RGBcamera/Camera+HSV+led/IP_Core/CSI2AXIS_1.0_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'f:/GitHub/RGBcamera/Camera+HSV+led/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location f:/GitHub/RGBcamera/Camera+HSV+led/IP_Core/CSI2DPHY_RX_1.0_IP
Command: synth_design -top Camera_Demo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Camera_Demo' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (2#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (3#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (4#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (5#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dl2_rxactivehs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl2_rxvalidhs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl2_rxsynchs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl2_datahs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl3_rxactivehs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl3_rxvalidhs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl3_rxsynchs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7071] port 'dl3_datahs' of module 'csi2_d_phy_rx_0' is unconnected for instance 'Data_Read' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
WARNING: [Synth 8-7023] instance 'Data_Read' of module 'csi2_d_phy_rx_0' has 33 connections declared, but only 25 given [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (6#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter Default_AXIS_TREADY bound to: 1'b1 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIS_Data_RAM' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_Data_RAM' (7#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (8#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_IDLE_START bound to: 3'b001 
	Parameter ST_PATTERN0 bound to: 3'b010 
	Parameter ST_PATTERN1 bound to: 3'b011 
	Parameter ST_IDLE_GR bound to: 3'b100 
	Parameter ST_PATTERN2 bound to: 3'b101 
	Parameter ST_PATTERN3 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RAM_Line' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Line' (9#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (10#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (11#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'o_set_x' does not match port width (11) of module 'Driver_MIPI' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:89]
WARNING: [Synth 8-689] width (12) of port connection 'o_set_y' does not match port width (10) of module 'Driver_MIPI' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:90]
INFO: [Synth 8-6157] synthesizing module 'judge' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'judge' (12#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'set_X' does not match port width (11) of module 'judge' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:98]
WARNING: [Synth 8-689] width (12) of port connection 'set_Y' does not match port width (10) of module 'judge' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:99]
INFO: [Synth 8-6157] synthesizing module 'RGB_To_HSV_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/RGB_To_HSV_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_HSV_0' (13#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/RGB_To_HSV_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'HSV_H' does not match port width (9) of module 'RGB_To_HSV_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:116]
INFO: [Synth 8-6157] synthesizing module 'colorJudge_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/colorJudge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'colorJudge_0' (14#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/colorJudge_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'count' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (15#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805_0' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/Driver_SK6805_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805_0' (16#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/.Xil/Vivado-14152-LAPTOP-CHGNO6TI/realtime/Driver_SK6805_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (17#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
	Parameter SLAVE_ADDRESS bound to: 8'b01101100 
	Parameter INITIAL_NUM bound to: 8'b01011000 
	Parameter REG_ADDR2_EN bound to: 1'b1 
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter WAIT_DELAY bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5647' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5647' (18#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (19#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (20#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:388]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (21#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Camera_Demo' (22#1) [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1074.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/colorJudge_0/colorJudge_0/colorJudge_0_in_context.xdc] for cell 'U1'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/colorJudge_0/colorJudge_0/colorJudge_0_in_context.xdc] for cell 'U1'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RGB_To_HSV_0/RGB_To_HSV_0/RGB_To_HSV_0_in_context.xdc] for cell 'U0'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RGB_To_HSV_0/RGB_To_HSV_0/RGB_To_HSV_0_in_context.xdc] for cell 'U0'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0/Driver_SK6805_0_in_context.xdc] for cell 'led'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0/Driver_SK6805_0_in_context.xdc] for cell 'led'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'clk_rst0'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'clk_rst0'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:8]
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:4]
Finished Parsing XDC File [f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
Parsing XDC File [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc:50]
Finished Parsing XDC File [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Camera_Demo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1123.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1123.008 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  f:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_To_Csi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_Read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_HDMI_Driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_rst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/camera_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Trigger_Generator'
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.srcs/sources_1/new/judge.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_WAIT |                               00 |                               00
                ST_START |                               01 |                               01
                 ST_HOLD |                               10 |                               10
                  ST_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Trigger_Generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM_OV5647  | p_0_out    | 128x24        | LUT            | 
|Camera_Demo | p_0_out    | 128x24        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1129.480 ; gain = 55.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1133.293 ; gain = 59.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_o_reg        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[10]    | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[0]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]     | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[1]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[0][7]    | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |Clk_Division_0  |         1|
|3     |rgb2dvi_0       |         1|
|4     |RGB_To_HSV_0    |         1|
|5     |colorJudge_0    |         1|
|6     |Driver_SK6805_0 |         1|
|7     |clk_wiz_1       |         1|
|8     |csi2_d_phy_rx_0 |         1|
|9     |csi_to_axis_0   |         1|
|10    |RAM_Line        |         3|
|11    |AXIS_Data_RAM   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |AXIS_Data_RAM |     1|
|2     |Clk_Division  |     1|
|3     |Driver_SK6805 |     1|
|4     |RAM_Line      |     1|
|5     |RAM_Line_     |     2|
|7     |RGB_To_HSV    |     1|
|8     |clk_wiz       |     2|
|10    |colorJudge    |     1|
|11    |csi2_d_phy_rx |     1|
|12    |csi_to_axis   |     1|
|13    |rgb2dvi       |     1|
|14    |BUFG          |     1|
|15    |CARRY4        |    24|
|16    |LUT1          |     8|
|17    |LUT2          |    84|
|18    |LUT3          |    87|
|19    |LUT4          |    43|
|20    |LUT5          |    72|
|21    |LUT6          |   140|
|22    |MUXF7         |    21|
|23    |SRL16E        |    33|
|24    |FDCE          |   149|
|25    |FDPE          |     1|
|26    |FDRE          |   341|
|27    |LD            |    48|
|28    |IBUF          |     3|
|29    |IOBUF         |     1|
|30    |OBUF          |     3|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1145.355 ; gain = 15.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1145.355 ; gain = 71.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1148.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1152.324 ; gain = 78.211
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/GitHub/RGBcamera/Camera+HSV+led/Camera_Demo.runs/synth_1/Camera_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Camera_Demo_utilization_synth.rpt -pb Camera_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 17:18:01 2020...
