#--  Synopsys, Inc.
#--  Version O-2018.09M-SP1-1
#--  Project file C:\Users\Public\Documents\Libero\Solution - MIV_AHB\Solution_MIV_AHB\synthesis\top_syn.prj
#--  Written on Tue Mar 24 13:30:46 2020


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -include "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0/DDRCTRL_0/sdram_lb_defines_0.v"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd"
add_file -vhdl -lib COREAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/APB3/APB3.vhd"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/AddressController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/Revision.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/RDataController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/RespController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/WDataController.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/AXI4_Read_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/AXI4_Write_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/Hold_Reg_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/FIFO.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/byte2bit.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DownConverter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel_SlvRid_Arb.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/UpConverter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.7.100/rtl/vlog/core/CoreAxi4Interconnect.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/AXI4_Interconnect/AXI4_Interconnect.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/CCC_0/CCC_0_0/CCC_0_CCC_0_0_PF_CCC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/CCC_0/CCC_0.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAXITOAHBL/3.4.100/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v"
add_file -verilog -lib COREAXITOAHBL_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/CORAXITOAHBL_0/CORAXITOAHBL_0_0/rtl/vlog/core/CoreAXItoAHBL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/CORAXITOAHBL_0/CORAXITOAHBL_0.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREAHBLITE_0/COREAHBLITE_0_0/rtl/vlog/core/coreahblite.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREAHBLITE_0/COREAHBLITE_0.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREAHBTOAPB3_0/COREAHBTOAPB3_0.v"
add_file -vhdl -lib COREI2C_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREI2C/7.2.101/rtl/vhdl/core/corei2creal.vhd"
add_file -vhdl -lib COREI2C_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREI2C_C0/COREI2C_C0_0/rtl/vhdl/core/corei2c.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREI2C_C0/COREI2C_C0.vhd"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_ujtag_wrapper.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_bufd.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREJTAGDebug_0/COREJTAGDebug_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0/CCC_0/DDR3_0_CCC_0_PF_CCC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_A_11_0/DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_A_12/DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_A_13/DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_A_14/DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_A_15/DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_BA/DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_BCLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_CAS_N/DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_CKE/DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_CS_N/DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_ODT/DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_RAS_N/DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_REF_CLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_RESET_N/DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/IOD_WE_N/DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ddr_init_iterator.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ram_simple_dp.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/FIFO_BLK.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LANE_CTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LANE_ALIGNMENT.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/APB_IF.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/DLL_MON.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/flag_generator.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_bclksclk.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_cmdaddr.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_dqsw.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TRN_CLK.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ddr4_vref.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/DELAY_CTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/APB_IOG_CTRL_SM.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/IOG_IF.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/dq_align_dqs_optimization.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/gate_training.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL_TRAIN.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL_SMS.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TRN_COMPLETE.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/VREF_TR.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/WRLVL_BOT.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/WRLVL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LEVELLING.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/PHY_SIG_MOD.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/write_callibrator.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TIP_CTRL_BLK.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/register_bank.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/CoreDDR_TIP_INT.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/CoreDDR_TIP_SYN.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0_DDRPHY_BLK/DDR3_0_DDRPHY_BLK.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0/DLL_0/DDR3_0_DLL_0_PF_CCC.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0/DDRCTRL_0/CoreDDRMemCtrlr_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/DDR3_0/DDR3_0.v"
add_file -vhdl -lib COREGPIO_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREGPIO_0/COREGPIO_0_0/rtl/vhdl/core/coregpio_pkg.vhd"
add_file -vhdl -lib COREGPIO_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREGPIO_0/COREGPIO_0_0/rtl/vhdl/core/coregpio.vhd"
add_file -vhdl -lib COREGPIO_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREGPIO_0/COREGPIO_0_0/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/COREGPIO_0/COREGPIO_0.vhd"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/SgCore/PF_IO/1.0.104/core/vlog/PF_IO.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/PF_IO_GPIO/PF_IO_GPIO.v"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/GPIO_TOP/GPIO_TOP.vhd"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/INIT_Monitor/INIT_Monitor_0/INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/INIT_Monitor/INIT_Monitor.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LSRAM/PF_TPSRAM_AHB_AXI_0/LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LSRAM/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LSRAM/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LSRAM/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LSRAM/LSRAM.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/PF_IN_C1/PF_IN_C1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/PF_OUT_C2/PF_OUT_C2.v"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/Clock_gen.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/fifo_256x8_54sxa.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/Rx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/Tx_async.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core/core/coreuart_pkg.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/CoreUART.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/CoreUARTapb.vhd"
add_file -vhdl -lib COREUARTAPB_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1_0/rtl/vhdl/core_obfuscated/components.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb_1/UART_apb_1.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/hdl/uart_fifo.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LVDS_UART/LVDS_UART.vhd"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/LVDS_UART_TOP/LVDS_UART_TOP.vhd"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_gluebridge.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_28.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_29.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_30.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_32.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4buffer_buffer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_33.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4buffer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_48.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4deinterleaver.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4id_indexer_trim.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4id_indexer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_18.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_22.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4user_yanker_yank.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_axi4user_yanker.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_capture_chain.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_capture_update_chain_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_capture_update_chain.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_jtag_bypass_chain.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_capture_update_chain_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_reg.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_jtag_state_machine.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_negative_edge_latch_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_negative_edge_latch.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_jtag_tap_controller.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_debug_transport_module_jtag.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_sync_crossing_source_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_xbar.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_xing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlxbar_memory_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_repeater_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_repeater_3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlxbar_periphery_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_periphery_bus_pbus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_amoalu.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_arbiter_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_arbiter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_data_arrays_0_ext.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_data_arrays_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_dcache_data_array.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tag_array_ext.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tag_array.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlb.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_dcache_dcache.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_data_arrays_0_0_ext.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_data_arrays_0_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tag_array_0_ext.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tag_array_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_icache_icache.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_shift_queue.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlb_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_frontend_frontend.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_hella_cache_arbiter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_sync_crossing_sink.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_xbar_int_xbar.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_alu.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_breakpoint_unit.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_csrfile.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_rvcexpander.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_ibuf.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_mul_div.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_plusarg_reader.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_rocket.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_11.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_13.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_14.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_15.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_6.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlbuffer_system_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_rocket_tile_tile.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlcache_cork_system_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlfifofixer_system_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_4.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_repeater.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_identity_module.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlxbar_system_bus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_system_bus_sbus.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync_3.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync_4.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync_5.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_sink_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_sink_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_valid_sync.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_source_2.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_source_1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_int_sync_crossing_source.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_sink.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_queue_source.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tldebug_module_debug.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_55.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_56.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlerror_error.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlfilter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_level_gateway.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_10.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlplic_plic.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_16.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_17.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlto_axi4_converter.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_queue_54.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlto_axi4.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_repeater_4.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_tlwidth_widget.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi_rocket_system.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI_0/core/miv_rv32ima_l1_axi.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/MiV_AXI/MiV_AXI.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/PF_IO_C0/PF_IO_C0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/PF_IO_I2C_SDA_0/PF_IO_I2C_SDA_0.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/Actel/DirectCore/CORESPI/5.2.104/rtl/vlog/core/corespi.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/SPI_Controller/SPI_Controller.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/fifo_256x8_g5.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/UART_apb/UART_apb.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/reset_syn_0/reset_syn_0_0/core/corereset_pf.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/reset_syn_0/reset_syn_0.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/reset_syn_1/reset_syn_1_0/core/corereset_pf.v"
add_file -verilog "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/reset_syn_1/reset_syn_1.v"
add_file -vhdl -lib work "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/component/work/top/top.vhd"
add_file -fpga_constraint "C:/Users/Public/Documents/Libero/Solution - MIV_AHB/Solution_MIV_AHB/designer/top/synthesis.fdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66

# Microsemi PolarFire
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./top.vm"
impl -active "synthesis"
