	{ "mmDAGB0_RDCLI0", REG_MMIO, 0x0000, 0, &mmDAGB0_RDCLI0[0], sizeof(mmDAGB0_RDCLI0)/sizeof(mmDAGB0_RDCLI0[0]), 0, 0 },
	{ "mmDAGB0_RDCLI1", REG_MMIO, 0x0001, 0, &mmDAGB0_RDCLI1[0], sizeof(mmDAGB0_RDCLI1)/sizeof(mmDAGB0_RDCLI1[0]), 0, 0 },
	{ "mmDAGB0_RDCLI2", REG_MMIO, 0x0002, 0, &mmDAGB0_RDCLI2[0], sizeof(mmDAGB0_RDCLI2)/sizeof(mmDAGB0_RDCLI2[0]), 0, 0 },
	{ "mmDAGB0_RDCLI3", REG_MMIO, 0x0003, 0, &mmDAGB0_RDCLI3[0], sizeof(mmDAGB0_RDCLI3)/sizeof(mmDAGB0_RDCLI3[0]), 0, 0 },
	{ "mmDAGB0_RDCLI4", REG_MMIO, 0x0004, 0, &mmDAGB0_RDCLI4[0], sizeof(mmDAGB0_RDCLI4)/sizeof(mmDAGB0_RDCLI4[0]), 0, 0 },
	{ "mmDAGB0_RDCLI5", REG_MMIO, 0x0005, 0, &mmDAGB0_RDCLI5[0], sizeof(mmDAGB0_RDCLI5)/sizeof(mmDAGB0_RDCLI5[0]), 0, 0 },
	{ "mmDAGB0_RDCLI6", REG_MMIO, 0x0006, 0, &mmDAGB0_RDCLI6[0], sizeof(mmDAGB0_RDCLI6)/sizeof(mmDAGB0_RDCLI6[0]), 0, 0 },
	{ "mmDAGB0_RDCLI7", REG_MMIO, 0x0007, 0, &mmDAGB0_RDCLI7[0], sizeof(mmDAGB0_RDCLI7)/sizeof(mmDAGB0_RDCLI7[0]), 0, 0 },
	{ "mmDAGB0_RDCLI8", REG_MMIO, 0x0008, 0, &mmDAGB0_RDCLI8[0], sizeof(mmDAGB0_RDCLI8)/sizeof(mmDAGB0_RDCLI8[0]), 0, 0 },
	{ "mmDAGB0_RDCLI9", REG_MMIO, 0x0009, 0, &mmDAGB0_RDCLI9[0], sizeof(mmDAGB0_RDCLI9)/sizeof(mmDAGB0_RDCLI9[0]), 0, 0 },
	{ "mmDAGB0_RDCLI10", REG_MMIO, 0x000a, 0, &mmDAGB0_RDCLI10[0], sizeof(mmDAGB0_RDCLI10)/sizeof(mmDAGB0_RDCLI10[0]), 0, 0 },
	{ "mmDAGB0_RDCLI11", REG_MMIO, 0x000b, 0, &mmDAGB0_RDCLI11[0], sizeof(mmDAGB0_RDCLI11)/sizeof(mmDAGB0_RDCLI11[0]), 0, 0 },
	{ "mmDAGB0_RDCLI12", REG_MMIO, 0x000c, 0, &mmDAGB0_RDCLI12[0], sizeof(mmDAGB0_RDCLI12)/sizeof(mmDAGB0_RDCLI12[0]), 0, 0 },
	{ "mmDAGB0_RDCLI13", REG_MMIO, 0x000d, 0, &mmDAGB0_RDCLI13[0], sizeof(mmDAGB0_RDCLI13)/sizeof(mmDAGB0_RDCLI13[0]), 0, 0 },
	{ "mmDAGB0_RDCLI14", REG_MMIO, 0x000e, 0, &mmDAGB0_RDCLI14[0], sizeof(mmDAGB0_RDCLI14)/sizeof(mmDAGB0_RDCLI14[0]), 0, 0 },
	{ "mmDAGB0_RDCLI15", REG_MMIO, 0x000f, 0, &mmDAGB0_RDCLI15[0], sizeof(mmDAGB0_RDCLI15)/sizeof(mmDAGB0_RDCLI15[0]), 0, 0 },
	{ "mmDAGB0_RD_CNTL", REG_MMIO, 0x0010, 0, &mmDAGB0_RD_CNTL[0], sizeof(mmDAGB0_RD_CNTL)/sizeof(mmDAGB0_RD_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_GMI_CNTL", REG_MMIO, 0x0011, 0, &mmDAGB0_RD_GMI_CNTL[0], sizeof(mmDAGB0_RD_GMI_CNTL)/sizeof(mmDAGB0_RD_GMI_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_ADDR_DAGB", REG_MMIO, 0x0012, 0, &mmDAGB0_RD_ADDR_DAGB[0], sizeof(mmDAGB0_RD_ADDR_DAGB)/sizeof(mmDAGB0_RD_ADDR_DAGB[0]), 0, 0 },
	{ "mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST", REG_MMIO, 0x0013, 0, &mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST[0], sizeof(mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST)/sizeof(mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST[0]), 0, 0 },
	{ "mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER", REG_MMIO, 0x0014, 0, &mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER[0], sizeof(mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER)/sizeof(mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER[0]), 0, 0 },
	{ "mmDAGB0_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0015, 0, &mmDAGB0_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB0_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0016, 0, &mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0017, 0, &mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_RD_ADDR_DAGB_MAX_BURST0", REG_MMIO, 0x0018, 0, &mmDAGB0_RD_ADDR_DAGB_MAX_BURST0[0], sizeof(mmDAGB0_RD_ADDR_DAGB_MAX_BURST0)/sizeof(mmDAGB0_RD_ADDR_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0", REG_MMIO, 0x0019, 0, &mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0)/sizeof(mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB0_RD_ADDR_DAGB_MAX_BURST1", REG_MMIO, 0x001a, 0, &mmDAGB0_RD_ADDR_DAGB_MAX_BURST1[0], sizeof(mmDAGB0_RD_ADDR_DAGB_MAX_BURST1)/sizeof(mmDAGB0_RD_ADDR_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1", REG_MMIO, 0x001b, 0, &mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1)/sizeof(mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB0_RD_VC0_CNTL", REG_MMIO, 0x001c, 0, &mmDAGB0_RD_VC0_CNTL[0], sizeof(mmDAGB0_RD_VC0_CNTL)/sizeof(mmDAGB0_RD_VC0_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC1_CNTL", REG_MMIO, 0x001d, 0, &mmDAGB0_RD_VC1_CNTL[0], sizeof(mmDAGB0_RD_VC1_CNTL)/sizeof(mmDAGB0_RD_VC1_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC2_CNTL", REG_MMIO, 0x001e, 0, &mmDAGB0_RD_VC2_CNTL[0], sizeof(mmDAGB0_RD_VC2_CNTL)/sizeof(mmDAGB0_RD_VC2_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC3_CNTL", REG_MMIO, 0x001f, 0, &mmDAGB0_RD_VC3_CNTL[0], sizeof(mmDAGB0_RD_VC3_CNTL)/sizeof(mmDAGB0_RD_VC3_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC4_CNTL", REG_MMIO, 0x0020, 0, &mmDAGB0_RD_VC4_CNTL[0], sizeof(mmDAGB0_RD_VC4_CNTL)/sizeof(mmDAGB0_RD_VC4_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC5_CNTL", REG_MMIO, 0x0021, 0, &mmDAGB0_RD_VC5_CNTL[0], sizeof(mmDAGB0_RD_VC5_CNTL)/sizeof(mmDAGB0_RD_VC5_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC6_CNTL", REG_MMIO, 0x0022, 0, &mmDAGB0_RD_VC6_CNTL[0], sizeof(mmDAGB0_RD_VC6_CNTL)/sizeof(mmDAGB0_RD_VC6_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_VC7_CNTL", REG_MMIO, 0x0023, 0, &mmDAGB0_RD_VC7_CNTL[0], sizeof(mmDAGB0_RD_VC7_CNTL)/sizeof(mmDAGB0_RD_VC7_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RD_CNTL_MISC", REG_MMIO, 0x0024, 0, &mmDAGB0_RD_CNTL_MISC[0], sizeof(mmDAGB0_RD_CNTL_MISC)/sizeof(mmDAGB0_RD_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB0_RD_TLB_CREDIT", REG_MMIO, 0x0025, 0, &mmDAGB0_RD_TLB_CREDIT[0], sizeof(mmDAGB0_RD_TLB_CREDIT)/sizeof(mmDAGB0_RD_TLB_CREDIT[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_ASK_PENDING", REG_MMIO, 0x0026, 0, &mmDAGB0_RDCLI_ASK_PENDING[0], sizeof(mmDAGB0_RDCLI_ASK_PENDING)/sizeof(mmDAGB0_RDCLI_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_GO_PENDING", REG_MMIO, 0x0027, 0, &mmDAGB0_RDCLI_GO_PENDING[0], sizeof(mmDAGB0_RDCLI_GO_PENDING)/sizeof(mmDAGB0_RDCLI_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_GBLSEND_PENDING", REG_MMIO, 0x0028, 0, &mmDAGB0_RDCLI_GBLSEND_PENDING[0], sizeof(mmDAGB0_RDCLI_GBLSEND_PENDING)/sizeof(mmDAGB0_RDCLI_GBLSEND_PENDING[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_TLB_PENDING", REG_MMIO, 0x0029, 0, &mmDAGB0_RDCLI_TLB_PENDING[0], sizeof(mmDAGB0_RDCLI_TLB_PENDING)/sizeof(mmDAGB0_RDCLI_TLB_PENDING[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_OARB_PENDING", REG_MMIO, 0x002a, 0, &mmDAGB0_RDCLI_OARB_PENDING[0], sizeof(mmDAGB0_RDCLI_OARB_PENDING)/sizeof(mmDAGB0_RDCLI_OARB_PENDING[0]), 0, 0 },
	{ "mmDAGB0_RDCLI_OSD_PENDING", REG_MMIO, 0x002b, 0, &mmDAGB0_RDCLI_OSD_PENDING[0], sizeof(mmDAGB0_RDCLI_OSD_PENDING)/sizeof(mmDAGB0_RDCLI_OSD_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI0", REG_MMIO, 0x002c, 0, &mmDAGB0_WRCLI0[0], sizeof(mmDAGB0_WRCLI0)/sizeof(mmDAGB0_WRCLI0[0]), 0, 0 },
	{ "mmDAGB0_WRCLI1", REG_MMIO, 0x002d, 0, &mmDAGB0_WRCLI1[0], sizeof(mmDAGB0_WRCLI1)/sizeof(mmDAGB0_WRCLI1[0]), 0, 0 },
	{ "mmDAGB0_WRCLI2", REG_MMIO, 0x002e, 0, &mmDAGB0_WRCLI2[0], sizeof(mmDAGB0_WRCLI2)/sizeof(mmDAGB0_WRCLI2[0]), 0, 0 },
	{ "mmDAGB0_WRCLI3", REG_MMIO, 0x002f, 0, &mmDAGB0_WRCLI3[0], sizeof(mmDAGB0_WRCLI3)/sizeof(mmDAGB0_WRCLI3[0]), 0, 0 },
	{ "mmDAGB0_WRCLI4", REG_MMIO, 0x0030, 0, &mmDAGB0_WRCLI4[0], sizeof(mmDAGB0_WRCLI4)/sizeof(mmDAGB0_WRCLI4[0]), 0, 0 },
	{ "mmDAGB0_WRCLI5", REG_MMIO, 0x0031, 0, &mmDAGB0_WRCLI5[0], sizeof(mmDAGB0_WRCLI5)/sizeof(mmDAGB0_WRCLI5[0]), 0, 0 },
	{ "mmDAGB0_WRCLI6", REG_MMIO, 0x0032, 0, &mmDAGB0_WRCLI6[0], sizeof(mmDAGB0_WRCLI6)/sizeof(mmDAGB0_WRCLI6[0]), 0, 0 },
	{ "mmDAGB0_WRCLI7", REG_MMIO, 0x0033, 0, &mmDAGB0_WRCLI7[0], sizeof(mmDAGB0_WRCLI7)/sizeof(mmDAGB0_WRCLI7[0]), 0, 0 },
	{ "mmDAGB0_WRCLI8", REG_MMIO, 0x0034, 0, &mmDAGB0_WRCLI8[0], sizeof(mmDAGB0_WRCLI8)/sizeof(mmDAGB0_WRCLI8[0]), 0, 0 },
	{ "mmDAGB0_WRCLI9", REG_MMIO, 0x0035, 0, &mmDAGB0_WRCLI9[0], sizeof(mmDAGB0_WRCLI9)/sizeof(mmDAGB0_WRCLI9[0]), 0, 0 },
	{ "mmDAGB0_WRCLI10", REG_MMIO, 0x0036, 0, &mmDAGB0_WRCLI10[0], sizeof(mmDAGB0_WRCLI10)/sizeof(mmDAGB0_WRCLI10[0]), 0, 0 },
	{ "mmDAGB0_WRCLI11", REG_MMIO, 0x0037, 0, &mmDAGB0_WRCLI11[0], sizeof(mmDAGB0_WRCLI11)/sizeof(mmDAGB0_WRCLI11[0]), 0, 0 },
	{ "mmDAGB0_WRCLI12", REG_MMIO, 0x0038, 0, &mmDAGB0_WRCLI12[0], sizeof(mmDAGB0_WRCLI12)/sizeof(mmDAGB0_WRCLI12[0]), 0, 0 },
	{ "mmDAGB0_WRCLI13", REG_MMIO, 0x0039, 0, &mmDAGB0_WRCLI13[0], sizeof(mmDAGB0_WRCLI13)/sizeof(mmDAGB0_WRCLI13[0]), 0, 0 },
	{ "mmDAGB0_WRCLI14", REG_MMIO, 0x003a, 0, &mmDAGB0_WRCLI14[0], sizeof(mmDAGB0_WRCLI14)/sizeof(mmDAGB0_WRCLI14[0]), 0, 0 },
	{ "mmDAGB0_WRCLI15", REG_MMIO, 0x003b, 0, &mmDAGB0_WRCLI15[0], sizeof(mmDAGB0_WRCLI15)/sizeof(mmDAGB0_WRCLI15[0]), 0, 0 },
	{ "mmDAGB0_WR_CNTL", REG_MMIO, 0x003c, 0, &mmDAGB0_WR_CNTL[0], sizeof(mmDAGB0_WR_CNTL)/sizeof(mmDAGB0_WR_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_GMI_CNTL", REG_MMIO, 0x003d, 0, &mmDAGB0_WR_GMI_CNTL[0], sizeof(mmDAGB0_WR_GMI_CNTL)/sizeof(mmDAGB0_WR_GMI_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_ADDR_DAGB", REG_MMIO, 0x003e, 0, &mmDAGB0_WR_ADDR_DAGB[0], sizeof(mmDAGB0_WR_ADDR_DAGB)/sizeof(mmDAGB0_WR_ADDR_DAGB[0]), 0, 0 },
	{ "mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST", REG_MMIO, 0x003f, 0, &mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST[0], sizeof(mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST)/sizeof(mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST[0]), 0, 0 },
	{ "mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER", REG_MMIO, 0x0040, 0, &mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER[0], sizeof(mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER)/sizeof(mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER[0]), 0, 0 },
	{ "mmDAGB0_WR_CGTT_CLK_CTRL", REG_MMIO, 0x0041, 0, &mmDAGB0_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB0_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL", REG_MMIO, 0x0042, 0, &mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL", REG_MMIO, 0x0043, 0, &mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB0_WR_ADDR_DAGB_MAX_BURST0", REG_MMIO, 0x0044, 0, &mmDAGB0_WR_ADDR_DAGB_MAX_BURST0[0], sizeof(mmDAGB0_WR_ADDR_DAGB_MAX_BURST0)/sizeof(mmDAGB0_WR_ADDR_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0", REG_MMIO, 0x0045, 0, &mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0)/sizeof(mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB0_WR_ADDR_DAGB_MAX_BURST1", REG_MMIO, 0x0046, 0, &mmDAGB0_WR_ADDR_DAGB_MAX_BURST1[0], sizeof(mmDAGB0_WR_ADDR_DAGB_MAX_BURST1)/sizeof(mmDAGB0_WR_ADDR_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1", REG_MMIO, 0x0047, 0, &mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1)/sizeof(mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_DAGB", REG_MMIO, 0x0048, 0, &mmDAGB0_WR_DATA_DAGB[0], sizeof(mmDAGB0_WR_DATA_DAGB)/sizeof(mmDAGB0_WR_DATA_DAGB[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_DAGB_MAX_BURST0", REG_MMIO, 0x0049, 0, &mmDAGB0_WR_DATA_DAGB_MAX_BURST0[0], sizeof(mmDAGB0_WR_DATA_DAGB_MAX_BURST0)/sizeof(mmDAGB0_WR_DATA_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0", REG_MMIO, 0x004a, 0, &mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0)/sizeof(mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_DAGB_MAX_BURST1", REG_MMIO, 0x004b, 0, &mmDAGB0_WR_DATA_DAGB_MAX_BURST1[0], sizeof(mmDAGB0_WR_DATA_DAGB_MAX_BURST1)/sizeof(mmDAGB0_WR_DATA_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1", REG_MMIO, 0x004c, 0, &mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1)/sizeof(mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB0_WR_VC0_CNTL", REG_MMIO, 0x004d, 0, &mmDAGB0_WR_VC0_CNTL[0], sizeof(mmDAGB0_WR_VC0_CNTL)/sizeof(mmDAGB0_WR_VC0_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC1_CNTL", REG_MMIO, 0x004e, 0, &mmDAGB0_WR_VC1_CNTL[0], sizeof(mmDAGB0_WR_VC1_CNTL)/sizeof(mmDAGB0_WR_VC1_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC2_CNTL", REG_MMIO, 0x004f, 0, &mmDAGB0_WR_VC2_CNTL[0], sizeof(mmDAGB0_WR_VC2_CNTL)/sizeof(mmDAGB0_WR_VC2_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC3_CNTL", REG_MMIO, 0x0050, 0, &mmDAGB0_WR_VC3_CNTL[0], sizeof(mmDAGB0_WR_VC3_CNTL)/sizeof(mmDAGB0_WR_VC3_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC4_CNTL", REG_MMIO, 0x0051, 0, &mmDAGB0_WR_VC4_CNTL[0], sizeof(mmDAGB0_WR_VC4_CNTL)/sizeof(mmDAGB0_WR_VC4_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC5_CNTL", REG_MMIO, 0x0052, 0, &mmDAGB0_WR_VC5_CNTL[0], sizeof(mmDAGB0_WR_VC5_CNTL)/sizeof(mmDAGB0_WR_VC5_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC6_CNTL", REG_MMIO, 0x0053, 0, &mmDAGB0_WR_VC6_CNTL[0], sizeof(mmDAGB0_WR_VC6_CNTL)/sizeof(mmDAGB0_WR_VC6_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_VC7_CNTL", REG_MMIO, 0x0054, 0, &mmDAGB0_WR_VC7_CNTL[0], sizeof(mmDAGB0_WR_VC7_CNTL)/sizeof(mmDAGB0_WR_VC7_CNTL[0]), 0, 0 },
	{ "mmDAGB0_WR_CNTL_MISC", REG_MMIO, 0x0055, 0, &mmDAGB0_WR_CNTL_MISC[0], sizeof(mmDAGB0_WR_CNTL_MISC)/sizeof(mmDAGB0_WR_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB0_WR_TLB_CREDIT", REG_MMIO, 0x0056, 0, &mmDAGB0_WR_TLB_CREDIT[0], sizeof(mmDAGB0_WR_TLB_CREDIT)/sizeof(mmDAGB0_WR_TLB_CREDIT[0]), 0, 0 },
	{ "mmDAGB0_WR_DATA_CREDIT", REG_MMIO, 0x0057, 0, &mmDAGB0_WR_DATA_CREDIT[0], sizeof(mmDAGB0_WR_DATA_CREDIT)/sizeof(mmDAGB0_WR_DATA_CREDIT[0]), 0, 0 },
	{ "mmDAGB0_WR_MISC_CREDIT", REG_MMIO, 0x0058, 0, &mmDAGB0_WR_MISC_CREDIT[0], sizeof(mmDAGB0_WR_MISC_CREDIT)/sizeof(mmDAGB0_WR_MISC_CREDIT[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_ASK_PENDING", REG_MMIO, 0x0059, 0, &mmDAGB0_WRCLI_ASK_PENDING[0], sizeof(mmDAGB0_WRCLI_ASK_PENDING)/sizeof(mmDAGB0_WRCLI_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_GO_PENDING", REG_MMIO, 0x005a, 0, &mmDAGB0_WRCLI_GO_PENDING[0], sizeof(mmDAGB0_WRCLI_GO_PENDING)/sizeof(mmDAGB0_WRCLI_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_GBLSEND_PENDING", REG_MMIO, 0x005b, 0, &mmDAGB0_WRCLI_GBLSEND_PENDING[0], sizeof(mmDAGB0_WRCLI_GBLSEND_PENDING)/sizeof(mmDAGB0_WRCLI_GBLSEND_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_TLB_PENDING", REG_MMIO, 0x005c, 0, &mmDAGB0_WRCLI_TLB_PENDING[0], sizeof(mmDAGB0_WRCLI_TLB_PENDING)/sizeof(mmDAGB0_WRCLI_TLB_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_OARB_PENDING", REG_MMIO, 0x005d, 0, &mmDAGB0_WRCLI_OARB_PENDING[0], sizeof(mmDAGB0_WRCLI_OARB_PENDING)/sizeof(mmDAGB0_WRCLI_OARB_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_OSD_PENDING", REG_MMIO, 0x005e, 0, &mmDAGB0_WRCLI_OSD_PENDING[0], sizeof(mmDAGB0_WRCLI_OSD_PENDING)/sizeof(mmDAGB0_WRCLI_OSD_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_DBUS_ASK_PENDING", REG_MMIO, 0x005f, 0, &mmDAGB0_WRCLI_DBUS_ASK_PENDING[0], sizeof(mmDAGB0_WRCLI_DBUS_ASK_PENDING)/sizeof(mmDAGB0_WRCLI_DBUS_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB0_WRCLI_DBUS_GO_PENDING", REG_MMIO, 0x0060, 0, &mmDAGB0_WRCLI_DBUS_GO_PENDING[0], sizeof(mmDAGB0_WRCLI_DBUS_GO_PENDING)/sizeof(mmDAGB0_WRCLI_DBUS_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB0_DAGB_DLY", REG_MMIO, 0x0061, 0, &mmDAGB0_DAGB_DLY[0], sizeof(mmDAGB0_DAGB_DLY)/sizeof(mmDAGB0_DAGB_DLY[0]), 0, 0 },
	{ "mmDAGB0_CNTL_MISC", REG_MMIO, 0x0062, 0, &mmDAGB0_CNTL_MISC[0], sizeof(mmDAGB0_CNTL_MISC)/sizeof(mmDAGB0_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB0_CNTL_MISC2", REG_MMIO, 0x0063, 0, &mmDAGB0_CNTL_MISC2[0], sizeof(mmDAGB0_CNTL_MISC2)/sizeof(mmDAGB0_CNTL_MISC2[0]), 0, 0 },
	{ "mmDAGB0_FIFO_EMPTY", REG_MMIO, 0x0064, 0, &mmDAGB0_FIFO_EMPTY[0], sizeof(mmDAGB0_FIFO_EMPTY)/sizeof(mmDAGB0_FIFO_EMPTY[0]), 0, 0 },
	{ "mmDAGB0_FIFO_FULL", REG_MMIO, 0x0065, 0, &mmDAGB0_FIFO_FULL[0], sizeof(mmDAGB0_FIFO_FULL)/sizeof(mmDAGB0_FIFO_FULL[0]), 0, 0 },
	{ "mmDAGB0_WR_CREDITS_FULL", REG_MMIO, 0x0066, 0, &mmDAGB0_WR_CREDITS_FULL[0], sizeof(mmDAGB0_WR_CREDITS_FULL)/sizeof(mmDAGB0_WR_CREDITS_FULL[0]), 0, 0 },
	{ "mmDAGB0_RD_CREDITS_FULL", REG_MMIO, 0x0067, 0, &mmDAGB0_RD_CREDITS_FULL[0], sizeof(mmDAGB0_RD_CREDITS_FULL)/sizeof(mmDAGB0_RD_CREDITS_FULL[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER_LO", REG_MMIO, 0x0068, 0, &mmDAGB0_PERFCOUNTER_LO[0], sizeof(mmDAGB0_PERFCOUNTER_LO)/sizeof(mmDAGB0_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER_HI", REG_MMIO, 0x0069, 0, &mmDAGB0_PERFCOUNTER_HI[0], sizeof(mmDAGB0_PERFCOUNTER_HI)/sizeof(mmDAGB0_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER0_CFG", REG_MMIO, 0x006a, 0, &mmDAGB0_PERFCOUNTER0_CFG[0], sizeof(mmDAGB0_PERFCOUNTER0_CFG)/sizeof(mmDAGB0_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER1_CFG", REG_MMIO, 0x006b, 0, &mmDAGB0_PERFCOUNTER1_CFG[0], sizeof(mmDAGB0_PERFCOUNTER1_CFG)/sizeof(mmDAGB0_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER2_CFG", REG_MMIO, 0x006c, 0, &mmDAGB0_PERFCOUNTER2_CFG[0], sizeof(mmDAGB0_PERFCOUNTER2_CFG)/sizeof(mmDAGB0_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmDAGB0_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x006d, 0, &mmDAGB0_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmDAGB0_PERFCOUNTER_RSLT_CNTL)/sizeof(mmDAGB0_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmDAGB0_RESERVE0", REG_MMIO, 0x006e, 0, &mmDAGB0_RESERVE0[0], sizeof(mmDAGB0_RESERVE0)/sizeof(mmDAGB0_RESERVE0[0]), 0, 0 },
	{ "mmDAGB0_RESERVE1", REG_MMIO, 0x006f, 0, &mmDAGB0_RESERVE1[0], sizeof(mmDAGB0_RESERVE1)/sizeof(mmDAGB0_RESERVE1[0]), 0, 0 },
	{ "mmDAGB0_RESERVE2", REG_MMIO, 0x0070, 0, &mmDAGB0_RESERVE2[0], sizeof(mmDAGB0_RESERVE2)/sizeof(mmDAGB0_RESERVE2[0]), 0, 0 },
	{ "mmDAGB0_RESERVE3", REG_MMIO, 0x0071, 0, &mmDAGB0_RESERVE3[0], sizeof(mmDAGB0_RESERVE3)/sizeof(mmDAGB0_RESERVE3[0]), 0, 0 },
	{ "mmDAGB0_RESERVE4", REG_MMIO, 0x0072, 0, &mmDAGB0_RESERVE4[0], sizeof(mmDAGB0_RESERVE4)/sizeof(mmDAGB0_RESERVE4[0]), 0, 0 },
	{ "mmDAGB0_RESERVE5", REG_MMIO, 0x0073, 0, &mmDAGB0_RESERVE5[0], sizeof(mmDAGB0_RESERVE5)/sizeof(mmDAGB0_RESERVE5[0]), 0, 0 },
	{ "mmDAGB0_RESERVE6", REG_MMIO, 0x0074, 0, &mmDAGB0_RESERVE6[0], sizeof(mmDAGB0_RESERVE6)/sizeof(mmDAGB0_RESERVE6[0]), 0, 0 },
	{ "mmDAGB0_RESERVE7", REG_MMIO, 0x0075, 0, &mmDAGB0_RESERVE7[0], sizeof(mmDAGB0_RESERVE7)/sizeof(mmDAGB0_RESERVE7[0]), 0, 0 },
	{ "mmDAGB0_RESERVE8", REG_MMIO, 0x0076, 0, &mmDAGB0_RESERVE8[0], sizeof(mmDAGB0_RESERVE8)/sizeof(mmDAGB0_RESERVE8[0]), 0, 0 },
	{ "mmDAGB0_RESERVE9", REG_MMIO, 0x0077, 0, &mmDAGB0_RESERVE9[0], sizeof(mmDAGB0_RESERVE9)/sizeof(mmDAGB0_RESERVE9[0]), 0, 0 },
	{ "mmDAGB0_RESERVE10", REG_MMIO, 0x0078, 0, &mmDAGB0_RESERVE10[0], sizeof(mmDAGB0_RESERVE10)/sizeof(mmDAGB0_RESERVE10[0]), 0, 0 },
	{ "mmDAGB0_RESERVE11", REG_MMIO, 0x0079, 0, &mmDAGB0_RESERVE11[0], sizeof(mmDAGB0_RESERVE11)/sizeof(mmDAGB0_RESERVE11[0]), 0, 0 },
	{ "mmDAGB0_RESERVE12", REG_MMIO, 0x007a, 0, &mmDAGB0_RESERVE12[0], sizeof(mmDAGB0_RESERVE12)/sizeof(mmDAGB0_RESERVE12[0]), 0, 0 },
	{ "mmDAGB0_RESERVE13", REG_MMIO, 0x007b, 0, &mmDAGB0_RESERVE13[0], sizeof(mmDAGB0_RESERVE13)/sizeof(mmDAGB0_RESERVE13[0]), 0, 0 },
	{ "mmDAGB0_RESERVE14", REG_MMIO, 0x007c, 0, &mmDAGB0_RESERVE14[0], sizeof(mmDAGB0_RESERVE14)/sizeof(mmDAGB0_RESERVE14[0]), 0, 0 },
	{ "mmDAGB0_RESERVE15", REG_MMIO, 0x007d, 0, &mmDAGB0_RESERVE15[0], sizeof(mmDAGB0_RESERVE15)/sizeof(mmDAGB0_RESERVE15[0]), 0, 0 },
	{ "mmDAGB0_RESERVE16", REG_MMIO, 0x007e, 0, &mmDAGB0_RESERVE16[0], sizeof(mmDAGB0_RESERVE16)/sizeof(mmDAGB0_RESERVE16[0]), 0, 0 },
	{ "mmDAGB0_RESERVE17", REG_MMIO, 0x007f, 0, &mmDAGB0_RESERVE17[0], sizeof(mmDAGB0_RESERVE17)/sizeof(mmDAGB0_RESERVE17[0]), 0, 0 },
	{ "mmDAGB1_RDCLI0", REG_MMIO, 0x0080, 0, &mmDAGB1_RDCLI0[0], sizeof(mmDAGB1_RDCLI0)/sizeof(mmDAGB1_RDCLI0[0]), 0, 0 },
	{ "mmDAGB1_RDCLI1", REG_MMIO, 0x0081, 0, &mmDAGB1_RDCLI1[0], sizeof(mmDAGB1_RDCLI1)/sizeof(mmDAGB1_RDCLI1[0]), 0, 0 },
	{ "mmDAGB1_RDCLI2", REG_MMIO, 0x0082, 0, &mmDAGB1_RDCLI2[0], sizeof(mmDAGB1_RDCLI2)/sizeof(mmDAGB1_RDCLI2[0]), 0, 0 },
	{ "mmDAGB1_RDCLI3", REG_MMIO, 0x0083, 0, &mmDAGB1_RDCLI3[0], sizeof(mmDAGB1_RDCLI3)/sizeof(mmDAGB1_RDCLI3[0]), 0, 0 },
	{ "mmDAGB1_RDCLI4", REG_MMIO, 0x0084, 0, &mmDAGB1_RDCLI4[0], sizeof(mmDAGB1_RDCLI4)/sizeof(mmDAGB1_RDCLI4[0]), 0, 0 },
	{ "mmDAGB1_RDCLI5", REG_MMIO, 0x0085, 0, &mmDAGB1_RDCLI5[0], sizeof(mmDAGB1_RDCLI5)/sizeof(mmDAGB1_RDCLI5[0]), 0, 0 },
	{ "mmDAGB1_RDCLI6", REG_MMIO, 0x0086, 0, &mmDAGB1_RDCLI6[0], sizeof(mmDAGB1_RDCLI6)/sizeof(mmDAGB1_RDCLI6[0]), 0, 0 },
	{ "mmDAGB1_RDCLI7", REG_MMIO, 0x0087, 0, &mmDAGB1_RDCLI7[0], sizeof(mmDAGB1_RDCLI7)/sizeof(mmDAGB1_RDCLI7[0]), 0, 0 },
	{ "mmDAGB1_RDCLI8", REG_MMIO, 0x0088, 0, &mmDAGB1_RDCLI8[0], sizeof(mmDAGB1_RDCLI8)/sizeof(mmDAGB1_RDCLI8[0]), 0, 0 },
	{ "mmDAGB1_RDCLI9", REG_MMIO, 0x0089, 0, &mmDAGB1_RDCLI9[0], sizeof(mmDAGB1_RDCLI9)/sizeof(mmDAGB1_RDCLI9[0]), 0, 0 },
	{ "mmDAGB1_RDCLI10", REG_MMIO, 0x008a, 0, &mmDAGB1_RDCLI10[0], sizeof(mmDAGB1_RDCLI10)/sizeof(mmDAGB1_RDCLI10[0]), 0, 0 },
	{ "mmDAGB1_RDCLI11", REG_MMIO, 0x008b, 0, &mmDAGB1_RDCLI11[0], sizeof(mmDAGB1_RDCLI11)/sizeof(mmDAGB1_RDCLI11[0]), 0, 0 },
	{ "mmDAGB1_RDCLI12", REG_MMIO, 0x008c, 0, &mmDAGB1_RDCLI12[0], sizeof(mmDAGB1_RDCLI12)/sizeof(mmDAGB1_RDCLI12[0]), 0, 0 },
	{ "mmDAGB1_RDCLI13", REG_MMIO, 0x008d, 0, &mmDAGB1_RDCLI13[0], sizeof(mmDAGB1_RDCLI13)/sizeof(mmDAGB1_RDCLI13[0]), 0, 0 },
	{ "mmDAGB1_RDCLI14", REG_MMIO, 0x008e, 0, &mmDAGB1_RDCLI14[0], sizeof(mmDAGB1_RDCLI14)/sizeof(mmDAGB1_RDCLI14[0]), 0, 0 },
	{ "mmDAGB1_RDCLI15", REG_MMIO, 0x008f, 0, &mmDAGB1_RDCLI15[0], sizeof(mmDAGB1_RDCLI15)/sizeof(mmDAGB1_RDCLI15[0]), 0, 0 },
	{ "mmDAGB1_RD_CNTL", REG_MMIO, 0x0090, 0, &mmDAGB1_RD_CNTL[0], sizeof(mmDAGB1_RD_CNTL)/sizeof(mmDAGB1_RD_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_GMI_CNTL", REG_MMIO, 0x0091, 0, &mmDAGB1_RD_GMI_CNTL[0], sizeof(mmDAGB1_RD_GMI_CNTL)/sizeof(mmDAGB1_RD_GMI_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_ADDR_DAGB", REG_MMIO, 0x0092, 0, &mmDAGB1_RD_ADDR_DAGB[0], sizeof(mmDAGB1_RD_ADDR_DAGB)/sizeof(mmDAGB1_RD_ADDR_DAGB[0]), 0, 0 },
	{ "mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST", REG_MMIO, 0x0093, 0, &mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST[0], sizeof(mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST)/sizeof(mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST[0]), 0, 0 },
	{ "mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER", REG_MMIO, 0x0094, 0, &mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER[0], sizeof(mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER)/sizeof(mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER[0]), 0, 0 },
	{ "mmDAGB1_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0095, 0, &mmDAGB1_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB1_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0096, 0, &mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL", REG_MMIO, 0x0097, 0, &mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL)/sizeof(mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_RD_ADDR_DAGB_MAX_BURST0", REG_MMIO, 0x0098, 0, &mmDAGB1_RD_ADDR_DAGB_MAX_BURST0[0], sizeof(mmDAGB1_RD_ADDR_DAGB_MAX_BURST0)/sizeof(mmDAGB1_RD_ADDR_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0", REG_MMIO, 0x0099, 0, &mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0)/sizeof(mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB1_RD_ADDR_DAGB_MAX_BURST1", REG_MMIO, 0x009a, 0, &mmDAGB1_RD_ADDR_DAGB_MAX_BURST1[0], sizeof(mmDAGB1_RD_ADDR_DAGB_MAX_BURST1)/sizeof(mmDAGB1_RD_ADDR_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1", REG_MMIO, 0x009b, 0, &mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1)/sizeof(mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB1_RD_VC0_CNTL", REG_MMIO, 0x009c, 0, &mmDAGB1_RD_VC0_CNTL[0], sizeof(mmDAGB1_RD_VC0_CNTL)/sizeof(mmDAGB1_RD_VC0_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC1_CNTL", REG_MMIO, 0x009d, 0, &mmDAGB1_RD_VC1_CNTL[0], sizeof(mmDAGB1_RD_VC1_CNTL)/sizeof(mmDAGB1_RD_VC1_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC2_CNTL", REG_MMIO, 0x009e, 0, &mmDAGB1_RD_VC2_CNTL[0], sizeof(mmDAGB1_RD_VC2_CNTL)/sizeof(mmDAGB1_RD_VC2_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC3_CNTL", REG_MMIO, 0x009f, 0, &mmDAGB1_RD_VC3_CNTL[0], sizeof(mmDAGB1_RD_VC3_CNTL)/sizeof(mmDAGB1_RD_VC3_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC4_CNTL", REG_MMIO, 0x00a0, 0, &mmDAGB1_RD_VC4_CNTL[0], sizeof(mmDAGB1_RD_VC4_CNTL)/sizeof(mmDAGB1_RD_VC4_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC5_CNTL", REG_MMIO, 0x00a1, 0, &mmDAGB1_RD_VC5_CNTL[0], sizeof(mmDAGB1_RD_VC5_CNTL)/sizeof(mmDAGB1_RD_VC5_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC6_CNTL", REG_MMIO, 0x00a2, 0, &mmDAGB1_RD_VC6_CNTL[0], sizeof(mmDAGB1_RD_VC6_CNTL)/sizeof(mmDAGB1_RD_VC6_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_VC7_CNTL", REG_MMIO, 0x00a3, 0, &mmDAGB1_RD_VC7_CNTL[0], sizeof(mmDAGB1_RD_VC7_CNTL)/sizeof(mmDAGB1_RD_VC7_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RD_CNTL_MISC", REG_MMIO, 0x00a4, 0, &mmDAGB1_RD_CNTL_MISC[0], sizeof(mmDAGB1_RD_CNTL_MISC)/sizeof(mmDAGB1_RD_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB1_RD_TLB_CREDIT", REG_MMIO, 0x00a5, 0, &mmDAGB1_RD_TLB_CREDIT[0], sizeof(mmDAGB1_RD_TLB_CREDIT)/sizeof(mmDAGB1_RD_TLB_CREDIT[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_ASK_PENDING", REG_MMIO, 0x00a6, 0, &mmDAGB1_RDCLI_ASK_PENDING[0], sizeof(mmDAGB1_RDCLI_ASK_PENDING)/sizeof(mmDAGB1_RDCLI_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_GO_PENDING", REG_MMIO, 0x00a7, 0, &mmDAGB1_RDCLI_GO_PENDING[0], sizeof(mmDAGB1_RDCLI_GO_PENDING)/sizeof(mmDAGB1_RDCLI_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_GBLSEND_PENDING", REG_MMIO, 0x00a8, 0, &mmDAGB1_RDCLI_GBLSEND_PENDING[0], sizeof(mmDAGB1_RDCLI_GBLSEND_PENDING)/sizeof(mmDAGB1_RDCLI_GBLSEND_PENDING[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_TLB_PENDING", REG_MMIO, 0x00a9, 0, &mmDAGB1_RDCLI_TLB_PENDING[0], sizeof(mmDAGB1_RDCLI_TLB_PENDING)/sizeof(mmDAGB1_RDCLI_TLB_PENDING[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_OARB_PENDING", REG_MMIO, 0x00aa, 0, &mmDAGB1_RDCLI_OARB_PENDING[0], sizeof(mmDAGB1_RDCLI_OARB_PENDING)/sizeof(mmDAGB1_RDCLI_OARB_PENDING[0]), 0, 0 },
	{ "mmDAGB1_RDCLI_OSD_PENDING", REG_MMIO, 0x00ab, 0, &mmDAGB1_RDCLI_OSD_PENDING[0], sizeof(mmDAGB1_RDCLI_OSD_PENDING)/sizeof(mmDAGB1_RDCLI_OSD_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI0", REG_MMIO, 0x00ac, 0, &mmDAGB1_WRCLI0[0], sizeof(mmDAGB1_WRCLI0)/sizeof(mmDAGB1_WRCLI0[0]), 0, 0 },
	{ "mmDAGB1_WRCLI1", REG_MMIO, 0x00ad, 0, &mmDAGB1_WRCLI1[0], sizeof(mmDAGB1_WRCLI1)/sizeof(mmDAGB1_WRCLI1[0]), 0, 0 },
	{ "mmDAGB1_WRCLI2", REG_MMIO, 0x00ae, 0, &mmDAGB1_WRCLI2[0], sizeof(mmDAGB1_WRCLI2)/sizeof(mmDAGB1_WRCLI2[0]), 0, 0 },
	{ "mmDAGB1_WRCLI3", REG_MMIO, 0x00af, 0, &mmDAGB1_WRCLI3[0], sizeof(mmDAGB1_WRCLI3)/sizeof(mmDAGB1_WRCLI3[0]), 0, 0 },
	{ "mmDAGB1_WRCLI4", REG_MMIO, 0x00b0, 0, &mmDAGB1_WRCLI4[0], sizeof(mmDAGB1_WRCLI4)/sizeof(mmDAGB1_WRCLI4[0]), 0, 0 },
	{ "mmDAGB1_WRCLI5", REG_MMIO, 0x00b1, 0, &mmDAGB1_WRCLI5[0], sizeof(mmDAGB1_WRCLI5)/sizeof(mmDAGB1_WRCLI5[0]), 0, 0 },
	{ "mmDAGB1_WRCLI6", REG_MMIO, 0x00b2, 0, &mmDAGB1_WRCLI6[0], sizeof(mmDAGB1_WRCLI6)/sizeof(mmDAGB1_WRCLI6[0]), 0, 0 },
	{ "mmDAGB1_WRCLI7", REG_MMIO, 0x00b3, 0, &mmDAGB1_WRCLI7[0], sizeof(mmDAGB1_WRCLI7)/sizeof(mmDAGB1_WRCLI7[0]), 0, 0 },
	{ "mmDAGB1_WRCLI8", REG_MMIO, 0x00b4, 0, &mmDAGB1_WRCLI8[0], sizeof(mmDAGB1_WRCLI8)/sizeof(mmDAGB1_WRCLI8[0]), 0, 0 },
	{ "mmDAGB1_WRCLI9", REG_MMIO, 0x00b5, 0, &mmDAGB1_WRCLI9[0], sizeof(mmDAGB1_WRCLI9)/sizeof(mmDAGB1_WRCLI9[0]), 0, 0 },
	{ "mmDAGB1_WRCLI10", REG_MMIO, 0x00b6, 0, &mmDAGB1_WRCLI10[0], sizeof(mmDAGB1_WRCLI10)/sizeof(mmDAGB1_WRCLI10[0]), 0, 0 },
	{ "mmDAGB1_WRCLI11", REG_MMIO, 0x00b7, 0, &mmDAGB1_WRCLI11[0], sizeof(mmDAGB1_WRCLI11)/sizeof(mmDAGB1_WRCLI11[0]), 0, 0 },
	{ "mmDAGB1_WRCLI12", REG_MMIO, 0x00b8, 0, &mmDAGB1_WRCLI12[0], sizeof(mmDAGB1_WRCLI12)/sizeof(mmDAGB1_WRCLI12[0]), 0, 0 },
	{ "mmDAGB1_WRCLI13", REG_MMIO, 0x00b9, 0, &mmDAGB1_WRCLI13[0], sizeof(mmDAGB1_WRCLI13)/sizeof(mmDAGB1_WRCLI13[0]), 0, 0 },
	{ "mmDAGB1_WRCLI14", REG_MMIO, 0x00ba, 0, &mmDAGB1_WRCLI14[0], sizeof(mmDAGB1_WRCLI14)/sizeof(mmDAGB1_WRCLI14[0]), 0, 0 },
	{ "mmDAGB1_WRCLI15", REG_MMIO, 0x00bb, 0, &mmDAGB1_WRCLI15[0], sizeof(mmDAGB1_WRCLI15)/sizeof(mmDAGB1_WRCLI15[0]), 0, 0 },
	{ "mmDAGB1_WR_CNTL", REG_MMIO, 0x00bc, 0, &mmDAGB1_WR_CNTL[0], sizeof(mmDAGB1_WR_CNTL)/sizeof(mmDAGB1_WR_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_GMI_CNTL", REG_MMIO, 0x00bd, 0, &mmDAGB1_WR_GMI_CNTL[0], sizeof(mmDAGB1_WR_GMI_CNTL)/sizeof(mmDAGB1_WR_GMI_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_ADDR_DAGB", REG_MMIO, 0x00be, 0, &mmDAGB1_WR_ADDR_DAGB[0], sizeof(mmDAGB1_WR_ADDR_DAGB)/sizeof(mmDAGB1_WR_ADDR_DAGB[0]), 0, 0 },
	{ "mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST", REG_MMIO, 0x00bf, 0, &mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST[0], sizeof(mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST)/sizeof(mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST[0]), 0, 0 },
	{ "mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER", REG_MMIO, 0x00c0, 0, &mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER[0], sizeof(mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER)/sizeof(mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER[0]), 0, 0 },
	{ "mmDAGB1_WR_CGTT_CLK_CTRL", REG_MMIO, 0x00c1, 0, &mmDAGB1_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB1_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL", REG_MMIO, 0x00c2, 0, &mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL", REG_MMIO, 0x00c3, 0, &mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL[0], sizeof(mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL)/sizeof(mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmDAGB1_WR_ADDR_DAGB_MAX_BURST0", REG_MMIO, 0x00c4, 0, &mmDAGB1_WR_ADDR_DAGB_MAX_BURST0[0], sizeof(mmDAGB1_WR_ADDR_DAGB_MAX_BURST0)/sizeof(mmDAGB1_WR_ADDR_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0", REG_MMIO, 0x00c5, 0, &mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0)/sizeof(mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB1_WR_ADDR_DAGB_MAX_BURST1", REG_MMIO, 0x00c6, 0, &mmDAGB1_WR_ADDR_DAGB_MAX_BURST1[0], sizeof(mmDAGB1_WR_ADDR_DAGB_MAX_BURST1)/sizeof(mmDAGB1_WR_ADDR_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1", REG_MMIO, 0x00c7, 0, &mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1)/sizeof(mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_DAGB", REG_MMIO, 0x00c8, 0, &mmDAGB1_WR_DATA_DAGB[0], sizeof(mmDAGB1_WR_DATA_DAGB)/sizeof(mmDAGB1_WR_DATA_DAGB[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_DAGB_MAX_BURST0", REG_MMIO, 0x00c9, 0, &mmDAGB1_WR_DATA_DAGB_MAX_BURST0[0], sizeof(mmDAGB1_WR_DATA_DAGB_MAX_BURST0)/sizeof(mmDAGB1_WR_DATA_DAGB_MAX_BURST0[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0", REG_MMIO, 0x00ca, 0, &mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0[0], sizeof(mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0)/sizeof(mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_DAGB_MAX_BURST1", REG_MMIO, 0x00cb, 0, &mmDAGB1_WR_DATA_DAGB_MAX_BURST1[0], sizeof(mmDAGB1_WR_DATA_DAGB_MAX_BURST1)/sizeof(mmDAGB1_WR_DATA_DAGB_MAX_BURST1[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1", REG_MMIO, 0x00cc, 0, &mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1[0], sizeof(mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1)/sizeof(mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1[0]), 0, 0 },
	{ "mmDAGB1_WR_VC0_CNTL", REG_MMIO, 0x00cd, 0, &mmDAGB1_WR_VC0_CNTL[0], sizeof(mmDAGB1_WR_VC0_CNTL)/sizeof(mmDAGB1_WR_VC0_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC1_CNTL", REG_MMIO, 0x00ce, 0, &mmDAGB1_WR_VC1_CNTL[0], sizeof(mmDAGB1_WR_VC1_CNTL)/sizeof(mmDAGB1_WR_VC1_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC2_CNTL", REG_MMIO, 0x00cf, 0, &mmDAGB1_WR_VC2_CNTL[0], sizeof(mmDAGB1_WR_VC2_CNTL)/sizeof(mmDAGB1_WR_VC2_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC3_CNTL", REG_MMIO, 0x00d0, 0, &mmDAGB1_WR_VC3_CNTL[0], sizeof(mmDAGB1_WR_VC3_CNTL)/sizeof(mmDAGB1_WR_VC3_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC4_CNTL", REG_MMIO, 0x00d1, 0, &mmDAGB1_WR_VC4_CNTL[0], sizeof(mmDAGB1_WR_VC4_CNTL)/sizeof(mmDAGB1_WR_VC4_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC5_CNTL", REG_MMIO, 0x00d2, 0, &mmDAGB1_WR_VC5_CNTL[0], sizeof(mmDAGB1_WR_VC5_CNTL)/sizeof(mmDAGB1_WR_VC5_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC6_CNTL", REG_MMIO, 0x00d3, 0, &mmDAGB1_WR_VC6_CNTL[0], sizeof(mmDAGB1_WR_VC6_CNTL)/sizeof(mmDAGB1_WR_VC6_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_VC7_CNTL", REG_MMIO, 0x00d4, 0, &mmDAGB1_WR_VC7_CNTL[0], sizeof(mmDAGB1_WR_VC7_CNTL)/sizeof(mmDAGB1_WR_VC7_CNTL[0]), 0, 0 },
	{ "mmDAGB1_WR_CNTL_MISC", REG_MMIO, 0x00d5, 0, &mmDAGB1_WR_CNTL_MISC[0], sizeof(mmDAGB1_WR_CNTL_MISC)/sizeof(mmDAGB1_WR_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB1_WR_TLB_CREDIT", REG_MMIO, 0x00d6, 0, &mmDAGB1_WR_TLB_CREDIT[0], sizeof(mmDAGB1_WR_TLB_CREDIT)/sizeof(mmDAGB1_WR_TLB_CREDIT[0]), 0, 0 },
	{ "mmDAGB1_WR_DATA_CREDIT", REG_MMIO, 0x00d7, 0, &mmDAGB1_WR_DATA_CREDIT[0], sizeof(mmDAGB1_WR_DATA_CREDIT)/sizeof(mmDAGB1_WR_DATA_CREDIT[0]), 0, 0 },
	{ "mmDAGB1_WR_MISC_CREDIT", REG_MMIO, 0x00d8, 0, &mmDAGB1_WR_MISC_CREDIT[0], sizeof(mmDAGB1_WR_MISC_CREDIT)/sizeof(mmDAGB1_WR_MISC_CREDIT[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_ASK_PENDING", REG_MMIO, 0x00d9, 0, &mmDAGB1_WRCLI_ASK_PENDING[0], sizeof(mmDAGB1_WRCLI_ASK_PENDING)/sizeof(mmDAGB1_WRCLI_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_GO_PENDING", REG_MMIO, 0x00da, 0, &mmDAGB1_WRCLI_GO_PENDING[0], sizeof(mmDAGB1_WRCLI_GO_PENDING)/sizeof(mmDAGB1_WRCLI_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_GBLSEND_PENDING", REG_MMIO, 0x00db, 0, &mmDAGB1_WRCLI_GBLSEND_PENDING[0], sizeof(mmDAGB1_WRCLI_GBLSEND_PENDING)/sizeof(mmDAGB1_WRCLI_GBLSEND_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_TLB_PENDING", REG_MMIO, 0x00dc, 0, &mmDAGB1_WRCLI_TLB_PENDING[0], sizeof(mmDAGB1_WRCLI_TLB_PENDING)/sizeof(mmDAGB1_WRCLI_TLB_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_OARB_PENDING", REG_MMIO, 0x00dd, 0, &mmDAGB1_WRCLI_OARB_PENDING[0], sizeof(mmDAGB1_WRCLI_OARB_PENDING)/sizeof(mmDAGB1_WRCLI_OARB_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_OSD_PENDING", REG_MMIO, 0x00de, 0, &mmDAGB1_WRCLI_OSD_PENDING[0], sizeof(mmDAGB1_WRCLI_OSD_PENDING)/sizeof(mmDAGB1_WRCLI_OSD_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_DBUS_ASK_PENDING", REG_MMIO, 0x00df, 0, &mmDAGB1_WRCLI_DBUS_ASK_PENDING[0], sizeof(mmDAGB1_WRCLI_DBUS_ASK_PENDING)/sizeof(mmDAGB1_WRCLI_DBUS_ASK_PENDING[0]), 0, 0 },
	{ "mmDAGB1_WRCLI_DBUS_GO_PENDING", REG_MMIO, 0x00e0, 0, &mmDAGB1_WRCLI_DBUS_GO_PENDING[0], sizeof(mmDAGB1_WRCLI_DBUS_GO_PENDING)/sizeof(mmDAGB1_WRCLI_DBUS_GO_PENDING[0]), 0, 0 },
	{ "mmDAGB1_DAGB_DLY", REG_MMIO, 0x00e1, 0, &mmDAGB1_DAGB_DLY[0], sizeof(mmDAGB1_DAGB_DLY)/sizeof(mmDAGB1_DAGB_DLY[0]), 0, 0 },
	{ "mmDAGB1_CNTL_MISC", REG_MMIO, 0x00e2, 0, &mmDAGB1_CNTL_MISC[0], sizeof(mmDAGB1_CNTL_MISC)/sizeof(mmDAGB1_CNTL_MISC[0]), 0, 0 },
	{ "mmDAGB1_CNTL_MISC2", REG_MMIO, 0x00e3, 0, &mmDAGB1_CNTL_MISC2[0], sizeof(mmDAGB1_CNTL_MISC2)/sizeof(mmDAGB1_CNTL_MISC2[0]), 0, 0 },
	{ "mmDAGB1_FIFO_EMPTY", REG_MMIO, 0x00e4, 0, &mmDAGB1_FIFO_EMPTY[0], sizeof(mmDAGB1_FIFO_EMPTY)/sizeof(mmDAGB1_FIFO_EMPTY[0]), 0, 0 },
	{ "mmDAGB1_FIFO_FULL", REG_MMIO, 0x00e5, 0, &mmDAGB1_FIFO_FULL[0], sizeof(mmDAGB1_FIFO_FULL)/sizeof(mmDAGB1_FIFO_FULL[0]), 0, 0 },
	{ "mmDAGB1_WR_CREDITS_FULL", REG_MMIO, 0x00e6, 0, &mmDAGB1_WR_CREDITS_FULL[0], sizeof(mmDAGB1_WR_CREDITS_FULL)/sizeof(mmDAGB1_WR_CREDITS_FULL[0]), 0, 0 },
	{ "mmDAGB1_RD_CREDITS_FULL", REG_MMIO, 0x00e7, 0, &mmDAGB1_RD_CREDITS_FULL[0], sizeof(mmDAGB1_RD_CREDITS_FULL)/sizeof(mmDAGB1_RD_CREDITS_FULL[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER_LO", REG_MMIO, 0x00e8, 0, &mmDAGB1_PERFCOUNTER_LO[0], sizeof(mmDAGB1_PERFCOUNTER_LO)/sizeof(mmDAGB1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER_HI", REG_MMIO, 0x00e9, 0, &mmDAGB1_PERFCOUNTER_HI[0], sizeof(mmDAGB1_PERFCOUNTER_HI)/sizeof(mmDAGB1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER0_CFG", REG_MMIO, 0x00ea, 0, &mmDAGB1_PERFCOUNTER0_CFG[0], sizeof(mmDAGB1_PERFCOUNTER0_CFG)/sizeof(mmDAGB1_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER1_CFG", REG_MMIO, 0x00eb, 0, &mmDAGB1_PERFCOUNTER1_CFG[0], sizeof(mmDAGB1_PERFCOUNTER1_CFG)/sizeof(mmDAGB1_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER2_CFG", REG_MMIO, 0x00ec, 0, &mmDAGB1_PERFCOUNTER2_CFG[0], sizeof(mmDAGB1_PERFCOUNTER2_CFG)/sizeof(mmDAGB1_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmDAGB1_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x00ed, 0, &mmDAGB1_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmDAGB1_PERFCOUNTER_RSLT_CNTL)/sizeof(mmDAGB1_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmDAGB1_RESERVE0", REG_MMIO, 0x00ee, 0, &mmDAGB1_RESERVE0[0], sizeof(mmDAGB1_RESERVE0)/sizeof(mmDAGB1_RESERVE0[0]), 0, 0 },
	{ "mmDAGB1_RESERVE1", REG_MMIO, 0x00ef, 0, &mmDAGB1_RESERVE1[0], sizeof(mmDAGB1_RESERVE1)/sizeof(mmDAGB1_RESERVE1[0]), 0, 0 },
	{ "mmDAGB1_RESERVE2", REG_MMIO, 0x00f0, 0, &mmDAGB1_RESERVE2[0], sizeof(mmDAGB1_RESERVE2)/sizeof(mmDAGB1_RESERVE2[0]), 0, 0 },
	{ "mmDAGB1_RESERVE3", REG_MMIO, 0x00f1, 0, &mmDAGB1_RESERVE3[0], sizeof(mmDAGB1_RESERVE3)/sizeof(mmDAGB1_RESERVE3[0]), 0, 0 },
	{ "mmDAGB1_RESERVE4", REG_MMIO, 0x00f2, 0, &mmDAGB1_RESERVE4[0], sizeof(mmDAGB1_RESERVE4)/sizeof(mmDAGB1_RESERVE4[0]), 0, 0 },
	{ "mmDAGB1_RESERVE5", REG_MMIO, 0x00f3, 0, &mmDAGB1_RESERVE5[0], sizeof(mmDAGB1_RESERVE5)/sizeof(mmDAGB1_RESERVE5[0]), 0, 0 },
	{ "mmDAGB1_RESERVE6", REG_MMIO, 0x00f4, 0, &mmDAGB1_RESERVE6[0], sizeof(mmDAGB1_RESERVE6)/sizeof(mmDAGB1_RESERVE6[0]), 0, 0 },
	{ "mmDAGB1_RESERVE7", REG_MMIO, 0x00f5, 0, &mmDAGB1_RESERVE7[0], sizeof(mmDAGB1_RESERVE7)/sizeof(mmDAGB1_RESERVE7[0]), 0, 0 },
	{ "mmDAGB1_RESERVE8", REG_MMIO, 0x00f6, 0, &mmDAGB1_RESERVE8[0], sizeof(mmDAGB1_RESERVE8)/sizeof(mmDAGB1_RESERVE8[0]), 0, 0 },
	{ "mmDAGB1_RESERVE9", REG_MMIO, 0x00f7, 0, &mmDAGB1_RESERVE9[0], sizeof(mmDAGB1_RESERVE9)/sizeof(mmDAGB1_RESERVE9[0]), 0, 0 },
	{ "mmDAGB1_RESERVE10", REG_MMIO, 0x00f8, 0, &mmDAGB1_RESERVE10[0], sizeof(mmDAGB1_RESERVE10)/sizeof(mmDAGB1_RESERVE10[0]), 0, 0 },
	{ "mmDAGB1_RESERVE11", REG_MMIO, 0x00f9, 0, &mmDAGB1_RESERVE11[0], sizeof(mmDAGB1_RESERVE11)/sizeof(mmDAGB1_RESERVE11[0]), 0, 0 },
	{ "mmDAGB1_RESERVE12", REG_MMIO, 0x00fa, 0, &mmDAGB1_RESERVE12[0], sizeof(mmDAGB1_RESERVE12)/sizeof(mmDAGB1_RESERVE12[0]), 0, 0 },
	{ "mmDAGB1_RESERVE13", REG_MMIO, 0x00fb, 0, &mmDAGB1_RESERVE13[0], sizeof(mmDAGB1_RESERVE13)/sizeof(mmDAGB1_RESERVE13[0]), 0, 0 },
	{ "mmDAGB1_RESERVE14", REG_MMIO, 0x00fc, 0, &mmDAGB1_RESERVE14[0], sizeof(mmDAGB1_RESERVE14)/sizeof(mmDAGB1_RESERVE14[0]), 0, 0 },
	{ "mmDAGB1_RESERVE15", REG_MMIO, 0x00fd, 0, &mmDAGB1_RESERVE15[0], sizeof(mmDAGB1_RESERVE15)/sizeof(mmDAGB1_RESERVE15[0]), 0, 0 },
	{ "mmDAGB1_RESERVE16", REG_MMIO, 0x00fe, 0, &mmDAGB1_RESERVE16[0], sizeof(mmDAGB1_RESERVE16)/sizeof(mmDAGB1_RESERVE16[0]), 0, 0 },
	{ "mmDAGB1_RESERVE17", REG_MMIO, 0x00ff, 0, &mmDAGB1_RESERVE17[0], sizeof(mmDAGB1_RESERVE17)/sizeof(mmDAGB1_RESERVE17[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_CLI2GRP_MAP0", REG_MMIO, 0x0100, 0, &mmMMEA0_DRAM_RD_CLI2GRP_MAP0[0], sizeof(mmMMEA0_DRAM_RD_CLI2GRP_MAP0)/sizeof(mmMMEA0_DRAM_RD_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_CLI2GRP_MAP1", REG_MMIO, 0x0101, 0, &mmMMEA0_DRAM_RD_CLI2GRP_MAP1[0], sizeof(mmMMEA0_DRAM_RD_CLI2GRP_MAP1)/sizeof(mmMMEA0_DRAM_RD_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_CLI2GRP_MAP0", REG_MMIO, 0x0102, 0, &mmMMEA0_DRAM_WR_CLI2GRP_MAP0[0], sizeof(mmMMEA0_DRAM_WR_CLI2GRP_MAP0)/sizeof(mmMMEA0_DRAM_WR_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_CLI2GRP_MAP1", REG_MMIO, 0x0103, 0, &mmMMEA0_DRAM_WR_CLI2GRP_MAP1[0], sizeof(mmMMEA0_DRAM_WR_CLI2GRP_MAP1)/sizeof(mmMMEA0_DRAM_WR_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_GRP2VC_MAP", REG_MMIO, 0x0104, 0, &mmMMEA0_DRAM_RD_GRP2VC_MAP[0], sizeof(mmMMEA0_DRAM_RD_GRP2VC_MAP)/sizeof(mmMMEA0_DRAM_RD_GRP2VC_MAP[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_GRP2VC_MAP", REG_MMIO, 0x0105, 0, &mmMMEA0_DRAM_WR_GRP2VC_MAP[0], sizeof(mmMMEA0_DRAM_WR_GRP2VC_MAP)/sizeof(mmMMEA0_DRAM_WR_GRP2VC_MAP[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_LAZY", REG_MMIO, 0x0106, 0, &mmMMEA0_DRAM_RD_LAZY[0], sizeof(mmMMEA0_DRAM_RD_LAZY)/sizeof(mmMMEA0_DRAM_RD_LAZY[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_LAZY", REG_MMIO, 0x0107, 0, &mmMMEA0_DRAM_WR_LAZY[0], sizeof(mmMMEA0_DRAM_WR_LAZY)/sizeof(mmMMEA0_DRAM_WR_LAZY[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_CAM_CNTL", REG_MMIO, 0x0108, 0, &mmMMEA0_DRAM_RD_CAM_CNTL[0], sizeof(mmMMEA0_DRAM_RD_CAM_CNTL)/sizeof(mmMMEA0_DRAM_RD_CAM_CNTL[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_CAM_CNTL", REG_MMIO, 0x0109, 0, &mmMMEA0_DRAM_WR_CAM_CNTL[0], sizeof(mmMMEA0_DRAM_WR_CAM_CNTL)/sizeof(mmMMEA0_DRAM_WR_CAM_CNTL[0]), 0, 0 },
	{ "mmMMEA0_DRAM_PAGE_BURST", REG_MMIO, 0x010a, 0, &mmMMEA0_DRAM_PAGE_BURST[0], sizeof(mmMMEA0_DRAM_PAGE_BURST)/sizeof(mmMMEA0_DRAM_PAGE_BURST[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_AGE", REG_MMIO, 0x010b, 0, &mmMMEA0_DRAM_RD_PRI_AGE[0], sizeof(mmMMEA0_DRAM_RD_PRI_AGE)/sizeof(mmMMEA0_DRAM_RD_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_AGE", REG_MMIO, 0x010c, 0, &mmMMEA0_DRAM_WR_PRI_AGE[0], sizeof(mmMMEA0_DRAM_WR_PRI_AGE)/sizeof(mmMMEA0_DRAM_WR_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_QUEUING", REG_MMIO, 0x010d, 0, &mmMMEA0_DRAM_RD_PRI_QUEUING[0], sizeof(mmMMEA0_DRAM_RD_PRI_QUEUING)/sizeof(mmMMEA0_DRAM_RD_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_QUEUING", REG_MMIO, 0x010e, 0, &mmMMEA0_DRAM_WR_PRI_QUEUING[0], sizeof(mmMMEA0_DRAM_WR_PRI_QUEUING)/sizeof(mmMMEA0_DRAM_WR_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_FIXED", REG_MMIO, 0x010f, 0, &mmMMEA0_DRAM_RD_PRI_FIXED[0], sizeof(mmMMEA0_DRAM_RD_PRI_FIXED)/sizeof(mmMMEA0_DRAM_RD_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_FIXED", REG_MMIO, 0x0110, 0, &mmMMEA0_DRAM_WR_PRI_FIXED[0], sizeof(mmMMEA0_DRAM_WR_PRI_FIXED)/sizeof(mmMMEA0_DRAM_WR_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_URGENCY", REG_MMIO, 0x0111, 0, &mmMMEA0_DRAM_RD_PRI_URGENCY[0], sizeof(mmMMEA0_DRAM_RD_PRI_URGENCY)/sizeof(mmMMEA0_DRAM_RD_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_URGENCY", REG_MMIO, 0x0112, 0, &mmMMEA0_DRAM_WR_PRI_URGENCY[0], sizeof(mmMMEA0_DRAM_WR_PRI_URGENCY)/sizeof(mmMMEA0_DRAM_WR_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_QUANT_PRI1", REG_MMIO, 0x0113, 0, &mmMMEA0_DRAM_RD_PRI_QUANT_PRI1[0], sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI1)/sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_QUANT_PRI2", REG_MMIO, 0x0114, 0, &mmMMEA0_DRAM_RD_PRI_QUANT_PRI2[0], sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI2)/sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA0_DRAM_RD_PRI_QUANT_PRI3", REG_MMIO, 0x0115, 0, &mmMMEA0_DRAM_RD_PRI_QUANT_PRI3[0], sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI3)/sizeof(mmMMEA0_DRAM_RD_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_QUANT_PRI1", REG_MMIO, 0x0116, 0, &mmMMEA0_DRAM_WR_PRI_QUANT_PRI1[0], sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI1)/sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_QUANT_PRI2", REG_MMIO, 0x0117, 0, &mmMMEA0_DRAM_WR_PRI_QUANT_PRI2[0], sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI2)/sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA0_DRAM_WR_PRI_QUANT_PRI3", REG_MMIO, 0x0118, 0, &mmMMEA0_DRAM_WR_PRI_QUANT_PRI3[0], sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI3)/sizeof(mmMMEA0_DRAM_WR_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORM_BASE_ADDR0", REG_MMIO, 0x0134, 0, &mmMMEA0_ADDRNORM_BASE_ADDR0[0], sizeof(mmMMEA0_ADDRNORM_BASE_ADDR0)/sizeof(mmMMEA0_ADDRNORM_BASE_ADDR0[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORM_LIMIT_ADDR0", REG_MMIO, 0x0135, 0, &mmMMEA0_ADDRNORM_LIMIT_ADDR0[0], sizeof(mmMMEA0_ADDRNORM_LIMIT_ADDR0)/sizeof(mmMMEA0_ADDRNORM_LIMIT_ADDR0[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORM_BASE_ADDR1", REG_MMIO, 0x0136, 0, &mmMMEA0_ADDRNORM_BASE_ADDR1[0], sizeof(mmMMEA0_ADDRNORM_BASE_ADDR1)/sizeof(mmMMEA0_ADDRNORM_BASE_ADDR1[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORM_LIMIT_ADDR1", REG_MMIO, 0x0137, 0, &mmMMEA0_ADDRNORM_LIMIT_ADDR1[0], sizeof(mmMMEA0_ADDRNORM_LIMIT_ADDR1)/sizeof(mmMMEA0_ADDRNORM_LIMIT_ADDR1[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORM_OFFSET_ADDR1", REG_MMIO, 0x0138, 0, &mmMMEA0_ADDRNORM_OFFSET_ADDR1[0], sizeof(mmMMEA0_ADDRNORM_OFFSET_ADDR1)/sizeof(mmMMEA0_ADDRNORM_OFFSET_ADDR1[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORMDRAM_HOLE_CNTL", REG_MMIO, 0x0143, 0, &mmMMEA0_ADDRNORMDRAM_HOLE_CNTL[0], sizeof(mmMMEA0_ADDRNORMDRAM_HOLE_CNTL)/sizeof(mmMMEA0_ADDRNORMDRAM_HOLE_CNTL[0]), 0, 0 },
	{ "mmMMEA0_ADDRNORMDRAM_TRICHANNEL_CFG", REG_MMIO, 0x0145, 0, &mmMMEA0_ADDRNORMDRAM_TRICHANNEL_CFG[0], sizeof(mmMMEA0_ADDRNORMDRAM_TRICHANNEL_CFG)/sizeof(mmMMEA0_ADDRNORMDRAM_TRICHANNEL_CFG[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC_BANK_CFG", REG_MMIO, 0x0147, 0, &mmMMEA0_ADDRDEC_BANK_CFG[0], sizeof(mmMMEA0_ADDRDEC_BANK_CFG)/sizeof(mmMMEA0_ADDRDEC_BANK_CFG[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC_MISC_CFG", REG_MMIO, 0x0148, 0, &mmMMEA0_ADDRDEC_MISC_CFG[0], sizeof(mmMMEA0_ADDRDEC_MISC_CFG)/sizeof(mmMMEA0_ADDRDEC_MISC_CFG[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0", REG_MMIO, 0x0149, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1", REG_MMIO, 0x014a, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2", REG_MMIO, 0x014b, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3", REG_MMIO, 0x014c, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4", REG_MMIO, 0x014d, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC", REG_MMIO, 0x014e, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2", REG_MMIO, 0x014f, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0", REG_MMIO, 0x0150, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1", REG_MMIO, 0x0151, 0, &mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1[0], sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1)/sizeof(mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE", REG_MMIO, 0x0152, 0, &mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE[0], sizeof(mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE)/sizeof(mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_CS0", REG_MMIO, 0x015d, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_CS0[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS0)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_CS1", REG_MMIO, 0x015e, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_CS1[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS1)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_CS2", REG_MMIO, 0x015f, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_CS2[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS2)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_CS3", REG_MMIO, 0x0160, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_CS3[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS3)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_CS3[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0", REG_MMIO, 0x0161, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1", REG_MMIO, 0x0162, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2", REG_MMIO, 0x0163, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3", REG_MMIO, 0x0164, 0, &mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3[0], sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3)/sizeof(mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_MASK_CS01", REG_MMIO, 0x0165, 0, &mmMMEA0_ADDRDEC0_ADDR_MASK_CS01[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_CS01)/sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_MASK_CS23", REG_MMIO, 0x0166, 0, &mmMMEA0_ADDRDEC0_ADDR_MASK_CS23[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_CS23)/sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01", REG_MMIO, 0x0167, 0, &mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01)/sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23", REG_MMIO, 0x0168, 0, &mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23)/sizeof(mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_CFG_CS01", REG_MMIO, 0x0169, 0, &mmMMEA0_ADDRDEC0_ADDR_CFG_CS01[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_CFG_CS01)/sizeof(mmMMEA0_ADDRDEC0_ADDR_CFG_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_CFG_CS23", REG_MMIO, 0x016a, 0, &mmMMEA0_ADDRDEC0_ADDR_CFG_CS23[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_CFG_CS23)/sizeof(mmMMEA0_ADDRDEC0_ADDR_CFG_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_SEL_CS01", REG_MMIO, 0x016b, 0, &mmMMEA0_ADDRDEC0_ADDR_SEL_CS01[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_SEL_CS01)/sizeof(mmMMEA0_ADDRDEC0_ADDR_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_ADDR_SEL_CS23", REG_MMIO, 0x016c, 0, &mmMMEA0_ADDRDEC0_ADDR_SEL_CS23[0], sizeof(mmMMEA0_ADDRDEC0_ADDR_SEL_CS23)/sizeof(mmMMEA0_ADDRDEC0_ADDR_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01", REG_MMIO, 0x016d, 0, &mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01[0], sizeof(mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01)/sizeof(mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23", REG_MMIO, 0x016e, 0, &mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23[0], sizeof(mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23)/sizeof(mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01", REG_MMIO, 0x016f, 0, &mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01[0], sizeof(mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01)/sizeof(mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23", REG_MMIO, 0x0170, 0, &mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23[0], sizeof(mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23)/sizeof(mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_RM_SEL_CS01", REG_MMIO, 0x0171, 0, &mmMMEA0_ADDRDEC0_RM_SEL_CS01[0], sizeof(mmMMEA0_ADDRDEC0_RM_SEL_CS01)/sizeof(mmMMEA0_ADDRDEC0_RM_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_RM_SEL_CS23", REG_MMIO, 0x0172, 0, &mmMMEA0_ADDRDEC0_RM_SEL_CS23[0], sizeof(mmMMEA0_ADDRDEC0_RM_SEL_CS23)/sizeof(mmMMEA0_ADDRDEC0_RM_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_RM_SEL_SECCS01", REG_MMIO, 0x0173, 0, &mmMMEA0_ADDRDEC0_RM_SEL_SECCS01[0], sizeof(mmMMEA0_ADDRDEC0_RM_SEL_SECCS01)/sizeof(mmMMEA0_ADDRDEC0_RM_SEL_SECCS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC0_RM_SEL_SECCS23", REG_MMIO, 0x0174, 0, &mmMMEA0_ADDRDEC0_RM_SEL_SECCS23[0], sizeof(mmMMEA0_ADDRDEC0_RM_SEL_SECCS23)/sizeof(mmMMEA0_ADDRDEC0_RM_SEL_SECCS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_CS0", REG_MMIO, 0x0175, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_CS0[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS0)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_CS1", REG_MMIO, 0x0176, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_CS1[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS1)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_CS2", REG_MMIO, 0x0177, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_CS2[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS2)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_CS3", REG_MMIO, 0x0178, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_CS3[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS3)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_CS3[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0", REG_MMIO, 0x0179, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1", REG_MMIO, 0x017a, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2", REG_MMIO, 0x017b, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3", REG_MMIO, 0x017c, 0, &mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3[0], sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3)/sizeof(mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_MASK_CS01", REG_MMIO, 0x017d, 0, &mmMMEA0_ADDRDEC1_ADDR_MASK_CS01[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_CS01)/sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_MASK_CS23", REG_MMIO, 0x017e, 0, &mmMMEA0_ADDRDEC1_ADDR_MASK_CS23[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_CS23)/sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01", REG_MMIO, 0x017f, 0, &mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01)/sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23", REG_MMIO, 0x0180, 0, &mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23)/sizeof(mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_CFG_CS01", REG_MMIO, 0x0181, 0, &mmMMEA0_ADDRDEC1_ADDR_CFG_CS01[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_CFG_CS01)/sizeof(mmMMEA0_ADDRDEC1_ADDR_CFG_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_CFG_CS23", REG_MMIO, 0x0182, 0, &mmMMEA0_ADDRDEC1_ADDR_CFG_CS23[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_CFG_CS23)/sizeof(mmMMEA0_ADDRDEC1_ADDR_CFG_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_SEL_CS01", REG_MMIO, 0x0183, 0, &mmMMEA0_ADDRDEC1_ADDR_SEL_CS01[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_SEL_CS01)/sizeof(mmMMEA0_ADDRDEC1_ADDR_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_ADDR_SEL_CS23", REG_MMIO, 0x0184, 0, &mmMMEA0_ADDRDEC1_ADDR_SEL_CS23[0], sizeof(mmMMEA0_ADDRDEC1_ADDR_SEL_CS23)/sizeof(mmMMEA0_ADDRDEC1_ADDR_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01", REG_MMIO, 0x0185, 0, &mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01[0], sizeof(mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01)/sizeof(mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23", REG_MMIO, 0x0186, 0, &mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23[0], sizeof(mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23)/sizeof(mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01", REG_MMIO, 0x0187, 0, &mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01[0], sizeof(mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01)/sizeof(mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23", REG_MMIO, 0x0188, 0, &mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23[0], sizeof(mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23)/sizeof(mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_RM_SEL_CS01", REG_MMIO, 0x0189, 0, &mmMMEA0_ADDRDEC1_RM_SEL_CS01[0], sizeof(mmMMEA0_ADDRDEC1_RM_SEL_CS01)/sizeof(mmMMEA0_ADDRDEC1_RM_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_RM_SEL_CS23", REG_MMIO, 0x018a, 0, &mmMMEA0_ADDRDEC1_RM_SEL_CS23[0], sizeof(mmMMEA0_ADDRDEC1_RM_SEL_CS23)/sizeof(mmMMEA0_ADDRDEC1_RM_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_RM_SEL_SECCS01", REG_MMIO, 0x018b, 0, &mmMMEA0_ADDRDEC1_RM_SEL_SECCS01[0], sizeof(mmMMEA0_ADDRDEC1_RM_SEL_SECCS01)/sizeof(mmMMEA0_ADDRDEC1_RM_SEL_SECCS01[0]), 0, 0 },
	{ "mmMMEA0_ADDRDEC1_RM_SEL_SECCS23", REG_MMIO, 0x018c, 0, &mmMMEA0_ADDRDEC1_RM_SEL_SECCS23[0], sizeof(mmMMEA0_ADDRDEC1_RM_SEL_SECCS23)/sizeof(mmMMEA0_ADDRDEC1_RM_SEL_SECCS23[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_CLI2GRP_MAP0", REG_MMIO, 0x01d5, 0, &mmMMEA0_IO_RD_CLI2GRP_MAP0[0], sizeof(mmMMEA0_IO_RD_CLI2GRP_MAP0)/sizeof(mmMMEA0_IO_RD_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_CLI2GRP_MAP1", REG_MMIO, 0x01d6, 0, &mmMMEA0_IO_RD_CLI2GRP_MAP1[0], sizeof(mmMMEA0_IO_RD_CLI2GRP_MAP1)/sizeof(mmMMEA0_IO_RD_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_CLI2GRP_MAP0", REG_MMIO, 0x01d7, 0, &mmMMEA0_IO_WR_CLI2GRP_MAP0[0], sizeof(mmMMEA0_IO_WR_CLI2GRP_MAP0)/sizeof(mmMMEA0_IO_WR_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_CLI2GRP_MAP1", REG_MMIO, 0x01d8, 0, &mmMMEA0_IO_WR_CLI2GRP_MAP1[0], sizeof(mmMMEA0_IO_WR_CLI2GRP_MAP1)/sizeof(mmMMEA0_IO_WR_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_COMBINE_FLUSH", REG_MMIO, 0x01d9, 0, &mmMMEA0_IO_RD_COMBINE_FLUSH[0], sizeof(mmMMEA0_IO_RD_COMBINE_FLUSH)/sizeof(mmMMEA0_IO_RD_COMBINE_FLUSH[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_COMBINE_FLUSH", REG_MMIO, 0x01da, 0, &mmMMEA0_IO_WR_COMBINE_FLUSH[0], sizeof(mmMMEA0_IO_WR_COMBINE_FLUSH)/sizeof(mmMMEA0_IO_WR_COMBINE_FLUSH[0]), 0, 0 },
	{ "mmMMEA0_IO_GROUP_BURST", REG_MMIO, 0x01db, 0, &mmMMEA0_IO_GROUP_BURST[0], sizeof(mmMMEA0_IO_GROUP_BURST)/sizeof(mmMMEA0_IO_GROUP_BURST[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_AGE", REG_MMIO, 0x01dc, 0, &mmMMEA0_IO_RD_PRI_AGE[0], sizeof(mmMMEA0_IO_RD_PRI_AGE)/sizeof(mmMMEA0_IO_RD_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_AGE", REG_MMIO, 0x01dd, 0, &mmMMEA0_IO_WR_PRI_AGE[0], sizeof(mmMMEA0_IO_WR_PRI_AGE)/sizeof(mmMMEA0_IO_WR_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_QUEUING", REG_MMIO, 0x01de, 0, &mmMMEA0_IO_RD_PRI_QUEUING[0], sizeof(mmMMEA0_IO_RD_PRI_QUEUING)/sizeof(mmMMEA0_IO_RD_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_QUEUING", REG_MMIO, 0x01df, 0, &mmMMEA0_IO_WR_PRI_QUEUING[0], sizeof(mmMMEA0_IO_WR_PRI_QUEUING)/sizeof(mmMMEA0_IO_WR_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_FIXED", REG_MMIO, 0x01e0, 0, &mmMMEA0_IO_RD_PRI_FIXED[0], sizeof(mmMMEA0_IO_RD_PRI_FIXED)/sizeof(mmMMEA0_IO_RD_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_FIXED", REG_MMIO, 0x01e1, 0, &mmMMEA0_IO_WR_PRI_FIXED[0], sizeof(mmMMEA0_IO_WR_PRI_FIXED)/sizeof(mmMMEA0_IO_WR_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_URGENCY", REG_MMIO, 0x01e2, 0, &mmMMEA0_IO_RD_PRI_URGENCY[0], sizeof(mmMMEA0_IO_RD_PRI_URGENCY)/sizeof(mmMMEA0_IO_RD_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_URGENCY", REG_MMIO, 0x01e3, 0, &mmMMEA0_IO_WR_PRI_URGENCY[0], sizeof(mmMMEA0_IO_WR_PRI_URGENCY)/sizeof(mmMMEA0_IO_WR_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_URGENCY_MASK", REG_MMIO, 0x01e4, 0, &mmMMEA0_IO_RD_PRI_URGENCY_MASK[0], sizeof(mmMMEA0_IO_RD_PRI_URGENCY_MASK)/sizeof(mmMMEA0_IO_RD_PRI_URGENCY_MASK[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_URGENCY_MASK", REG_MMIO, 0x01e5, 0, &mmMMEA0_IO_WR_PRI_URGENCY_MASK[0], sizeof(mmMMEA0_IO_WR_PRI_URGENCY_MASK)/sizeof(mmMMEA0_IO_WR_PRI_URGENCY_MASK[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_QUANT_PRI1", REG_MMIO, 0x01e6, 0, &mmMMEA0_IO_RD_PRI_QUANT_PRI1[0], sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI1)/sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_QUANT_PRI2", REG_MMIO, 0x01e7, 0, &mmMMEA0_IO_RD_PRI_QUANT_PRI2[0], sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI2)/sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA0_IO_RD_PRI_QUANT_PRI3", REG_MMIO, 0x01e8, 0, &mmMMEA0_IO_RD_PRI_QUANT_PRI3[0], sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI3)/sizeof(mmMMEA0_IO_RD_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_QUANT_PRI1", REG_MMIO, 0x01e9, 0, &mmMMEA0_IO_WR_PRI_QUANT_PRI1[0], sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI1)/sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_QUANT_PRI2", REG_MMIO, 0x01ea, 0, &mmMMEA0_IO_WR_PRI_QUANT_PRI2[0], sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI2)/sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA0_IO_WR_PRI_QUANT_PRI3", REG_MMIO, 0x01eb, 0, &mmMMEA0_IO_WR_PRI_QUANT_PRI3[0], sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI3)/sizeof(mmMMEA0_IO_WR_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA0_SDP_ARB_DRAM", REG_MMIO, 0x01ec, 0, &mmMMEA0_SDP_ARB_DRAM[0], sizeof(mmMMEA0_SDP_ARB_DRAM)/sizeof(mmMMEA0_SDP_ARB_DRAM[0]), 0, 0 },
	{ "mmMMEA0_SDP_ARB_FINAL", REG_MMIO, 0x01ee, 0, &mmMMEA0_SDP_ARB_FINAL[0], sizeof(mmMMEA0_SDP_ARB_FINAL)/sizeof(mmMMEA0_SDP_ARB_FINAL[0]), 0, 0 },
	{ "mmMMEA0_SDP_DRAM_PRIORITY", REG_MMIO, 0x01ef, 0, &mmMMEA0_SDP_DRAM_PRIORITY[0], sizeof(mmMMEA0_SDP_DRAM_PRIORITY)/sizeof(mmMMEA0_SDP_DRAM_PRIORITY[0]), 0, 0 },
	{ "mmMMEA0_SDP_IO_PRIORITY", REG_MMIO, 0x01f1, 0, &mmMMEA0_SDP_IO_PRIORITY[0], sizeof(mmMMEA0_SDP_IO_PRIORITY)/sizeof(mmMMEA0_SDP_IO_PRIORITY[0]), 0, 0 },
	{ "mmMMEA0_SDP_CREDITS", REG_MMIO, 0x01f2, 0, &mmMMEA0_SDP_CREDITS[0], sizeof(mmMMEA0_SDP_CREDITS)/sizeof(mmMMEA0_SDP_CREDITS[0]), 0, 0 },
	{ "mmMMEA0_SDP_TAG_RESERVE0", REG_MMIO, 0x01f3, 0, &mmMMEA0_SDP_TAG_RESERVE0[0], sizeof(mmMMEA0_SDP_TAG_RESERVE0)/sizeof(mmMMEA0_SDP_TAG_RESERVE0[0]), 0, 0 },
	{ "mmMMEA0_SDP_TAG_RESERVE1", REG_MMIO, 0x01f4, 0, &mmMMEA0_SDP_TAG_RESERVE1[0], sizeof(mmMMEA0_SDP_TAG_RESERVE1)/sizeof(mmMMEA0_SDP_TAG_RESERVE1[0]), 0, 0 },
	{ "mmMMEA0_SDP_VCC_RESERVE0", REG_MMIO, 0x01f5, 0, &mmMMEA0_SDP_VCC_RESERVE0[0], sizeof(mmMMEA0_SDP_VCC_RESERVE0)/sizeof(mmMMEA0_SDP_VCC_RESERVE0[0]), 0, 0 },
	{ "mmMMEA0_SDP_VCC_RESERVE1", REG_MMIO, 0x01f6, 0, &mmMMEA0_SDP_VCC_RESERVE1[0], sizeof(mmMMEA0_SDP_VCC_RESERVE1)/sizeof(mmMMEA0_SDP_VCC_RESERVE1[0]), 0, 0 },
	{ "mmMMEA0_SDP_VCD_RESERVE0", REG_MMIO, 0x01f7, 0, &mmMMEA0_SDP_VCD_RESERVE0[0], sizeof(mmMMEA0_SDP_VCD_RESERVE0)/sizeof(mmMMEA0_SDP_VCD_RESERVE0[0]), 0, 0 },
	{ "mmMMEA0_SDP_VCD_RESERVE1", REG_MMIO, 0x01f8, 0, &mmMMEA0_SDP_VCD_RESERVE1[0], sizeof(mmMMEA0_SDP_VCD_RESERVE1)/sizeof(mmMMEA0_SDP_VCD_RESERVE1[0]), 0, 0 },
	{ "mmMMEA0_SDP_REQ_CNTL", REG_MMIO, 0x01f9, 0, &mmMMEA0_SDP_REQ_CNTL[0], sizeof(mmMMEA0_SDP_REQ_CNTL)/sizeof(mmMMEA0_SDP_REQ_CNTL[0]), 0, 0 },
	{ "mmMMEA0_MISC", REG_MMIO, 0x01fa, 0, &mmMMEA0_MISC[0], sizeof(mmMMEA0_MISC)/sizeof(mmMMEA0_MISC[0]), 0, 0 },
	{ "mmMMEA0_LATENCY_SAMPLING", REG_MMIO, 0x01fb, 0, &mmMMEA0_LATENCY_SAMPLING[0], sizeof(mmMMEA0_LATENCY_SAMPLING)/sizeof(mmMMEA0_LATENCY_SAMPLING[0]), 0, 0 },
	{ "mmMMEA0_PERFCOUNTER_LO", REG_MMIO, 0x01fc, 0, &mmMMEA0_PERFCOUNTER_LO[0], sizeof(mmMMEA0_PERFCOUNTER_LO)/sizeof(mmMMEA0_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMMEA0_PERFCOUNTER_HI", REG_MMIO, 0x01fd, 0, &mmMMEA0_PERFCOUNTER_HI[0], sizeof(mmMMEA0_PERFCOUNTER_HI)/sizeof(mmMMEA0_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMMEA0_PERFCOUNTER0_CFG", REG_MMIO, 0x01fe, 0, &mmMMEA0_PERFCOUNTER0_CFG[0], sizeof(mmMMEA0_PERFCOUNTER0_CFG)/sizeof(mmMMEA0_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMMEA0_PERFCOUNTER1_CFG", REG_MMIO, 0x01ff, 0, &mmMMEA0_PERFCOUNTER1_CFG[0], sizeof(mmMMEA0_PERFCOUNTER1_CFG)/sizeof(mmMMEA0_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMMEA0_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x0200, 0, &mmMMEA0_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMMEA0_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMMEA0_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMMEA0_EDC_CNT", REG_MMIO, 0x0206, 0, &mmMMEA0_EDC_CNT[0], sizeof(mmMMEA0_EDC_CNT)/sizeof(mmMMEA0_EDC_CNT[0]), 0, 0 },
	{ "mmMMEA0_EDC_CNT2", REG_MMIO, 0x0207, 0, &mmMMEA0_EDC_CNT2[0], sizeof(mmMMEA0_EDC_CNT2)/sizeof(mmMMEA0_EDC_CNT2[0]), 0, 0 },
	{ "mmMMEA0_DSM_CNTL", REG_MMIO, 0x0208, 0, &mmMMEA0_DSM_CNTL[0], sizeof(mmMMEA0_DSM_CNTL)/sizeof(mmMMEA0_DSM_CNTL[0]), 0, 0 },
	{ "mmMMEA0_DSM_CNTLA", REG_MMIO, 0x0209, 0, &mmMMEA0_DSM_CNTLA[0], sizeof(mmMMEA0_DSM_CNTLA)/sizeof(mmMMEA0_DSM_CNTLA[0]), 0, 0 },
	{ "mmMMEA0_DSM_CNTLB", REG_MMIO, 0x020a, 0, NULL, 0, 0, 0 },
	{ "mmMMEA0_DSM_CNTL2", REG_MMIO, 0x020b, 0, &mmMMEA0_DSM_CNTL2[0], sizeof(mmMMEA0_DSM_CNTL2)/sizeof(mmMMEA0_DSM_CNTL2[0]), 0, 0 },
	{ "mmMMEA0_DSM_CNTL2A", REG_MMIO, 0x020c, 0, &mmMMEA0_DSM_CNTL2A[0], sizeof(mmMMEA0_DSM_CNTL2A)/sizeof(mmMMEA0_DSM_CNTL2A[0]), 0, 0 },
	{ "mmMMEA0_DSM_CNTL2B", REG_MMIO, 0x020d, 0, NULL, 0, 0, 0 },
	{ "mmMMEA0_CGTT_CLK_CTRL", REG_MMIO, 0x020f, 0, &mmMMEA0_CGTT_CLK_CTRL[0], sizeof(mmMMEA0_CGTT_CLK_CTRL)/sizeof(mmMMEA0_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmMMEA0_EDC_MODE", REG_MMIO, 0x0210, 0, &mmMMEA0_EDC_MODE[0], sizeof(mmMMEA0_EDC_MODE)/sizeof(mmMMEA0_EDC_MODE[0]), 0, 0 },
	{ "mmMMEA0_ERR_STATUS", REG_MMIO, 0x0211, 0, &mmMMEA0_ERR_STATUS[0], sizeof(mmMMEA0_ERR_STATUS)/sizeof(mmMMEA0_ERR_STATUS[0]), 0, 0 },
	{ "mmMMEA0_MISC2", REG_MMIO, 0x0212, 0, &mmMMEA0_MISC2[0], sizeof(mmMMEA0_MISC2)/sizeof(mmMMEA0_MISC2[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_CLI2GRP_MAP0", REG_MMIO, 0x0240, 0, &mmMMEA1_DRAM_RD_CLI2GRP_MAP0[0], sizeof(mmMMEA1_DRAM_RD_CLI2GRP_MAP0)/sizeof(mmMMEA1_DRAM_RD_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_CLI2GRP_MAP1", REG_MMIO, 0x0241, 0, &mmMMEA1_DRAM_RD_CLI2GRP_MAP1[0], sizeof(mmMMEA1_DRAM_RD_CLI2GRP_MAP1)/sizeof(mmMMEA1_DRAM_RD_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_CLI2GRP_MAP0", REG_MMIO, 0x0242, 0, &mmMMEA1_DRAM_WR_CLI2GRP_MAP0[0], sizeof(mmMMEA1_DRAM_WR_CLI2GRP_MAP0)/sizeof(mmMMEA1_DRAM_WR_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_CLI2GRP_MAP1", REG_MMIO, 0x0243, 0, &mmMMEA1_DRAM_WR_CLI2GRP_MAP1[0], sizeof(mmMMEA1_DRAM_WR_CLI2GRP_MAP1)/sizeof(mmMMEA1_DRAM_WR_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_GRP2VC_MAP", REG_MMIO, 0x0244, 0, &mmMMEA1_DRAM_RD_GRP2VC_MAP[0], sizeof(mmMMEA1_DRAM_RD_GRP2VC_MAP)/sizeof(mmMMEA1_DRAM_RD_GRP2VC_MAP[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_GRP2VC_MAP", REG_MMIO, 0x0245, 0, &mmMMEA1_DRAM_WR_GRP2VC_MAP[0], sizeof(mmMMEA1_DRAM_WR_GRP2VC_MAP)/sizeof(mmMMEA1_DRAM_WR_GRP2VC_MAP[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_LAZY", REG_MMIO, 0x0246, 0, &mmMMEA1_DRAM_RD_LAZY[0], sizeof(mmMMEA1_DRAM_RD_LAZY)/sizeof(mmMMEA1_DRAM_RD_LAZY[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_LAZY", REG_MMIO, 0x0247, 0, &mmMMEA1_DRAM_WR_LAZY[0], sizeof(mmMMEA1_DRAM_WR_LAZY)/sizeof(mmMMEA1_DRAM_WR_LAZY[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_CAM_CNTL", REG_MMIO, 0x0248, 0, &mmMMEA1_DRAM_RD_CAM_CNTL[0], sizeof(mmMMEA1_DRAM_RD_CAM_CNTL)/sizeof(mmMMEA1_DRAM_RD_CAM_CNTL[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_CAM_CNTL", REG_MMIO, 0x0249, 0, &mmMMEA1_DRAM_WR_CAM_CNTL[0], sizeof(mmMMEA1_DRAM_WR_CAM_CNTL)/sizeof(mmMMEA1_DRAM_WR_CAM_CNTL[0]), 0, 0 },
	{ "mmMMEA1_DRAM_PAGE_BURST", REG_MMIO, 0x024a, 0, &mmMMEA1_DRAM_PAGE_BURST[0], sizeof(mmMMEA1_DRAM_PAGE_BURST)/sizeof(mmMMEA1_DRAM_PAGE_BURST[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_AGE", REG_MMIO, 0x024b, 0, &mmMMEA1_DRAM_RD_PRI_AGE[0], sizeof(mmMMEA1_DRAM_RD_PRI_AGE)/sizeof(mmMMEA1_DRAM_RD_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_AGE", REG_MMIO, 0x024c, 0, &mmMMEA1_DRAM_WR_PRI_AGE[0], sizeof(mmMMEA1_DRAM_WR_PRI_AGE)/sizeof(mmMMEA1_DRAM_WR_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_QUEUING", REG_MMIO, 0x024d, 0, &mmMMEA1_DRAM_RD_PRI_QUEUING[0], sizeof(mmMMEA1_DRAM_RD_PRI_QUEUING)/sizeof(mmMMEA1_DRAM_RD_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_QUEUING", REG_MMIO, 0x024e, 0, &mmMMEA1_DRAM_WR_PRI_QUEUING[0], sizeof(mmMMEA1_DRAM_WR_PRI_QUEUING)/sizeof(mmMMEA1_DRAM_WR_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_FIXED", REG_MMIO, 0x024f, 0, &mmMMEA1_DRAM_RD_PRI_FIXED[0], sizeof(mmMMEA1_DRAM_RD_PRI_FIXED)/sizeof(mmMMEA1_DRAM_RD_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_FIXED", REG_MMIO, 0x0250, 0, &mmMMEA1_DRAM_WR_PRI_FIXED[0], sizeof(mmMMEA1_DRAM_WR_PRI_FIXED)/sizeof(mmMMEA1_DRAM_WR_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_URGENCY", REG_MMIO, 0x0251, 0, &mmMMEA1_DRAM_RD_PRI_URGENCY[0], sizeof(mmMMEA1_DRAM_RD_PRI_URGENCY)/sizeof(mmMMEA1_DRAM_RD_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_URGENCY", REG_MMIO, 0x0252, 0, &mmMMEA1_DRAM_WR_PRI_URGENCY[0], sizeof(mmMMEA1_DRAM_WR_PRI_URGENCY)/sizeof(mmMMEA1_DRAM_WR_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_QUANT_PRI1", REG_MMIO, 0x0253, 0, &mmMMEA1_DRAM_RD_PRI_QUANT_PRI1[0], sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI1)/sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_QUANT_PRI2", REG_MMIO, 0x0254, 0, &mmMMEA1_DRAM_RD_PRI_QUANT_PRI2[0], sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI2)/sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA1_DRAM_RD_PRI_QUANT_PRI3", REG_MMIO, 0x0255, 0, &mmMMEA1_DRAM_RD_PRI_QUANT_PRI3[0], sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI3)/sizeof(mmMMEA1_DRAM_RD_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_QUANT_PRI1", REG_MMIO, 0x0256, 0, &mmMMEA1_DRAM_WR_PRI_QUANT_PRI1[0], sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI1)/sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_QUANT_PRI2", REG_MMIO, 0x0257, 0, &mmMMEA1_DRAM_WR_PRI_QUANT_PRI2[0], sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI2)/sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA1_DRAM_WR_PRI_QUANT_PRI3", REG_MMIO, 0x0258, 0, &mmMMEA1_DRAM_WR_PRI_QUANT_PRI3[0], sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI3)/sizeof(mmMMEA1_DRAM_WR_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORM_BASE_ADDR0", REG_MMIO, 0x0274, 0, &mmMMEA1_ADDRNORM_BASE_ADDR0[0], sizeof(mmMMEA1_ADDRNORM_BASE_ADDR0)/sizeof(mmMMEA1_ADDRNORM_BASE_ADDR0[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORM_LIMIT_ADDR0", REG_MMIO, 0x0275, 0, &mmMMEA1_ADDRNORM_LIMIT_ADDR0[0], sizeof(mmMMEA1_ADDRNORM_LIMIT_ADDR0)/sizeof(mmMMEA1_ADDRNORM_LIMIT_ADDR0[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORM_BASE_ADDR1", REG_MMIO, 0x0276, 0, &mmMMEA1_ADDRNORM_BASE_ADDR1[0], sizeof(mmMMEA1_ADDRNORM_BASE_ADDR1)/sizeof(mmMMEA1_ADDRNORM_BASE_ADDR1[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORM_LIMIT_ADDR1", REG_MMIO, 0x0277, 0, &mmMMEA1_ADDRNORM_LIMIT_ADDR1[0], sizeof(mmMMEA1_ADDRNORM_LIMIT_ADDR1)/sizeof(mmMMEA1_ADDRNORM_LIMIT_ADDR1[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORM_OFFSET_ADDR1", REG_MMIO, 0x0278, 0, &mmMMEA1_ADDRNORM_OFFSET_ADDR1[0], sizeof(mmMMEA1_ADDRNORM_OFFSET_ADDR1)/sizeof(mmMMEA1_ADDRNORM_OFFSET_ADDR1[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORMDRAM_HOLE_CNTL", REG_MMIO, 0x0283, 0, &mmMMEA1_ADDRNORMDRAM_HOLE_CNTL[0], sizeof(mmMMEA1_ADDRNORMDRAM_HOLE_CNTL)/sizeof(mmMMEA1_ADDRNORMDRAM_HOLE_CNTL[0]), 0, 0 },
	{ "mmMMEA1_ADDRNORMDRAM_TRICHANNEL_CFG", REG_MMIO, 0x0285, 0, &mmMMEA1_ADDRNORMDRAM_TRICHANNEL_CFG[0], sizeof(mmMMEA1_ADDRNORMDRAM_TRICHANNEL_CFG)/sizeof(mmMMEA1_ADDRNORMDRAM_TRICHANNEL_CFG[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC_BANK_CFG", REG_MMIO, 0x0287, 0, &mmMMEA1_ADDRDEC_BANK_CFG[0], sizeof(mmMMEA1_ADDRDEC_BANK_CFG)/sizeof(mmMMEA1_ADDRDEC_BANK_CFG[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC_MISC_CFG", REG_MMIO, 0x0288, 0, &mmMMEA1_ADDRDEC_MISC_CFG[0], sizeof(mmMMEA1_ADDRDEC_MISC_CFG)/sizeof(mmMMEA1_ADDRDEC_MISC_CFG[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0", REG_MMIO, 0x0289, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1", REG_MMIO, 0x028a, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2", REG_MMIO, 0x028b, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3", REG_MMIO, 0x028c, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4", REG_MMIO, 0x028d, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC", REG_MMIO, 0x028e, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2", REG_MMIO, 0x028f, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0", REG_MMIO, 0x0290, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1", REG_MMIO, 0x0291, 0, &mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1[0], sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1)/sizeof(mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE", REG_MMIO, 0x0292, 0, &mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE[0], sizeof(mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE)/sizeof(mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_CS0", REG_MMIO, 0x029d, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_CS0[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS0)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_CS1", REG_MMIO, 0x029e, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_CS1[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS1)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_CS2", REG_MMIO, 0x029f, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_CS2[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS2)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_CS3", REG_MMIO, 0x02a0, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_CS3[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS3)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_CS3[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0", REG_MMIO, 0x02a1, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1", REG_MMIO, 0x02a2, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2", REG_MMIO, 0x02a3, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3", REG_MMIO, 0x02a4, 0, &mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3[0], sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3)/sizeof(mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_MASK_CS01", REG_MMIO, 0x02a5, 0, &mmMMEA1_ADDRDEC0_ADDR_MASK_CS01[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_CS01)/sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_MASK_CS23", REG_MMIO, 0x02a6, 0, &mmMMEA1_ADDRDEC0_ADDR_MASK_CS23[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_CS23)/sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01", REG_MMIO, 0x02a7, 0, &mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01)/sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23", REG_MMIO, 0x02a8, 0, &mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23)/sizeof(mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_CFG_CS01", REG_MMIO, 0x02a9, 0, &mmMMEA1_ADDRDEC0_ADDR_CFG_CS01[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_CFG_CS01)/sizeof(mmMMEA1_ADDRDEC0_ADDR_CFG_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_CFG_CS23", REG_MMIO, 0x02aa, 0, &mmMMEA1_ADDRDEC0_ADDR_CFG_CS23[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_CFG_CS23)/sizeof(mmMMEA1_ADDRDEC0_ADDR_CFG_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_SEL_CS01", REG_MMIO, 0x02ab, 0, &mmMMEA1_ADDRDEC0_ADDR_SEL_CS01[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_SEL_CS01)/sizeof(mmMMEA1_ADDRDEC0_ADDR_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_ADDR_SEL_CS23", REG_MMIO, 0x02ac, 0, &mmMMEA1_ADDRDEC0_ADDR_SEL_CS23[0], sizeof(mmMMEA1_ADDRDEC0_ADDR_SEL_CS23)/sizeof(mmMMEA1_ADDRDEC0_ADDR_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01", REG_MMIO, 0x02ad, 0, &mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01[0], sizeof(mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01)/sizeof(mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23", REG_MMIO, 0x02ae, 0, &mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23[0], sizeof(mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23)/sizeof(mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01", REG_MMIO, 0x02af, 0, &mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01[0], sizeof(mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01)/sizeof(mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23", REG_MMIO, 0x02b0, 0, &mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23[0], sizeof(mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23)/sizeof(mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_RM_SEL_CS01", REG_MMIO, 0x02b1, 0, &mmMMEA1_ADDRDEC0_RM_SEL_CS01[0], sizeof(mmMMEA1_ADDRDEC0_RM_SEL_CS01)/sizeof(mmMMEA1_ADDRDEC0_RM_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_RM_SEL_CS23", REG_MMIO, 0x02b2, 0, &mmMMEA1_ADDRDEC0_RM_SEL_CS23[0], sizeof(mmMMEA1_ADDRDEC0_RM_SEL_CS23)/sizeof(mmMMEA1_ADDRDEC0_RM_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_RM_SEL_SECCS01", REG_MMIO, 0x02b3, 0, &mmMMEA1_ADDRDEC0_RM_SEL_SECCS01[0], sizeof(mmMMEA1_ADDRDEC0_RM_SEL_SECCS01)/sizeof(mmMMEA1_ADDRDEC0_RM_SEL_SECCS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC0_RM_SEL_SECCS23", REG_MMIO, 0x02b4, 0, &mmMMEA1_ADDRDEC0_RM_SEL_SECCS23[0], sizeof(mmMMEA1_ADDRDEC0_RM_SEL_SECCS23)/sizeof(mmMMEA1_ADDRDEC0_RM_SEL_SECCS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_CS0", REG_MMIO, 0x02b5, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_CS0[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS0)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_CS1", REG_MMIO, 0x02b6, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_CS1[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS1)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_CS2", REG_MMIO, 0x02b7, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_CS2[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS2)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_CS3", REG_MMIO, 0x02b8, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_CS3[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS3)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_CS3[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0", REG_MMIO, 0x02b9, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1", REG_MMIO, 0x02ba, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2", REG_MMIO, 0x02bb, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3", REG_MMIO, 0x02bc, 0, &mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3[0], sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3)/sizeof(mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_MASK_CS01", REG_MMIO, 0x02bd, 0, &mmMMEA1_ADDRDEC1_ADDR_MASK_CS01[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_CS01)/sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_MASK_CS23", REG_MMIO, 0x02be, 0, &mmMMEA1_ADDRDEC1_ADDR_MASK_CS23[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_CS23)/sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01", REG_MMIO, 0x02bf, 0, &mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01)/sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23", REG_MMIO, 0x02c0, 0, &mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23)/sizeof(mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_CFG_CS01", REG_MMIO, 0x02c1, 0, &mmMMEA1_ADDRDEC1_ADDR_CFG_CS01[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_CFG_CS01)/sizeof(mmMMEA1_ADDRDEC1_ADDR_CFG_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_CFG_CS23", REG_MMIO, 0x02c2, 0, &mmMMEA1_ADDRDEC1_ADDR_CFG_CS23[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_CFG_CS23)/sizeof(mmMMEA1_ADDRDEC1_ADDR_CFG_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_SEL_CS01", REG_MMIO, 0x02c3, 0, &mmMMEA1_ADDRDEC1_ADDR_SEL_CS01[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_SEL_CS01)/sizeof(mmMMEA1_ADDRDEC1_ADDR_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_ADDR_SEL_CS23", REG_MMIO, 0x02c4, 0, &mmMMEA1_ADDRDEC1_ADDR_SEL_CS23[0], sizeof(mmMMEA1_ADDRDEC1_ADDR_SEL_CS23)/sizeof(mmMMEA1_ADDRDEC1_ADDR_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01", REG_MMIO, 0x02c5, 0, &mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01[0], sizeof(mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01)/sizeof(mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23", REG_MMIO, 0x02c6, 0, &mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23[0], sizeof(mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23)/sizeof(mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01", REG_MMIO, 0x02c7, 0, &mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01[0], sizeof(mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01)/sizeof(mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23", REG_MMIO, 0x02c8, 0, &mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23[0], sizeof(mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23)/sizeof(mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_RM_SEL_CS01", REG_MMIO, 0x02c9, 0, &mmMMEA1_ADDRDEC1_RM_SEL_CS01[0], sizeof(mmMMEA1_ADDRDEC1_RM_SEL_CS01)/sizeof(mmMMEA1_ADDRDEC1_RM_SEL_CS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_RM_SEL_CS23", REG_MMIO, 0x02ca, 0, &mmMMEA1_ADDRDEC1_RM_SEL_CS23[0], sizeof(mmMMEA1_ADDRDEC1_RM_SEL_CS23)/sizeof(mmMMEA1_ADDRDEC1_RM_SEL_CS23[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_RM_SEL_SECCS01", REG_MMIO, 0x02cb, 0, &mmMMEA1_ADDRDEC1_RM_SEL_SECCS01[0], sizeof(mmMMEA1_ADDRDEC1_RM_SEL_SECCS01)/sizeof(mmMMEA1_ADDRDEC1_RM_SEL_SECCS01[0]), 0, 0 },
	{ "mmMMEA1_ADDRDEC1_RM_SEL_SECCS23", REG_MMIO, 0x02cc, 0, &mmMMEA1_ADDRDEC1_RM_SEL_SECCS23[0], sizeof(mmMMEA1_ADDRDEC1_RM_SEL_SECCS23)/sizeof(mmMMEA1_ADDRDEC1_RM_SEL_SECCS23[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_CLI2GRP_MAP0", REG_MMIO, 0x0315, 0, &mmMMEA1_IO_RD_CLI2GRP_MAP0[0], sizeof(mmMMEA1_IO_RD_CLI2GRP_MAP0)/sizeof(mmMMEA1_IO_RD_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_CLI2GRP_MAP1", REG_MMIO, 0x0316, 0, &mmMMEA1_IO_RD_CLI2GRP_MAP1[0], sizeof(mmMMEA1_IO_RD_CLI2GRP_MAP1)/sizeof(mmMMEA1_IO_RD_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_CLI2GRP_MAP0", REG_MMIO, 0x0317, 0, &mmMMEA1_IO_WR_CLI2GRP_MAP0[0], sizeof(mmMMEA1_IO_WR_CLI2GRP_MAP0)/sizeof(mmMMEA1_IO_WR_CLI2GRP_MAP0[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_CLI2GRP_MAP1", REG_MMIO, 0x0318, 0, &mmMMEA1_IO_WR_CLI2GRP_MAP1[0], sizeof(mmMMEA1_IO_WR_CLI2GRP_MAP1)/sizeof(mmMMEA1_IO_WR_CLI2GRP_MAP1[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_COMBINE_FLUSH", REG_MMIO, 0x0319, 0, &mmMMEA1_IO_RD_COMBINE_FLUSH[0], sizeof(mmMMEA1_IO_RD_COMBINE_FLUSH)/sizeof(mmMMEA1_IO_RD_COMBINE_FLUSH[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_COMBINE_FLUSH", REG_MMIO, 0x031a, 0, &mmMMEA1_IO_WR_COMBINE_FLUSH[0], sizeof(mmMMEA1_IO_WR_COMBINE_FLUSH)/sizeof(mmMMEA1_IO_WR_COMBINE_FLUSH[0]), 0, 0 },
	{ "mmMMEA1_IO_GROUP_BURST", REG_MMIO, 0x031b, 0, &mmMMEA1_IO_GROUP_BURST[0], sizeof(mmMMEA1_IO_GROUP_BURST)/sizeof(mmMMEA1_IO_GROUP_BURST[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_AGE", REG_MMIO, 0x031c, 0, &mmMMEA1_IO_RD_PRI_AGE[0], sizeof(mmMMEA1_IO_RD_PRI_AGE)/sizeof(mmMMEA1_IO_RD_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_AGE", REG_MMIO, 0x031d, 0, &mmMMEA1_IO_WR_PRI_AGE[0], sizeof(mmMMEA1_IO_WR_PRI_AGE)/sizeof(mmMMEA1_IO_WR_PRI_AGE[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_QUEUING", REG_MMIO, 0x031e, 0, &mmMMEA1_IO_RD_PRI_QUEUING[0], sizeof(mmMMEA1_IO_RD_PRI_QUEUING)/sizeof(mmMMEA1_IO_RD_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_QUEUING", REG_MMIO, 0x031f, 0, &mmMMEA1_IO_WR_PRI_QUEUING[0], sizeof(mmMMEA1_IO_WR_PRI_QUEUING)/sizeof(mmMMEA1_IO_WR_PRI_QUEUING[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_FIXED", REG_MMIO, 0x0320, 0, &mmMMEA1_IO_RD_PRI_FIXED[0], sizeof(mmMMEA1_IO_RD_PRI_FIXED)/sizeof(mmMMEA1_IO_RD_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_FIXED", REG_MMIO, 0x0321, 0, &mmMMEA1_IO_WR_PRI_FIXED[0], sizeof(mmMMEA1_IO_WR_PRI_FIXED)/sizeof(mmMMEA1_IO_WR_PRI_FIXED[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_URGENCY", REG_MMIO, 0x0322, 0, &mmMMEA1_IO_RD_PRI_URGENCY[0], sizeof(mmMMEA1_IO_RD_PRI_URGENCY)/sizeof(mmMMEA1_IO_RD_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_URGENCY", REG_MMIO, 0x0323, 0, &mmMMEA1_IO_WR_PRI_URGENCY[0], sizeof(mmMMEA1_IO_WR_PRI_URGENCY)/sizeof(mmMMEA1_IO_WR_PRI_URGENCY[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_URGENCY_MASK", REG_MMIO, 0x0324, 0, &mmMMEA1_IO_RD_PRI_URGENCY_MASK[0], sizeof(mmMMEA1_IO_RD_PRI_URGENCY_MASK)/sizeof(mmMMEA1_IO_RD_PRI_URGENCY_MASK[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_URGENCY_MASK", REG_MMIO, 0x0325, 0, &mmMMEA1_IO_WR_PRI_URGENCY_MASK[0], sizeof(mmMMEA1_IO_WR_PRI_URGENCY_MASK)/sizeof(mmMMEA1_IO_WR_PRI_URGENCY_MASK[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_QUANT_PRI1", REG_MMIO, 0x0326, 0, &mmMMEA1_IO_RD_PRI_QUANT_PRI1[0], sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI1)/sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_QUANT_PRI2", REG_MMIO, 0x0327, 0, &mmMMEA1_IO_RD_PRI_QUANT_PRI2[0], sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI2)/sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA1_IO_RD_PRI_QUANT_PRI3", REG_MMIO, 0x0328, 0, &mmMMEA1_IO_RD_PRI_QUANT_PRI3[0], sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI3)/sizeof(mmMMEA1_IO_RD_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_QUANT_PRI1", REG_MMIO, 0x0329, 0, &mmMMEA1_IO_WR_PRI_QUANT_PRI1[0], sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI1)/sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI1[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_QUANT_PRI2", REG_MMIO, 0x032a, 0, &mmMMEA1_IO_WR_PRI_QUANT_PRI2[0], sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI2)/sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI2[0]), 0, 0 },
	{ "mmMMEA1_IO_WR_PRI_QUANT_PRI3", REG_MMIO, 0x032b, 0, &mmMMEA1_IO_WR_PRI_QUANT_PRI3[0], sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI3)/sizeof(mmMMEA1_IO_WR_PRI_QUANT_PRI3[0]), 0, 0 },
	{ "mmMMEA1_SDP_ARB_DRAM", REG_MMIO, 0x032c, 0, &mmMMEA1_SDP_ARB_DRAM[0], sizeof(mmMMEA1_SDP_ARB_DRAM)/sizeof(mmMMEA1_SDP_ARB_DRAM[0]), 0, 0 },
	{ "mmMMEA1_SDP_ARB_FINAL", REG_MMIO, 0x032e, 0, &mmMMEA1_SDP_ARB_FINAL[0], sizeof(mmMMEA1_SDP_ARB_FINAL)/sizeof(mmMMEA1_SDP_ARB_FINAL[0]), 0, 0 },
	{ "mmMMEA1_SDP_DRAM_PRIORITY", REG_MMIO, 0x032f, 0, &mmMMEA1_SDP_DRAM_PRIORITY[0], sizeof(mmMMEA1_SDP_DRAM_PRIORITY)/sizeof(mmMMEA1_SDP_DRAM_PRIORITY[0]), 0, 0 },
	{ "mmMMEA1_SDP_IO_PRIORITY", REG_MMIO, 0x0331, 0, &mmMMEA1_SDP_IO_PRIORITY[0], sizeof(mmMMEA1_SDP_IO_PRIORITY)/sizeof(mmMMEA1_SDP_IO_PRIORITY[0]), 0, 0 },
	{ "mmMMEA1_SDP_CREDITS", REG_MMIO, 0x0332, 0, &mmMMEA1_SDP_CREDITS[0], sizeof(mmMMEA1_SDP_CREDITS)/sizeof(mmMMEA1_SDP_CREDITS[0]), 0, 0 },
	{ "mmMMEA1_SDP_TAG_RESERVE0", REG_MMIO, 0x0333, 0, &mmMMEA1_SDP_TAG_RESERVE0[0], sizeof(mmMMEA1_SDP_TAG_RESERVE0)/sizeof(mmMMEA1_SDP_TAG_RESERVE0[0]), 0, 0 },
	{ "mmMMEA1_SDP_TAG_RESERVE1", REG_MMIO, 0x0334, 0, &mmMMEA1_SDP_TAG_RESERVE1[0], sizeof(mmMMEA1_SDP_TAG_RESERVE1)/sizeof(mmMMEA1_SDP_TAG_RESERVE1[0]), 0, 0 },
	{ "mmMMEA1_SDP_VCC_RESERVE0", REG_MMIO, 0x0335, 0, &mmMMEA1_SDP_VCC_RESERVE0[0], sizeof(mmMMEA1_SDP_VCC_RESERVE0)/sizeof(mmMMEA1_SDP_VCC_RESERVE0[0]), 0, 0 },
	{ "mmMMEA1_SDP_VCC_RESERVE1", REG_MMIO, 0x0336, 0, &mmMMEA1_SDP_VCC_RESERVE1[0], sizeof(mmMMEA1_SDP_VCC_RESERVE1)/sizeof(mmMMEA1_SDP_VCC_RESERVE1[0]), 0, 0 },
	{ "mmMMEA1_SDP_VCD_RESERVE0", REG_MMIO, 0x0337, 0, &mmMMEA1_SDP_VCD_RESERVE0[0], sizeof(mmMMEA1_SDP_VCD_RESERVE0)/sizeof(mmMMEA1_SDP_VCD_RESERVE0[0]), 0, 0 },
	{ "mmMMEA1_SDP_VCD_RESERVE1", REG_MMIO, 0x0338, 0, &mmMMEA1_SDP_VCD_RESERVE1[0], sizeof(mmMMEA1_SDP_VCD_RESERVE1)/sizeof(mmMMEA1_SDP_VCD_RESERVE1[0]), 0, 0 },
	{ "mmMMEA1_SDP_REQ_CNTL", REG_MMIO, 0x0339, 0, &mmMMEA1_SDP_REQ_CNTL[0], sizeof(mmMMEA1_SDP_REQ_CNTL)/sizeof(mmMMEA1_SDP_REQ_CNTL[0]), 0, 0 },
	{ "mmMMEA1_MISC", REG_MMIO, 0x033a, 0, &mmMMEA1_MISC[0], sizeof(mmMMEA1_MISC)/sizeof(mmMMEA1_MISC[0]), 0, 0 },
	{ "mmMMEA1_LATENCY_SAMPLING", REG_MMIO, 0x033b, 0, &mmMMEA1_LATENCY_SAMPLING[0], sizeof(mmMMEA1_LATENCY_SAMPLING)/sizeof(mmMMEA1_LATENCY_SAMPLING[0]), 0, 0 },
	{ "mmMMEA1_PERFCOUNTER_LO", REG_MMIO, 0x033c, 0, &mmMMEA1_PERFCOUNTER_LO[0], sizeof(mmMMEA1_PERFCOUNTER_LO)/sizeof(mmMMEA1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMMEA1_PERFCOUNTER_HI", REG_MMIO, 0x033d, 0, &mmMMEA1_PERFCOUNTER_HI[0], sizeof(mmMMEA1_PERFCOUNTER_HI)/sizeof(mmMMEA1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMMEA1_PERFCOUNTER0_CFG", REG_MMIO, 0x033e, 0, &mmMMEA1_PERFCOUNTER0_CFG[0], sizeof(mmMMEA1_PERFCOUNTER0_CFG)/sizeof(mmMMEA1_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMMEA1_PERFCOUNTER1_CFG", REG_MMIO, 0x033f, 0, &mmMMEA1_PERFCOUNTER1_CFG[0], sizeof(mmMMEA1_PERFCOUNTER1_CFG)/sizeof(mmMMEA1_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMMEA1_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x0340, 0, &mmMMEA1_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMMEA1_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMMEA1_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMMEA1_EDC_CNT", REG_MMIO, 0x0346, 0, &mmMMEA1_EDC_CNT[0], sizeof(mmMMEA1_EDC_CNT)/sizeof(mmMMEA1_EDC_CNT[0]), 0, 0 },
	{ "mmMMEA1_EDC_CNT2", REG_MMIO, 0x0347, 0, &mmMMEA1_EDC_CNT2[0], sizeof(mmMMEA1_EDC_CNT2)/sizeof(mmMMEA1_EDC_CNT2[0]), 0, 0 },
	{ "mmMMEA1_DSM_CNTL", REG_MMIO, 0x0348, 0, &mmMMEA1_DSM_CNTL[0], sizeof(mmMMEA1_DSM_CNTL)/sizeof(mmMMEA1_DSM_CNTL[0]), 0, 0 },
	{ "mmMMEA1_DSM_CNTLA", REG_MMIO, 0x0349, 0, &mmMMEA1_DSM_CNTLA[0], sizeof(mmMMEA1_DSM_CNTLA)/sizeof(mmMMEA1_DSM_CNTLA[0]), 0, 0 },
	{ "mmMMEA1_DSM_CNTLB", REG_MMIO, 0x034a, 0, NULL, 0, 0, 0 },
	{ "mmMMEA1_DSM_CNTL2", REG_MMIO, 0x034b, 0, &mmMMEA1_DSM_CNTL2[0], sizeof(mmMMEA1_DSM_CNTL2)/sizeof(mmMMEA1_DSM_CNTL2[0]), 0, 0 },
	{ "mmMMEA1_DSM_CNTL2A", REG_MMIO, 0x034c, 0, &mmMMEA1_DSM_CNTL2A[0], sizeof(mmMMEA1_DSM_CNTL2A)/sizeof(mmMMEA1_DSM_CNTL2A[0]), 0, 0 },
	{ "mmMMEA1_DSM_CNTL2B", REG_MMIO, 0x034d, 0, NULL, 0, 0, 0 },
	{ "mmMMEA1_CGTT_CLK_CTRL", REG_MMIO, 0x034f, 0, &mmMMEA1_CGTT_CLK_CTRL[0], sizeof(mmMMEA1_CGTT_CLK_CTRL)/sizeof(mmMMEA1_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmMMEA1_EDC_MODE", REG_MMIO, 0x0350, 0, &mmMMEA1_EDC_MODE[0], sizeof(mmMMEA1_EDC_MODE)/sizeof(mmMMEA1_EDC_MODE[0]), 0, 0 },
	{ "mmMMEA1_ERR_STATUS", REG_MMIO, 0x0351, 0, &mmMMEA1_ERR_STATUS[0], sizeof(mmMMEA1_ERR_STATUS)/sizeof(mmMMEA1_ERR_STATUS[0]), 0, 0 },
	{ "mmMMEA1_MISC2", REG_MMIO, 0x0352, 0, &mmMMEA1_MISC2[0], sizeof(mmMMEA1_MISC2)/sizeof(mmMMEA1_MISC2[0]), 0, 0 },
	{ "mmPCTL_MISC", REG_MMIO, 0x0380, 0, &mmPCTL_MISC[0], sizeof(mmPCTL_MISC)/sizeof(mmPCTL_MISC[0]), 0, 0 },
	{ "mmPCTL_MMHUB_DEEPSLEEP", REG_MMIO, 0x0381, 0, &mmPCTL_MMHUB_DEEPSLEEP[0], sizeof(mmPCTL_MMHUB_DEEPSLEEP)/sizeof(mmPCTL_MMHUB_DEEPSLEEP[0]), 0, 0 },
	{ "mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE", REG_MMIO, 0x0382, 0, &mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE[0], sizeof(mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE)/sizeof(mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE[0]), 0, 0 },
	{ "mmPCTL_PG_IGNORE_DEEPSLEEP", REG_MMIO, 0x0383, 0, &mmPCTL_PG_IGNORE_DEEPSLEEP[0], sizeof(mmPCTL_PG_IGNORE_DEEPSLEEP)/sizeof(mmPCTL_PG_IGNORE_DEEPSLEEP[0]), 0, 0 },
	{ "mmPCTL_PG_DAGB", REG_MMIO, 0x0384, 0, &mmPCTL_PG_DAGB[0], sizeof(mmPCTL_PG_DAGB)/sizeof(mmPCTL_PG_DAGB[0]), 0, 0 },
	{ "mmPCTL0_RENG_RAM_INDEX", REG_MMIO, 0x0385, 0, &mmPCTL0_RENG_RAM_INDEX[0], sizeof(mmPCTL0_RENG_RAM_INDEX)/sizeof(mmPCTL0_RENG_RAM_INDEX[0]), 0, 0 },
	{ "mmPCTL0_RENG_RAM_DATA", REG_MMIO, 0x0386, 0, &mmPCTL0_RENG_RAM_DATA[0], sizeof(mmPCTL0_RENG_RAM_DATA)/sizeof(mmPCTL0_RENG_RAM_DATA[0]), 0, 0 },
	{ "mmPCTL0_RENG_EXECUTE", REG_MMIO, 0x0387, 0, &mmPCTL0_RENG_EXECUTE[0], sizeof(mmPCTL0_RENG_EXECUTE)/sizeof(mmPCTL0_RENG_EXECUTE[0]), 0, 0 },
	{ "mmPCTL0_MISC", REG_MMIO, 0x0388, 0, &mmPCTL0_MISC[0], sizeof(mmPCTL0_MISC)/sizeof(mmPCTL0_MISC[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0", REG_MMIO, 0x0389, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1", REG_MMIO, 0x038a, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2", REG_MMIO, 0x038b, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3", REG_MMIO, 0x038c, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4", REG_MMIO, 0x038d, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET", REG_MMIO, 0x038e, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET[0]), 0, 0 },
	{ "mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1", REG_MMIO, 0x038f, 0, &mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1[0], sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1)/sizeof(mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1[0]), 0, 0 },
	{ "mmPCTL1_RENG_RAM_INDEX", REG_MMIO, 0x0390, 0, &mmPCTL1_RENG_RAM_INDEX[0], sizeof(mmPCTL1_RENG_RAM_INDEX)/sizeof(mmPCTL1_RENG_RAM_INDEX[0]), 0, 0 },
	{ "mmPCTL1_RENG_RAM_DATA", REG_MMIO, 0x0391, 0, &mmPCTL1_RENG_RAM_DATA[0], sizeof(mmPCTL1_RENG_RAM_DATA)/sizeof(mmPCTL1_RENG_RAM_DATA[0]), 0, 0 },
	{ "mmPCTL1_RENG_EXECUTE", REG_MMIO, 0x0392, 0, &mmPCTL1_RENG_EXECUTE[0], sizeof(mmPCTL1_RENG_EXECUTE)/sizeof(mmPCTL1_RENG_EXECUTE[0]), 0, 0 },
	{ "mmPCTL1_MISC", REG_MMIO, 0x0393, 0, &mmPCTL1_MISC[0], sizeof(mmPCTL1_MISC)/sizeof(mmPCTL1_MISC[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0", REG_MMIO, 0x0394, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1", REG_MMIO, 0x0395, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2", REG_MMIO, 0x0396, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3", REG_MMIO, 0x0397, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4", REG_MMIO, 0x0398, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET", REG_MMIO, 0x0399, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET[0]), 0, 0 },
	{ "mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1", REG_MMIO, 0x039a, 0, &mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1[0], sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1)/sizeof(mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1[0]), 0, 0 },
	{ "mmPCTL2_RENG_RAM_INDEX", REG_MMIO, 0x039b, 0, &mmPCTL2_RENG_RAM_INDEX[0], sizeof(mmPCTL2_RENG_RAM_INDEX)/sizeof(mmPCTL2_RENG_RAM_INDEX[0]), 0, 0 },
	{ "mmPCTL2_RENG_RAM_DATA", REG_MMIO, 0x039c, 0, &mmPCTL2_RENG_RAM_DATA[0], sizeof(mmPCTL2_RENG_RAM_DATA)/sizeof(mmPCTL2_RENG_RAM_DATA[0]), 0, 0 },
	{ "mmPCTL2_RENG_EXECUTE", REG_MMIO, 0x039d, 0, &mmPCTL2_RENG_EXECUTE[0], sizeof(mmPCTL2_RENG_EXECUTE)/sizeof(mmPCTL2_RENG_EXECUTE[0]), 0, 0 },
	{ "mmPCTL2_MISC", REG_MMIO, 0x039e, 0, &mmPCTL2_MISC[0], sizeof(mmPCTL2_MISC)/sizeof(mmPCTL2_MISC[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0", REG_MMIO, 0x039f, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1", REG_MMIO, 0x03a0, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2", REG_MMIO, 0x03a1, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3", REG_MMIO, 0x03a2, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4", REG_MMIO, 0x03a3, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET", REG_MMIO, 0x03a4, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET[0]), 0, 0 },
	{ "mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1", REG_MMIO, 0x03a5, 0, &mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1[0], sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1)/sizeof(mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB0_STATUS", REG_MMIO, 0x0588, 0, &mmMC_VM_MX_L1_TLB0_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB0_STATUS)/sizeof(mmMC_VM_MX_L1_TLB0_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB1_STATUS", REG_MMIO, 0x0589, 0, &mmMC_VM_MX_L1_TLB1_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB1_STATUS)/sizeof(mmMC_VM_MX_L1_TLB1_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB2_STATUS", REG_MMIO, 0x058a, 0, &mmMC_VM_MX_L1_TLB2_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB2_STATUS)/sizeof(mmMC_VM_MX_L1_TLB2_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB3_STATUS", REG_MMIO, 0x058b, 0, &mmMC_VM_MX_L1_TLB3_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB3_STATUS)/sizeof(mmMC_VM_MX_L1_TLB3_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB4_STATUS", REG_MMIO, 0x058c, 0, &mmMC_VM_MX_L1_TLB4_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB4_STATUS)/sizeof(mmMC_VM_MX_L1_TLB4_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB5_STATUS", REG_MMIO, 0x058d, 0, &mmMC_VM_MX_L1_TLB5_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB5_STATUS)/sizeof(mmMC_VM_MX_L1_TLB5_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB6_STATUS", REG_MMIO, 0x058e, 0, &mmMC_VM_MX_L1_TLB6_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB6_STATUS)/sizeof(mmMC_VM_MX_L1_TLB6_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB7_STATUS", REG_MMIO, 0x058f, 0, &mmMC_VM_MX_L1_TLB7_STATUS[0], sizeof(mmMC_VM_MX_L1_TLB7_STATUS)/sizeof(mmMC_VM_MX_L1_TLB7_STATUS[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER0_CFG", REG_MMIO, 0x0594, 0, &mmMC_VM_MX_L1_PERFCOUNTER0_CFG[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER0_CFG)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER1_CFG", REG_MMIO, 0x0595, 0, &mmMC_VM_MX_L1_PERFCOUNTER1_CFG[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER1_CFG)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER2_CFG", REG_MMIO, 0x0596, 0, &mmMC_VM_MX_L1_PERFCOUNTER2_CFG[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER2_CFG)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER3_CFG", REG_MMIO, 0x0597, 0, &mmMC_VM_MX_L1_PERFCOUNTER3_CFG[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER3_CFG)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x0598, 0, &mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER_LO", REG_MMIO, 0x059c, 0, &mmMC_VM_MX_L1_PERFCOUNTER_LO[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER_LO)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_PERFCOUNTER_HI", REG_MMIO, 0x059d, 0, &mmMC_VM_MX_L1_PERFCOUNTER_HI[0], sizeof(mmMC_VM_MX_L1_PERFCOUNTER_HI)/sizeof(mmMC_VM_MX_L1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmATC_L2_CNTL", REG_MMIO, 0x0640, 0, &mmATC_L2_CNTL[0], sizeof(mmATC_L2_CNTL)/sizeof(mmATC_L2_CNTL[0]), 0, 0 },
	{ "mmATC_L2_CNTL2", REG_MMIO, 0x0641, 0, &mmATC_L2_CNTL2[0], sizeof(mmATC_L2_CNTL2)/sizeof(mmATC_L2_CNTL2[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA0", REG_MMIO, 0x0644, 0, &mmATC_L2_CACHE_DATA0[0], sizeof(mmATC_L2_CACHE_DATA0)/sizeof(mmATC_L2_CACHE_DATA0[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA1", REG_MMIO, 0x0645, 0, &mmATC_L2_CACHE_DATA1[0], sizeof(mmATC_L2_CACHE_DATA1)/sizeof(mmATC_L2_CACHE_DATA1[0]), 0, 0 },
	{ "mmATC_L2_CACHE_DATA2", REG_MMIO, 0x0646, 0, &mmATC_L2_CACHE_DATA2[0], sizeof(mmATC_L2_CACHE_DATA2)/sizeof(mmATC_L2_CACHE_DATA2[0]), 0, 0 },
	{ "mmATC_L2_CNTL3", REG_MMIO, 0x0647, 0, &mmATC_L2_CNTL3[0], sizeof(mmATC_L2_CNTL3)/sizeof(mmATC_L2_CNTL3[0]), 0, 0 },
	{ "mmATC_L2_STATUS", REG_MMIO, 0x0648, 0, &mmATC_L2_STATUS[0], sizeof(mmATC_L2_STATUS)/sizeof(mmATC_L2_STATUS[0]), 0, 0 },
	{ "mmATC_L2_STATUS2", REG_MMIO, 0x0649, 0, &mmATC_L2_STATUS2[0], sizeof(mmATC_L2_STATUS2)/sizeof(mmATC_L2_STATUS2[0]), 0, 0 },
	{ "mmATC_L2_MISC_CG", REG_MMIO, 0x064a, 0, &mmATC_L2_MISC_CG[0], sizeof(mmATC_L2_MISC_CG)/sizeof(mmATC_L2_MISC_CG[0]), 0, 0 },
	{ "mmATC_L2_MEM_POWER_LS", REG_MMIO, 0x064b, 0, &mmATC_L2_MEM_POWER_LS[0], sizeof(mmATC_L2_MEM_POWER_LS)/sizeof(mmATC_L2_MEM_POWER_LS[0]), 0, 0 },
	{ "mmATC_L2_CGTT_CLK_CTRL", REG_MMIO, 0x064c, 0, &mmATC_L2_CGTT_CLK_CTRL[0], sizeof(mmATC_L2_CGTT_CLK_CTRL)/sizeof(mmATC_L2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmVM_L2_CNTL", REG_MMIO, 0x0680, 0, &mmVM_L2_CNTL[0], sizeof(mmVM_L2_CNTL)/sizeof(mmVM_L2_CNTL[0]), 0, 0 },
	{ "mmVM_L2_CNTL2", REG_MMIO, 0x0681, 0, &mmVM_L2_CNTL2[0], sizeof(mmVM_L2_CNTL2)/sizeof(mmVM_L2_CNTL2[0]), 0, 0 },
	{ "mmVM_L2_CNTL3", REG_MMIO, 0x0682, 0, &mmVM_L2_CNTL3[0], sizeof(mmVM_L2_CNTL3)/sizeof(mmVM_L2_CNTL3[0]), 0, 0 },
	{ "mmVM_L2_STATUS", REG_MMIO, 0x0683, 0, &mmVM_L2_STATUS[0], sizeof(mmVM_L2_STATUS)/sizeof(mmVM_L2_STATUS[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_CNTL", REG_MMIO, 0x0684, 0, &mmVM_DUMMY_PAGE_FAULT_CNTL[0], sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL)/sizeof(mmVM_DUMMY_PAGE_FAULT_CNTL[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_ADDR_LO32", REG_MMIO, 0x0685, 0, &mmVM_DUMMY_PAGE_FAULT_ADDR_LO32[0], sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_LO32)/sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_DUMMY_PAGE_FAULT_ADDR_HI32", REG_MMIO, 0x0686, 0, &mmVM_DUMMY_PAGE_FAULT_ADDR_HI32[0], sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_HI32)/sizeof(mmVM_DUMMY_PAGE_FAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_CNTL", REG_MMIO, 0x0687, 0, &mmVM_L2_PROTECTION_FAULT_CNTL[0], sizeof(mmVM_L2_PROTECTION_FAULT_CNTL)/sizeof(mmVM_L2_PROTECTION_FAULT_CNTL[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_CNTL2", REG_MMIO, 0x0688, 0, &mmVM_L2_PROTECTION_FAULT_CNTL2[0], sizeof(mmVM_L2_PROTECTION_FAULT_CNTL2)/sizeof(mmVM_L2_PROTECTION_FAULT_CNTL2[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_MM_CNTL3", REG_MMIO, 0x0689, 0, &mmVM_L2_PROTECTION_FAULT_MM_CNTL3[0], sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL3)/sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL3[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_MM_CNTL4", REG_MMIO, 0x068a, 0, &mmVM_L2_PROTECTION_FAULT_MM_CNTL4[0], sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL4)/sizeof(mmVM_L2_PROTECTION_FAULT_MM_CNTL4[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_STATUS", REG_MMIO, 0x068b, 0, &mmVM_L2_PROTECTION_FAULT_STATUS[0], sizeof(mmVM_L2_PROTECTION_FAULT_STATUS)/sizeof(mmVM_L2_PROTECTION_FAULT_STATUS[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_ADDR_LO32", REG_MMIO, 0x068c, 0, &mmVM_L2_PROTECTION_FAULT_ADDR_LO32[0], sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_LO32)/sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_ADDR_HI32", REG_MMIO, 0x068d, 0, &mmVM_L2_PROTECTION_FAULT_ADDR_HI32[0], sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_HI32)/sizeof(mmVM_L2_PROTECTION_FAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32", REG_MMIO, 0x068e, 0, &mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32[0], sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32)/sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32", REG_MMIO, 0x068f, 0, &mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32[0], sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32)/sizeof(mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32", REG_MMIO, 0x0691, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32", REG_MMIO, 0x0692, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32", REG_MMIO, 0x0693, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32", REG_MMIO, 0x0694, 0, &mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32[0], sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32)/sizeof(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32", REG_MMIO, 0x0695, 0, &mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32[0], sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32)/sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32[0]), 0, 0 },
	{ "mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32", REG_MMIO, 0x0696, 0, &mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32[0], sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32)/sizeof(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32[0]), 0, 0 },
	{ "mmVM_L2_CNTL4", REG_MMIO, 0x0697, 0, &mmVM_L2_CNTL4[0], sizeof(mmVM_L2_CNTL4)/sizeof(mmVM_L2_CNTL4[0]), 0, 0 },
	{ "mmVM_L2_MM_GROUP_RT_CLASSES", REG_MMIO, 0x0698, 0, &mmVM_L2_MM_GROUP_RT_CLASSES[0], sizeof(mmVM_L2_MM_GROUP_RT_CLASSES)/sizeof(mmVM_L2_MM_GROUP_RT_CLASSES[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_RESERVED_CID", REG_MMIO, 0x0699, 0, &mmVM_L2_BANK_SELECT_RESERVED_CID[0], sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID)/sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID[0]), 0, 0 },
	{ "mmVM_L2_BANK_SELECT_RESERVED_CID2", REG_MMIO, 0x069a, 0, &mmVM_L2_BANK_SELECT_RESERVED_CID2[0], sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID2)/sizeof(mmVM_L2_BANK_SELECT_RESERVED_CID2[0]), 0, 0 },
	{ "mmVM_L2_CACHE_PARITY_CNTL", REG_MMIO, 0x069b, 0, &mmVM_L2_CACHE_PARITY_CNTL[0], sizeof(mmVM_L2_CACHE_PARITY_CNTL)/sizeof(mmVM_L2_CACHE_PARITY_CNTL[0]), 0, 0 },
	{ "mmVM_L2_CGTT_CLK_CTRL", REG_MMIO, 0x069e, 0, &mmVM_L2_CGTT_CLK_CTRL[0], sizeof(mmVM_L2_CGTT_CLK_CTRL)/sizeof(mmVM_L2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmVM_CONTEXT0_CNTL", REG_MMIO, 0x06c0, 0, &mmVM_CONTEXT0_CNTL[0], sizeof(mmVM_CONTEXT0_CNTL)/sizeof(mmVM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT1_CNTL", REG_MMIO, 0x06c1, 0, &mmVM_CONTEXT1_CNTL[0], sizeof(mmVM_CONTEXT1_CNTL)/sizeof(mmVM_CONTEXT1_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT2_CNTL", REG_MMIO, 0x06c2, 0, &mmVM_CONTEXT2_CNTL[0], sizeof(mmVM_CONTEXT2_CNTL)/sizeof(mmVM_CONTEXT2_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT3_CNTL", REG_MMIO, 0x06c3, 0, &mmVM_CONTEXT3_CNTL[0], sizeof(mmVM_CONTEXT3_CNTL)/sizeof(mmVM_CONTEXT3_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT4_CNTL", REG_MMIO, 0x06c4, 0, &mmVM_CONTEXT4_CNTL[0], sizeof(mmVM_CONTEXT4_CNTL)/sizeof(mmVM_CONTEXT4_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT5_CNTL", REG_MMIO, 0x06c5, 0, &mmVM_CONTEXT5_CNTL[0], sizeof(mmVM_CONTEXT5_CNTL)/sizeof(mmVM_CONTEXT5_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT6_CNTL", REG_MMIO, 0x06c6, 0, &mmVM_CONTEXT6_CNTL[0], sizeof(mmVM_CONTEXT6_CNTL)/sizeof(mmVM_CONTEXT6_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT7_CNTL", REG_MMIO, 0x06c7, 0, &mmVM_CONTEXT7_CNTL[0], sizeof(mmVM_CONTEXT7_CNTL)/sizeof(mmVM_CONTEXT7_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT8_CNTL", REG_MMIO, 0x06c8, 0, &mmVM_CONTEXT8_CNTL[0], sizeof(mmVM_CONTEXT8_CNTL)/sizeof(mmVM_CONTEXT8_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT9_CNTL", REG_MMIO, 0x06c9, 0, &mmVM_CONTEXT9_CNTL[0], sizeof(mmVM_CONTEXT9_CNTL)/sizeof(mmVM_CONTEXT9_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT10_CNTL", REG_MMIO, 0x06ca, 0, &mmVM_CONTEXT10_CNTL[0], sizeof(mmVM_CONTEXT10_CNTL)/sizeof(mmVM_CONTEXT10_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT11_CNTL", REG_MMIO, 0x06cb, 0, &mmVM_CONTEXT11_CNTL[0], sizeof(mmVM_CONTEXT11_CNTL)/sizeof(mmVM_CONTEXT11_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT12_CNTL", REG_MMIO, 0x06cc, 0, &mmVM_CONTEXT12_CNTL[0], sizeof(mmVM_CONTEXT12_CNTL)/sizeof(mmVM_CONTEXT12_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT13_CNTL", REG_MMIO, 0x06cd, 0, &mmVM_CONTEXT13_CNTL[0], sizeof(mmVM_CONTEXT13_CNTL)/sizeof(mmVM_CONTEXT13_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT14_CNTL", REG_MMIO, 0x06ce, 0, &mmVM_CONTEXT14_CNTL[0], sizeof(mmVM_CONTEXT14_CNTL)/sizeof(mmVM_CONTEXT14_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXT15_CNTL", REG_MMIO, 0x06cf, 0, &mmVM_CONTEXT15_CNTL[0], sizeof(mmVM_CONTEXT15_CNTL)/sizeof(mmVM_CONTEXT15_CNTL[0]), 0, 0 },
	{ "mmVM_CONTEXTS_DISABLE", REG_MMIO, 0x06d0, 0, &mmVM_CONTEXTS_DISABLE[0], sizeof(mmVM_CONTEXTS_DISABLE)/sizeof(mmVM_CONTEXTS_DISABLE[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_SEM", REG_MMIO, 0x06d1, 0, &mmVM_INVALIDATE_ENG0_SEM[0], sizeof(mmVM_INVALIDATE_ENG0_SEM)/sizeof(mmVM_INVALIDATE_ENG0_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_SEM", REG_MMIO, 0x06d2, 0, &mmVM_INVALIDATE_ENG1_SEM[0], sizeof(mmVM_INVALIDATE_ENG1_SEM)/sizeof(mmVM_INVALIDATE_ENG1_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_SEM", REG_MMIO, 0x06d3, 0, &mmVM_INVALIDATE_ENG2_SEM[0], sizeof(mmVM_INVALIDATE_ENG2_SEM)/sizeof(mmVM_INVALIDATE_ENG2_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_SEM", REG_MMIO, 0x06d4, 0, &mmVM_INVALIDATE_ENG3_SEM[0], sizeof(mmVM_INVALIDATE_ENG3_SEM)/sizeof(mmVM_INVALIDATE_ENG3_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_SEM", REG_MMIO, 0x06d5, 0, &mmVM_INVALIDATE_ENG4_SEM[0], sizeof(mmVM_INVALIDATE_ENG4_SEM)/sizeof(mmVM_INVALIDATE_ENG4_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_SEM", REG_MMIO, 0x06d6, 0, &mmVM_INVALIDATE_ENG5_SEM[0], sizeof(mmVM_INVALIDATE_ENG5_SEM)/sizeof(mmVM_INVALIDATE_ENG5_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_SEM", REG_MMIO, 0x06d7, 0, &mmVM_INVALIDATE_ENG6_SEM[0], sizeof(mmVM_INVALIDATE_ENG6_SEM)/sizeof(mmVM_INVALIDATE_ENG6_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_SEM", REG_MMIO, 0x06d8, 0, &mmVM_INVALIDATE_ENG7_SEM[0], sizeof(mmVM_INVALIDATE_ENG7_SEM)/sizeof(mmVM_INVALIDATE_ENG7_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_SEM", REG_MMIO, 0x06d9, 0, &mmVM_INVALIDATE_ENG8_SEM[0], sizeof(mmVM_INVALIDATE_ENG8_SEM)/sizeof(mmVM_INVALIDATE_ENG8_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_SEM", REG_MMIO, 0x06da, 0, &mmVM_INVALIDATE_ENG9_SEM[0], sizeof(mmVM_INVALIDATE_ENG9_SEM)/sizeof(mmVM_INVALIDATE_ENG9_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_SEM", REG_MMIO, 0x06db, 0, &mmVM_INVALIDATE_ENG10_SEM[0], sizeof(mmVM_INVALIDATE_ENG10_SEM)/sizeof(mmVM_INVALIDATE_ENG10_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_SEM", REG_MMIO, 0x06dc, 0, &mmVM_INVALIDATE_ENG11_SEM[0], sizeof(mmVM_INVALIDATE_ENG11_SEM)/sizeof(mmVM_INVALIDATE_ENG11_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_SEM", REG_MMIO, 0x06dd, 0, &mmVM_INVALIDATE_ENG12_SEM[0], sizeof(mmVM_INVALIDATE_ENG12_SEM)/sizeof(mmVM_INVALIDATE_ENG12_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_SEM", REG_MMIO, 0x06de, 0, &mmVM_INVALIDATE_ENG13_SEM[0], sizeof(mmVM_INVALIDATE_ENG13_SEM)/sizeof(mmVM_INVALIDATE_ENG13_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_SEM", REG_MMIO, 0x06df, 0, &mmVM_INVALIDATE_ENG14_SEM[0], sizeof(mmVM_INVALIDATE_ENG14_SEM)/sizeof(mmVM_INVALIDATE_ENG14_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_SEM", REG_MMIO, 0x06e0, 0, &mmVM_INVALIDATE_ENG15_SEM[0], sizeof(mmVM_INVALIDATE_ENG15_SEM)/sizeof(mmVM_INVALIDATE_ENG15_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_SEM", REG_MMIO, 0x06e1, 0, &mmVM_INVALIDATE_ENG16_SEM[0], sizeof(mmVM_INVALIDATE_ENG16_SEM)/sizeof(mmVM_INVALIDATE_ENG16_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_SEM", REG_MMIO, 0x06e2, 0, &mmVM_INVALIDATE_ENG17_SEM[0], sizeof(mmVM_INVALIDATE_ENG17_SEM)/sizeof(mmVM_INVALIDATE_ENG17_SEM[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_REQ", REG_MMIO, 0x06e3, 0, &mmVM_INVALIDATE_ENG0_REQ[0], sizeof(mmVM_INVALIDATE_ENG0_REQ)/sizeof(mmVM_INVALIDATE_ENG0_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_REQ", REG_MMIO, 0x06e4, 0, &mmVM_INVALIDATE_ENG1_REQ[0], sizeof(mmVM_INVALIDATE_ENG1_REQ)/sizeof(mmVM_INVALIDATE_ENG1_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_REQ", REG_MMIO, 0x06e5, 0, &mmVM_INVALIDATE_ENG2_REQ[0], sizeof(mmVM_INVALIDATE_ENG2_REQ)/sizeof(mmVM_INVALIDATE_ENG2_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_REQ", REG_MMIO, 0x06e6, 0, &mmVM_INVALIDATE_ENG3_REQ[0], sizeof(mmVM_INVALIDATE_ENG3_REQ)/sizeof(mmVM_INVALIDATE_ENG3_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_REQ", REG_MMIO, 0x06e7, 0, &mmVM_INVALIDATE_ENG4_REQ[0], sizeof(mmVM_INVALIDATE_ENG4_REQ)/sizeof(mmVM_INVALIDATE_ENG4_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_REQ", REG_MMIO, 0x06e8, 0, &mmVM_INVALIDATE_ENG5_REQ[0], sizeof(mmVM_INVALIDATE_ENG5_REQ)/sizeof(mmVM_INVALIDATE_ENG5_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_REQ", REG_MMIO, 0x06e9, 0, &mmVM_INVALIDATE_ENG6_REQ[0], sizeof(mmVM_INVALIDATE_ENG6_REQ)/sizeof(mmVM_INVALIDATE_ENG6_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_REQ", REG_MMIO, 0x06ea, 0, &mmVM_INVALIDATE_ENG7_REQ[0], sizeof(mmVM_INVALIDATE_ENG7_REQ)/sizeof(mmVM_INVALIDATE_ENG7_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_REQ", REG_MMIO, 0x06eb, 0, &mmVM_INVALIDATE_ENG8_REQ[0], sizeof(mmVM_INVALIDATE_ENG8_REQ)/sizeof(mmVM_INVALIDATE_ENG8_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_REQ", REG_MMIO, 0x06ec, 0, &mmVM_INVALIDATE_ENG9_REQ[0], sizeof(mmVM_INVALIDATE_ENG9_REQ)/sizeof(mmVM_INVALIDATE_ENG9_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_REQ", REG_MMIO, 0x06ed, 0, &mmVM_INVALIDATE_ENG10_REQ[0], sizeof(mmVM_INVALIDATE_ENG10_REQ)/sizeof(mmVM_INVALIDATE_ENG10_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_REQ", REG_MMIO, 0x06ee, 0, &mmVM_INVALIDATE_ENG11_REQ[0], sizeof(mmVM_INVALIDATE_ENG11_REQ)/sizeof(mmVM_INVALIDATE_ENG11_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_REQ", REG_MMIO, 0x06ef, 0, &mmVM_INVALIDATE_ENG12_REQ[0], sizeof(mmVM_INVALIDATE_ENG12_REQ)/sizeof(mmVM_INVALIDATE_ENG12_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_REQ", REG_MMIO, 0x06f0, 0, &mmVM_INVALIDATE_ENG13_REQ[0], sizeof(mmVM_INVALIDATE_ENG13_REQ)/sizeof(mmVM_INVALIDATE_ENG13_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_REQ", REG_MMIO, 0x06f1, 0, &mmVM_INVALIDATE_ENG14_REQ[0], sizeof(mmVM_INVALIDATE_ENG14_REQ)/sizeof(mmVM_INVALIDATE_ENG14_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_REQ", REG_MMIO, 0x06f2, 0, &mmVM_INVALIDATE_ENG15_REQ[0], sizeof(mmVM_INVALIDATE_ENG15_REQ)/sizeof(mmVM_INVALIDATE_ENG15_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_REQ", REG_MMIO, 0x06f3, 0, &mmVM_INVALIDATE_ENG16_REQ[0], sizeof(mmVM_INVALIDATE_ENG16_REQ)/sizeof(mmVM_INVALIDATE_ENG16_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_REQ", REG_MMIO, 0x06f4, 0, &mmVM_INVALIDATE_ENG17_REQ[0], sizeof(mmVM_INVALIDATE_ENG17_REQ)/sizeof(mmVM_INVALIDATE_ENG17_REQ[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ACK", REG_MMIO, 0x06f5, 0, &mmVM_INVALIDATE_ENG0_ACK[0], sizeof(mmVM_INVALIDATE_ENG0_ACK)/sizeof(mmVM_INVALIDATE_ENG0_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ACK", REG_MMIO, 0x06f6, 0, &mmVM_INVALIDATE_ENG1_ACK[0], sizeof(mmVM_INVALIDATE_ENG1_ACK)/sizeof(mmVM_INVALIDATE_ENG1_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ACK", REG_MMIO, 0x06f7, 0, &mmVM_INVALIDATE_ENG2_ACK[0], sizeof(mmVM_INVALIDATE_ENG2_ACK)/sizeof(mmVM_INVALIDATE_ENG2_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ACK", REG_MMIO, 0x06f8, 0, &mmVM_INVALIDATE_ENG3_ACK[0], sizeof(mmVM_INVALIDATE_ENG3_ACK)/sizeof(mmVM_INVALIDATE_ENG3_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ACK", REG_MMIO, 0x06f9, 0, &mmVM_INVALIDATE_ENG4_ACK[0], sizeof(mmVM_INVALIDATE_ENG4_ACK)/sizeof(mmVM_INVALIDATE_ENG4_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ACK", REG_MMIO, 0x06fa, 0, &mmVM_INVALIDATE_ENG5_ACK[0], sizeof(mmVM_INVALIDATE_ENG5_ACK)/sizeof(mmVM_INVALIDATE_ENG5_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ACK", REG_MMIO, 0x06fb, 0, &mmVM_INVALIDATE_ENG6_ACK[0], sizeof(mmVM_INVALIDATE_ENG6_ACK)/sizeof(mmVM_INVALIDATE_ENG6_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ACK", REG_MMIO, 0x06fc, 0, &mmVM_INVALIDATE_ENG7_ACK[0], sizeof(mmVM_INVALIDATE_ENG7_ACK)/sizeof(mmVM_INVALIDATE_ENG7_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ACK", REG_MMIO, 0x06fd, 0, &mmVM_INVALIDATE_ENG8_ACK[0], sizeof(mmVM_INVALIDATE_ENG8_ACK)/sizeof(mmVM_INVALIDATE_ENG8_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ACK", REG_MMIO, 0x06fe, 0, &mmVM_INVALIDATE_ENG9_ACK[0], sizeof(mmVM_INVALIDATE_ENG9_ACK)/sizeof(mmVM_INVALIDATE_ENG9_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ACK", REG_MMIO, 0x06ff, 0, &mmVM_INVALIDATE_ENG10_ACK[0], sizeof(mmVM_INVALIDATE_ENG10_ACK)/sizeof(mmVM_INVALIDATE_ENG10_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ACK", REG_MMIO, 0x0700, 0, &mmVM_INVALIDATE_ENG11_ACK[0], sizeof(mmVM_INVALIDATE_ENG11_ACK)/sizeof(mmVM_INVALIDATE_ENG11_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ACK", REG_MMIO, 0x0701, 0, &mmVM_INVALIDATE_ENG12_ACK[0], sizeof(mmVM_INVALIDATE_ENG12_ACK)/sizeof(mmVM_INVALIDATE_ENG12_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ACK", REG_MMIO, 0x0702, 0, &mmVM_INVALIDATE_ENG13_ACK[0], sizeof(mmVM_INVALIDATE_ENG13_ACK)/sizeof(mmVM_INVALIDATE_ENG13_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ACK", REG_MMIO, 0x0703, 0, &mmVM_INVALIDATE_ENG14_ACK[0], sizeof(mmVM_INVALIDATE_ENG14_ACK)/sizeof(mmVM_INVALIDATE_ENG14_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ACK", REG_MMIO, 0x0704, 0, &mmVM_INVALIDATE_ENG15_ACK[0], sizeof(mmVM_INVALIDATE_ENG15_ACK)/sizeof(mmVM_INVALIDATE_ENG15_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ACK", REG_MMIO, 0x0705, 0, &mmVM_INVALIDATE_ENG16_ACK[0], sizeof(mmVM_INVALIDATE_ENG16_ACK)/sizeof(mmVM_INVALIDATE_ENG16_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ACK", REG_MMIO, 0x0706, 0, &mmVM_INVALIDATE_ENG17_ACK[0], sizeof(mmVM_INVALIDATE_ENG17_ACK)/sizeof(mmVM_INVALIDATE_ENG17_ACK[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32", REG_MMIO, 0x0707, 0, &mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32", REG_MMIO, 0x0708, 0, &mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32", REG_MMIO, 0x0709, 0, &mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32", REG_MMIO, 0x070a, 0, &mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32", REG_MMIO, 0x070b, 0, &mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32", REG_MMIO, 0x070c, 0, &mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32", REG_MMIO, 0x070d, 0, &mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32", REG_MMIO, 0x070e, 0, &mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32", REG_MMIO, 0x070f, 0, &mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32", REG_MMIO, 0x0710, 0, &mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32", REG_MMIO, 0x0711, 0, &mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32", REG_MMIO, 0x0712, 0, &mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32", REG_MMIO, 0x0713, 0, &mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32", REG_MMIO, 0x0714, 0, &mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32", REG_MMIO, 0x0715, 0, &mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32", REG_MMIO, 0x0716, 0, &mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32", REG_MMIO, 0x0717, 0, &mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32", REG_MMIO, 0x0718, 0, &mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32", REG_MMIO, 0x0719, 0, &mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32", REG_MMIO, 0x071a, 0, &mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32", REG_MMIO, 0x071b, 0, &mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32", REG_MMIO, 0x071c, 0, &mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32", REG_MMIO, 0x071d, 0, &mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32", REG_MMIO, 0x071e, 0, &mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32", REG_MMIO, 0x071f, 0, &mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32", REG_MMIO, 0x0720, 0, &mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32", REG_MMIO, 0x0721, 0, &mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32", REG_MMIO, 0x0722, 0, &mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32", REG_MMIO, 0x0723, 0, &mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32", REG_MMIO, 0x0724, 0, &mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32", REG_MMIO, 0x0725, 0, &mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32", REG_MMIO, 0x0726, 0, &mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32", REG_MMIO, 0x0727, 0, &mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32", REG_MMIO, 0x0728, 0, &mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32", REG_MMIO, 0x0729, 0, &mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32[0], sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32)/sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32[0]), 0, 0 },
	{ "mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32", REG_MMIO, 0x072a, 0, &mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32[0], sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32)/sizeof(mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x072b, 0, &mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x072c, 0, &mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x072d, 0, &mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x072e, 0, &mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x072f, 0, &mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0730, 0, &mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0731, 0, &mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0732, 0, &mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0733, 0, &mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0734, 0, &mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0735, 0, &mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0736, 0, &mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0737, 0, &mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0738, 0, &mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0739, 0, &mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x073a, 0, &mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x073b, 0, &mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x073c, 0, &mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x073d, 0, &mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x073e, 0, &mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x073f, 0, &mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0740, 0, &mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0741, 0, &mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0742, 0, &mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0743, 0, &mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0744, 0, &mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0745, 0, &mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0746, 0, &mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0747, 0, &mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x0748, 0, &mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32", REG_MMIO, 0x0749, 0, &mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32", REG_MMIO, 0x074a, 0, &mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x074b, 0, &mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x074c, 0, &mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x074d, 0, &mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x074e, 0, &mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x074f, 0, &mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0750, 0, &mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0751, 0, &mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0752, 0, &mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0753, 0, &mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0754, 0, &mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0755, 0, &mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0756, 0, &mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0757, 0, &mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0758, 0, &mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0759, 0, &mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x075a, 0, &mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x075b, 0, &mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x075c, 0, &mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x075d, 0, &mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x075e, 0, &mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x075f, 0, &mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0760, 0, &mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0761, 0, &mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0762, 0, &mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0763, 0, &mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0764, 0, &mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0765, 0, &mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0766, 0, &mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0767, 0, &mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x0768, 0, &mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32", REG_MMIO, 0x0769, 0, &mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32", REG_MMIO, 0x076a, 0, &mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x076b, 0, &mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x076c, 0, &mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x076d, 0, &mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x076e, 0, &mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x076f, 0, &mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0770, 0, &mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0771, 0, &mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0772, 0, &mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0773, 0, &mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0774, 0, &mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0775, 0, &mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0776, 0, &mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0777, 0, &mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0778, 0, &mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0779, 0, &mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x077a, 0, &mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x077b, 0, &mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x077c, 0, &mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x077d, 0, &mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x077e, 0, &mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x077f, 0, &mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0780, 0, &mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0781, 0, &mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0782, 0, &mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0783, 0, &mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0784, 0, &mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0785, 0, &mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0786, 0, &mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0787, 0, &mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x0788, 0, &mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32", REG_MMIO, 0x0789, 0, &mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32[0]), 0, 0 },
	{ "mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32", REG_MMIO, 0x078a, 0, &mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32[0], sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32)/sizeof(mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER0_CFG", REG_MMIO, 0x07a4, 0, &mmMC_VM_L2_PERFCOUNTER0_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER1_CFG", REG_MMIO, 0x07a5, 0, &mmMC_VM_L2_PERFCOUNTER1_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER2_CFG", REG_MMIO, 0x07a6, 0, &mmMC_VM_L2_PERFCOUNTER2_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER2_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER2_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER3_CFG", REG_MMIO, 0x07a7, 0, &mmMC_VM_L2_PERFCOUNTER3_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER3_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER3_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER4_CFG", REG_MMIO, 0x07a8, 0, &mmMC_VM_L2_PERFCOUNTER4_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER4_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER4_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER5_CFG", REG_MMIO, 0x07a9, 0, &mmMC_VM_L2_PERFCOUNTER5_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER5_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER5_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER6_CFG", REG_MMIO, 0x07aa, 0, &mmMC_VM_L2_PERFCOUNTER6_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER6_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER6_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER7_CFG", REG_MMIO, 0x07ab, 0, &mmMC_VM_L2_PERFCOUNTER7_CFG[0], sizeof(mmMC_VM_L2_PERFCOUNTER7_CFG)/sizeof(mmMC_VM_L2_PERFCOUNTER7_CFG[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x07ac, 0, &mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL)/sizeof(mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_LO", REG_MMIO, 0x07b8, 0, &mmMC_VM_L2_PERFCOUNTER_LO[0], sizeof(mmMC_VM_L2_PERFCOUNTER_LO)/sizeof(mmMC_VM_L2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmMC_VM_L2_PERFCOUNTER_HI", REG_MMIO, 0x07b9, 0, &mmMC_VM_L2_PERFCOUNTER_HI[0], sizeof(mmMC_VM_L2_PERFCOUNTER_HI)/sizeof(mmMC_VM_L2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF0", REG_MMIO, 0x07cc, 0, &mmMC_VM_FB_SIZE_OFFSET_VF0[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF0)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF0[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF1", REG_MMIO, 0x07cd, 0, &mmMC_VM_FB_SIZE_OFFSET_VF1[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF1)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF1[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF2", REG_MMIO, 0x07ce, 0, &mmMC_VM_FB_SIZE_OFFSET_VF2[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF2)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF2[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF3", REG_MMIO, 0x07cf, 0, &mmMC_VM_FB_SIZE_OFFSET_VF3[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF3)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF3[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF4", REG_MMIO, 0x07d0, 0, &mmMC_VM_FB_SIZE_OFFSET_VF4[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF4)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF4[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF5", REG_MMIO, 0x07d1, 0, &mmMC_VM_FB_SIZE_OFFSET_VF5[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF5)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF5[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF6", REG_MMIO, 0x07d2, 0, &mmMC_VM_FB_SIZE_OFFSET_VF6[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF6)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF6[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF7", REG_MMIO, 0x07d3, 0, &mmMC_VM_FB_SIZE_OFFSET_VF7[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF7)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF7[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF8", REG_MMIO, 0x07d4, 0, &mmMC_VM_FB_SIZE_OFFSET_VF8[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF8)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF8[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF9", REG_MMIO, 0x07d5, 0, &mmMC_VM_FB_SIZE_OFFSET_VF9[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF9)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF9[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF10", REG_MMIO, 0x07d6, 0, &mmMC_VM_FB_SIZE_OFFSET_VF10[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF10)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF10[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF11", REG_MMIO, 0x07d7, 0, &mmMC_VM_FB_SIZE_OFFSET_VF11[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF11)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF11[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF12", REG_MMIO, 0x07d8, 0, &mmMC_VM_FB_SIZE_OFFSET_VF12[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF12)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF12[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF13", REG_MMIO, 0x07d9, 0, &mmMC_VM_FB_SIZE_OFFSET_VF13[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF13)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF13[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF14", REG_MMIO, 0x07da, 0, &mmMC_VM_FB_SIZE_OFFSET_VF14[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF14)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF14[0]), 0, 0 },
	{ "mmMC_VM_FB_SIZE_OFFSET_VF15", REG_MMIO, 0x07db, 0, &mmMC_VM_FB_SIZE_OFFSET_VF15[0], sizeof(mmMC_VM_FB_SIZE_OFFSET_VF15)/sizeof(mmMC_VM_FB_SIZE_OFFSET_VF15[0]), 0, 0 },
	{ "mmVM_IOMMU_MMIO_CNTRL_1", REG_MMIO, 0x07dc, 0, &mmVM_IOMMU_MMIO_CNTRL_1[0], sizeof(mmVM_IOMMU_MMIO_CNTRL_1)/sizeof(mmVM_IOMMU_MMIO_CNTRL_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_0", REG_MMIO, 0x07dd, 0, &mmMC_VM_MARC_BASE_LO_0[0], sizeof(mmMC_VM_MARC_BASE_LO_0)/sizeof(mmMC_VM_MARC_BASE_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_1", REG_MMIO, 0x07de, 0, &mmMC_VM_MARC_BASE_LO_1[0], sizeof(mmMC_VM_MARC_BASE_LO_1)/sizeof(mmMC_VM_MARC_BASE_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_2", REG_MMIO, 0x07df, 0, &mmMC_VM_MARC_BASE_LO_2[0], sizeof(mmMC_VM_MARC_BASE_LO_2)/sizeof(mmMC_VM_MARC_BASE_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_LO_3", REG_MMIO, 0x07e0, 0, &mmMC_VM_MARC_BASE_LO_3[0], sizeof(mmMC_VM_MARC_BASE_LO_3)/sizeof(mmMC_VM_MARC_BASE_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_0", REG_MMIO, 0x07e1, 0, &mmMC_VM_MARC_BASE_HI_0[0], sizeof(mmMC_VM_MARC_BASE_HI_0)/sizeof(mmMC_VM_MARC_BASE_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_1", REG_MMIO, 0x07e2, 0, &mmMC_VM_MARC_BASE_HI_1[0], sizeof(mmMC_VM_MARC_BASE_HI_1)/sizeof(mmMC_VM_MARC_BASE_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_2", REG_MMIO, 0x07e3, 0, &mmMC_VM_MARC_BASE_HI_2[0], sizeof(mmMC_VM_MARC_BASE_HI_2)/sizeof(mmMC_VM_MARC_BASE_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_BASE_HI_3", REG_MMIO, 0x07e4, 0, &mmMC_VM_MARC_BASE_HI_3[0], sizeof(mmMC_VM_MARC_BASE_HI_3)/sizeof(mmMC_VM_MARC_BASE_HI_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_0", REG_MMIO, 0x07e5, 0, &mmMC_VM_MARC_RELOC_LO_0[0], sizeof(mmMC_VM_MARC_RELOC_LO_0)/sizeof(mmMC_VM_MARC_RELOC_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_1", REG_MMIO, 0x07e6, 0, &mmMC_VM_MARC_RELOC_LO_1[0], sizeof(mmMC_VM_MARC_RELOC_LO_1)/sizeof(mmMC_VM_MARC_RELOC_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_2", REG_MMIO, 0x07e7, 0, &mmMC_VM_MARC_RELOC_LO_2[0], sizeof(mmMC_VM_MARC_RELOC_LO_2)/sizeof(mmMC_VM_MARC_RELOC_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_LO_3", REG_MMIO, 0x07e8, 0, &mmMC_VM_MARC_RELOC_LO_3[0], sizeof(mmMC_VM_MARC_RELOC_LO_3)/sizeof(mmMC_VM_MARC_RELOC_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_0", REG_MMIO, 0x07e9, 0, &mmMC_VM_MARC_RELOC_HI_0[0], sizeof(mmMC_VM_MARC_RELOC_HI_0)/sizeof(mmMC_VM_MARC_RELOC_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_1", REG_MMIO, 0x07ea, 0, &mmMC_VM_MARC_RELOC_HI_1[0], sizeof(mmMC_VM_MARC_RELOC_HI_1)/sizeof(mmMC_VM_MARC_RELOC_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_2", REG_MMIO, 0x07eb, 0, &mmMC_VM_MARC_RELOC_HI_2[0], sizeof(mmMC_VM_MARC_RELOC_HI_2)/sizeof(mmMC_VM_MARC_RELOC_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_RELOC_HI_3", REG_MMIO, 0x07ec, 0, &mmMC_VM_MARC_RELOC_HI_3[0], sizeof(mmMC_VM_MARC_RELOC_HI_3)/sizeof(mmMC_VM_MARC_RELOC_HI_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_0", REG_MMIO, 0x07ed, 0, &mmMC_VM_MARC_LEN_LO_0[0], sizeof(mmMC_VM_MARC_LEN_LO_0)/sizeof(mmMC_VM_MARC_LEN_LO_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_1", REG_MMIO, 0x07ee, 0, &mmMC_VM_MARC_LEN_LO_1[0], sizeof(mmMC_VM_MARC_LEN_LO_1)/sizeof(mmMC_VM_MARC_LEN_LO_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_2", REG_MMIO, 0x07ef, 0, &mmMC_VM_MARC_LEN_LO_2[0], sizeof(mmMC_VM_MARC_LEN_LO_2)/sizeof(mmMC_VM_MARC_LEN_LO_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_LO_3", REG_MMIO, 0x07f0, 0, &mmMC_VM_MARC_LEN_LO_3[0], sizeof(mmMC_VM_MARC_LEN_LO_3)/sizeof(mmMC_VM_MARC_LEN_LO_3[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_0", REG_MMIO, 0x07f1, 0, &mmMC_VM_MARC_LEN_HI_0[0], sizeof(mmMC_VM_MARC_LEN_HI_0)/sizeof(mmMC_VM_MARC_LEN_HI_0[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_1", REG_MMIO, 0x07f2, 0, &mmMC_VM_MARC_LEN_HI_1[0], sizeof(mmMC_VM_MARC_LEN_HI_1)/sizeof(mmMC_VM_MARC_LEN_HI_1[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_2", REG_MMIO, 0x07f3, 0, &mmMC_VM_MARC_LEN_HI_2[0], sizeof(mmMC_VM_MARC_LEN_HI_2)/sizeof(mmMC_VM_MARC_LEN_HI_2[0]), 0, 0 },
	{ "mmMC_VM_MARC_LEN_HI_3", REG_MMIO, 0x07f4, 0, &mmMC_VM_MARC_LEN_HI_3[0], sizeof(mmMC_VM_MARC_LEN_HI_3)/sizeof(mmMC_VM_MARC_LEN_HI_3[0]), 0, 0 },
	{ "mmVM_IOMMU_CONTROL_REGISTER", REG_MMIO, 0x07f5, 0, &mmVM_IOMMU_CONTROL_REGISTER[0], sizeof(mmVM_IOMMU_CONTROL_REGISTER)/sizeof(mmVM_IOMMU_CONTROL_REGISTER[0]), 0, 0 },
	{ "mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER", REG_MMIO, 0x07f6, 0, &mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER[0], sizeof(mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER)/sizeof(mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL", REG_MMIO, 0x07f7, 0, &mmVM_PCIE_ATS_CNTL[0], sizeof(mmVM_PCIE_ATS_CNTL)/sizeof(mmVM_PCIE_ATS_CNTL[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_0", REG_MMIO, 0x07f8, 0, &mmVM_PCIE_ATS_CNTL_VF_0[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_0)/sizeof(mmVM_PCIE_ATS_CNTL_VF_0[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_1", REG_MMIO, 0x07f9, 0, &mmVM_PCIE_ATS_CNTL_VF_1[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_1)/sizeof(mmVM_PCIE_ATS_CNTL_VF_1[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_2", REG_MMIO, 0x07fa, 0, &mmVM_PCIE_ATS_CNTL_VF_2[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_2)/sizeof(mmVM_PCIE_ATS_CNTL_VF_2[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_3", REG_MMIO, 0x07fb, 0, &mmVM_PCIE_ATS_CNTL_VF_3[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_3)/sizeof(mmVM_PCIE_ATS_CNTL_VF_3[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_4", REG_MMIO, 0x07fc, 0, &mmVM_PCIE_ATS_CNTL_VF_4[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_4)/sizeof(mmVM_PCIE_ATS_CNTL_VF_4[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_5", REG_MMIO, 0x07fd, 0, &mmVM_PCIE_ATS_CNTL_VF_5[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_5)/sizeof(mmVM_PCIE_ATS_CNTL_VF_5[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_6", REG_MMIO, 0x07fe, 0, &mmVM_PCIE_ATS_CNTL_VF_6[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_6)/sizeof(mmVM_PCIE_ATS_CNTL_VF_6[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_7", REG_MMIO, 0x07ff, 0, &mmVM_PCIE_ATS_CNTL_VF_7[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_7)/sizeof(mmVM_PCIE_ATS_CNTL_VF_7[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_8", REG_MMIO, 0x0800, 0, &mmVM_PCIE_ATS_CNTL_VF_8[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_8)/sizeof(mmVM_PCIE_ATS_CNTL_VF_8[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_9", REG_MMIO, 0x0801, 0, &mmVM_PCIE_ATS_CNTL_VF_9[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_9)/sizeof(mmVM_PCIE_ATS_CNTL_VF_9[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_10", REG_MMIO, 0x0802, 0, &mmVM_PCIE_ATS_CNTL_VF_10[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_10)/sizeof(mmVM_PCIE_ATS_CNTL_VF_10[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_11", REG_MMIO, 0x0803, 0, &mmVM_PCIE_ATS_CNTL_VF_11[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_11)/sizeof(mmVM_PCIE_ATS_CNTL_VF_11[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_12", REG_MMIO, 0x0804, 0, &mmVM_PCIE_ATS_CNTL_VF_12[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_12)/sizeof(mmVM_PCIE_ATS_CNTL_VF_12[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_13", REG_MMIO, 0x0805, 0, &mmVM_PCIE_ATS_CNTL_VF_13[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_13)/sizeof(mmVM_PCIE_ATS_CNTL_VF_13[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_14", REG_MMIO, 0x0806, 0, &mmVM_PCIE_ATS_CNTL_VF_14[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_14)/sizeof(mmVM_PCIE_ATS_CNTL_VF_14[0]), 0, 0 },
	{ "mmVM_PCIE_ATS_CNTL_VF_15", REG_MMIO, 0x0807, 0, &mmVM_PCIE_ATS_CNTL_VF_15[0], sizeof(mmVM_PCIE_ATS_CNTL_VF_15)/sizeof(mmVM_PCIE_ATS_CNTL_VF_15[0]), 0, 0 },
	{ "mmUTCL2_CGTT_CLK_CTRL", REG_MMIO, 0x0808, 0, &mmUTCL2_CGTT_CLK_CTRL[0], sizeof(mmUTCL2_CGTT_CLK_CTRL)/sizeof(mmUTCL2_CGTT_CLK_CTRL[0]), 0, 0 },
	{ "mmMC_SHARED_ACTIVE_FCN_ID", REG_MMIO, 0x0809, 0, &mmMC_SHARED_ACTIVE_FCN_ID[0], sizeof(mmMC_SHARED_ACTIVE_FCN_ID)/sizeof(mmMC_SHARED_ACTIVE_FCN_ID[0]), 0, 0 },
	{ "mmMC_VM_XGMI_GPUIOV_ENABLE", REG_MMIO, 0x080a, 0, &mmMC_VM_XGMI_GPUIOV_ENABLE[0], sizeof(mmMC_VM_XGMI_GPUIOV_ENABLE)/sizeof(mmMC_VM_XGMI_GPUIOV_ENABLE[0]), 0, 0 },
	{ "mmMC_VM_NB_MMIOBASE", REG_MMIO, 0x0810, 0, &mmMC_VM_NB_MMIOBASE[0], sizeof(mmMC_VM_NB_MMIOBASE)/sizeof(mmMC_VM_NB_MMIOBASE[0]), 0, 0 },
	{ "mmMC_VM_NB_MMIOLIMIT", REG_MMIO, 0x0811, 0, &mmMC_VM_NB_MMIOLIMIT[0], sizeof(mmMC_VM_NB_MMIOLIMIT)/sizeof(mmMC_VM_NB_MMIOLIMIT[0]), 0, 0 },
	{ "mmMC_VM_NB_PCI_CTRL", REG_MMIO, 0x0812, 0, &mmMC_VM_NB_PCI_CTRL[0], sizeof(mmMC_VM_NB_PCI_CTRL)/sizeof(mmMC_VM_NB_PCI_CTRL[0]), 0, 0 },
	{ "mmMC_VM_NB_PCI_ARB", REG_MMIO, 0x0813, 0, &mmMC_VM_NB_PCI_ARB[0], sizeof(mmMC_VM_NB_PCI_ARB)/sizeof(mmMC_VM_NB_PCI_ARB[0]), 0, 0 },
	{ "mmMC_VM_NB_TOP_OF_DRAM_SLOT1", REG_MMIO, 0x0814, 0, &mmMC_VM_NB_TOP_OF_DRAM_SLOT1[0], sizeof(mmMC_VM_NB_TOP_OF_DRAM_SLOT1)/sizeof(mmMC_VM_NB_TOP_OF_DRAM_SLOT1[0]), 0, 0 },
	{ "mmMC_VM_NB_LOWER_TOP_OF_DRAM2", REG_MMIO, 0x0815, 0, &mmMC_VM_NB_LOWER_TOP_OF_DRAM2[0], sizeof(mmMC_VM_NB_LOWER_TOP_OF_DRAM2)/sizeof(mmMC_VM_NB_LOWER_TOP_OF_DRAM2[0]), 0, 0 },
	{ "mmMC_VM_NB_UPPER_TOP_OF_DRAM2", REG_MMIO, 0x0816, 0, &mmMC_VM_NB_UPPER_TOP_OF_DRAM2[0], sizeof(mmMC_VM_NB_UPPER_TOP_OF_DRAM2)/sizeof(mmMC_VM_NB_UPPER_TOP_OF_DRAM2[0]), 0, 0 },
	{ "mmMC_VM_FB_OFFSET", REG_MMIO, 0x0817, 0, &mmMC_VM_FB_OFFSET[0], sizeof(mmMC_VM_FB_OFFSET)/sizeof(mmMC_VM_FB_OFFSET[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x0818, 0, &mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x0819, 0, &mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmMC_VM_STEERING", REG_MMIO, 0x081a, 0, &mmMC_VM_STEERING[0], sizeof(mmMC_VM_STEERING)/sizeof(mmMC_VM_STEERING[0]), 0, 0 },
	{ "mmMC_SHARED_VIRT_RESET_REQ", REG_MMIO, 0x081b, 0, &mmMC_SHARED_VIRT_RESET_REQ[0], sizeof(mmMC_SHARED_VIRT_RESET_REQ)/sizeof(mmMC_SHARED_VIRT_RESET_REQ[0]), 0, 0 },
	{ "mmMC_MEM_POWER_LS", REG_MMIO, 0x081c, 0, &mmMC_MEM_POWER_LS[0], sizeof(mmMC_MEM_POWER_LS)/sizeof(mmMC_MEM_POWER_LS[0]), 0, 0 },
	{ "mmMC_VM_CACHEABLE_DRAM_ADDRESS_START", REG_MMIO, 0x081d, 0, &mmMC_VM_CACHEABLE_DRAM_ADDRESS_START[0], sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_START)/sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_START[0]), 0, 0 },
	{ "mmMC_VM_CACHEABLE_DRAM_ADDRESS_END", REG_MMIO, 0x081e, 0, &mmMC_VM_CACHEABLE_DRAM_ADDRESS_END[0], sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_END)/sizeof(mmMC_VM_CACHEABLE_DRAM_ADDRESS_END[0]), 0, 0 },
	{ "mmMC_VM_APT_CNTL", REG_MMIO, 0x081f, 0, &mmMC_VM_APT_CNTL[0], sizeof(mmMC_VM_APT_CNTL)/sizeof(mmMC_VM_APT_CNTL[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_START", REG_MMIO, 0x0820, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_START[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_START)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_START[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_END", REG_MMIO, 0x0821, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_END[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_END)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_END[0]), 0, 0 },
	{ "mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL", REG_MMIO, 0x0822, 0, &mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL[0], sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL)/sizeof(mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL[0]), 0, 0 },
	{ "mmMC_VM_XGMI_LFB_CNTL", REG_MMIO, 0x0823, 0, &mmMC_VM_XGMI_LFB_CNTL[0], sizeof(mmMC_VM_XGMI_LFB_CNTL)/sizeof(mmMC_VM_XGMI_LFB_CNTL[0]), 0, 0 },
	{ "mmMC_VM_XGMI_LFB_SIZE", REG_MMIO, 0x0824, 0, &mmMC_VM_XGMI_LFB_SIZE[0], sizeof(mmMC_VM_XGMI_LFB_SIZE)/sizeof(mmMC_VM_XGMI_LFB_SIZE[0]), 0, 0 },
	{ "mmMC_VM_FB_LOCATION_BASE", REG_MMIO, 0x082c, 0, &mmMC_VM_FB_LOCATION_BASE[0], sizeof(mmMC_VM_FB_LOCATION_BASE)/sizeof(mmMC_VM_FB_LOCATION_BASE[0]), 0, 0 },
	{ "mmMC_VM_FB_LOCATION_TOP", REG_MMIO, 0x082d, 0, &mmMC_VM_FB_LOCATION_TOP[0], sizeof(mmMC_VM_FB_LOCATION_TOP)/sizeof(mmMC_VM_FB_LOCATION_TOP[0]), 0, 0 },
	{ "mmMC_VM_AGP_TOP", REG_MMIO, 0x082e, 0, &mmMC_VM_AGP_TOP[0], sizeof(mmMC_VM_AGP_TOP)/sizeof(mmMC_VM_AGP_TOP[0]), 0, 0 },
	{ "mmMC_VM_AGP_BOT", REG_MMIO, 0x082f, 0, &mmMC_VM_AGP_BOT[0], sizeof(mmMC_VM_AGP_BOT)/sizeof(mmMC_VM_AGP_BOT[0]), 0, 0 },
	{ "mmMC_VM_AGP_BASE", REG_MMIO, 0x0830, 0, &mmMC_VM_AGP_BASE[0], sizeof(mmMC_VM_AGP_BASE)/sizeof(mmMC_VM_AGP_BASE[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_LOW_ADDR", REG_MMIO, 0x0831, 0, &mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR[0]), 0, 0 },
	{ "mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR", REG_MMIO, 0x0832, 0, &mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0], sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR)/sizeof(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR[0]), 0, 0 },
	{ "mmMC_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x0833, 0, &mmMC_VM_MX_L1_TLB_CNTL[0], sizeof(mmMC_VM_MX_L1_TLB_CNTL)/sizeof(mmMC_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_LO", REG_MMIO, 0x0840, 0, &mmATC_L2_PERFCOUNTER_LO[0], sizeof(mmATC_L2_PERFCOUNTER_LO)/sizeof(mmATC_L2_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_HI", REG_MMIO, 0x0841, 0, &mmATC_L2_PERFCOUNTER_HI[0], sizeof(mmATC_L2_PERFCOUNTER_HI)/sizeof(mmATC_L2_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER0_CFG", REG_MMIO, 0x0848, 0, &mmATC_L2_PERFCOUNTER0_CFG[0], sizeof(mmATC_L2_PERFCOUNTER0_CFG)/sizeof(mmATC_L2_PERFCOUNTER0_CFG[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER1_CFG", REG_MMIO, 0x0849, 0, &mmATC_L2_PERFCOUNTER1_CFG[0], sizeof(mmATC_L2_PERFCOUNTER1_CFG)/sizeof(mmATC_L2_PERFCOUNTER1_CFG[0]), 0, 0 },
	{ "mmATC_L2_PERFCOUNTER_RSLT_CNTL", REG_MMIO, 0x084a, 0, &mmATC_L2_PERFCOUNTER_RSLT_CNTL[0], sizeof(mmATC_L2_PERFCOUNTER_RSLT_CNTL)/sizeof(mmATC_L2_PERFCOUNTER_RSLT_CNTL[0]), 0, 0 },
