// Seed: 2899632998
module module_0;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output tri1 id_3,
    input  tri1 id_4,
    input  wor  id_5
    , id_8,
    output wand id_6
);
  wire id_9;
  wand id_10 = id_2;
  module_0();
  wire id_11;
endmodule
module module_2 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wand  id_4
);
  always @(posedge 1) begin
    if (id_1) id_0 = 1;
  end
  module_0();
  always_latch @(*) id_0 <= 1'b0;
endmodule
