
---------- Begin Simulation Statistics ----------
final_tick                               5125861866000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1911314                       # Simulator instruction rate (inst/s)
host_mem_usage                                1029272                       # Number of bytes of host memory used
host_op_rate                                  3707212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   112.47                       # Real time elapsed on the host
host_tick_rate                            45539118222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   214964961                       # Number of instructions simulated
sim_ops                                     416949781                       # Number of ops (including micro ops) simulated
sim_seconds                                  5.121787                       # Number of seconds simulated
sim_ticks                                5121787014500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       357296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops         3765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         716274                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops             3765                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests          566                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        69505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        238716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes        36864                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            9                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            9                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes      2722816                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          664                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          668                       # Number of DMA write transactions.
system.switch_cpus.Branches                  44780204                       # Number of branches fetched
system.switch_cpus.committedInsts           211130096                       # Number of instructions committed
system.switch_cpus.committedOps             410103877                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            17305319                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2858                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8013048                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   554                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.955473                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           257139681                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  1693                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.044527                       # Percentage of non-idle cycles
system.switch_cpus.numCycles              10243577622                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       456115026.879157                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    246120210                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    167950199                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     41933841                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          41144                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 41144                       # number of float instructions
system.switch_cpus.num_fp_register_reads        67816                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        32733                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2094247                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       9787462595.120842                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     373632327                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            373632327                       # number of integer instructions
system.switch_cpus.num_int_register_reads    653752100                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    321304237                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            27308141                       # Number of load instructions
system.switch_cpus.num_mem_refs              35325274                       # number of memory refs
system.switch_cpus.num_store_insts            8017133                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        145644      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         374373491     91.29%     91.32% # Class of executed instruction
system.switch_cpus.op_class::IntMult           133190      0.03%     91.36% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            100064      0.02%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             759      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt              16      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             1308      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             4052      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             9520      0.00%     91.38% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           12993      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            616      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     91.39% # Class of executed instruction
system.switch_cpus.op_class::MemRead         27298243      6.66%     98.04% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         8016986      1.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         7362      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          147      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          410104391                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        12241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2047713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4881                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4103843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4885                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.demand_misses::.pc.south_bridge.ide        43326                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43326                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide        43326                       # number of overall misses
system.iocache.overall_misses::total            43326                       # number of overall misses
system.iocache.demand_accesses::.pc.south_bridge.ide        43326                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43326                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide        43326                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43326                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          42515                       # number of writebacks
system.iocache.writebacks::total                42515                       # number of writebacks
system.iocache.replacements                     43295                       # number of replacements
system.iocache.ReadReq_misses::.pc.south_bridge.ide          782                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              782                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pc.south_bridge.ide          782                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            782                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide        42544                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        42544                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide        42544                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        42544                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                0.109043                       # Cycle average of tags in use
system.iocache.tags.total_refs                  43310                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                43310                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         5006508274501                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide     0.109043                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide     0.006815                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.006815                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               389934                       # Number of tag accesses
system.iocache.tags.data_accesses              389934                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq            14010751                       # Transaction distribution
system.membus.trans_dist::ReadResp           14039762                       # Transaction distribution
system.membus.trans_dist::WriteReq              14098                       # Transaction distribution
system.membus.trans_dist::WriteResp             14098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        54079                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1434                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              406                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             124                       # Transaction distribution
system.membus.trans_dist::ReadExReq            111242                       # Transaction distribution
system.membus.trans_dist::ReadExResp           111242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29011                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         42544                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        42544                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave         4036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total         4036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       129947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       129947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.bridge.slave     20039074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio      8006588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       291690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     28337352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28471335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         8072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         8072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2771008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2771008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.bridge.slave     10024903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio     16013173                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9666240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35704316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38483396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14208052                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000996                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031540                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14193904     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                   14148      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14208052                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadReq             14010751                       # Transaction distribution
system.l3bus.trans_dist::ReadResp            14180451                       # Transaction distribution
system.l3bus.trans_dist::WriteReq               12080                       # Transaction distribution
system.l3bus.trans_dist::WriteResp              12080                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        345108                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             11768                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               410                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              128                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             189288                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            189288                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         169700                       # Transaction distribution
system.l3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     29121052                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     71100220                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             29763                       # Total snoops (count)
system.l3bus.snoopTraffic                      740096                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           14408753                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000261                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.016163                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 14404988     99.97%     99.97% # Request fanout histogram
system.l3bus.snoop_fanout::1                     3765      0.03%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             14408753                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq           14010751                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15765236                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             12080                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            12080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1374620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       628685                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47008                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1382                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           297663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          297663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        628868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1125617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1886421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     32292147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        12800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side        11667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34203035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     80483392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    204464508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side       316096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       323072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              285587068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          365336                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22087040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16441165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038201                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16426765     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11196      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3204      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16441165                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.dtb.walker         2654                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.itb.walker         2651                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst       614404                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1069683                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1689392                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.dtb.walker         2654                       # number of overall hits
system.l2.overall_hits::.switch_cpus.itb.walker         2651                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst       614404                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1069683                       # number of overall hits
system.l2.overall_hits::total                 1689392                       # number of overall hits
system.l2.demand_misses::.switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        14461                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       344556                       # number of demand (read+write) misses
system.l2.demand_misses::total                 359039                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::.switch_cpus.itb.walker            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        14461                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       344556                       # number of overall misses
system.l2.overall_misses::total                359039                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.dtb.walker         2675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.itb.walker         2652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       628865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1414239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2048431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.dtb.walker         2675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker         2652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       628865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1414239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2048431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.dtb.walker     0.007850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.itb.walker     0.000377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.022995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.243634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.dtb.walker     0.007850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.itb.walker     0.000377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.022995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.243634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175275                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              345108                       # number of writebacks
system.l2.writebacks::total                    345108                       # number of writebacks
system.l2.replacements                         361039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1374620                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1374620                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1374620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1374620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       628682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           628682                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       628682                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       628682                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data         1023                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1023                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data         1100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.070000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.070000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_hits::.switch_cpus.data       108321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108321                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       189339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              189339                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data       297660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            297660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.636092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636092                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst       614404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             614404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        14461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       628865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         628865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.022995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022995                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.dtb.walker         2654                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker         2651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data       961362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            966667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.dtb.walker           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.itb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       155217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.dtb.walker         2675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker         2652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1116579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1121906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.007850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.000377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.139011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138371                       # miss rate for ReadSharedReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.023757                       # Cycle average of tags in use
system.l2.tags.total_refs                     3748765                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.296768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1099.660108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.036153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.dtb.walker     0.824186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.itb.walker     0.001171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1351.536825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 30312.965314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.041246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.925078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982483                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33115594                       # Number of tag accesses
system.l2.tags.data_accesses                 33115594                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.dtb.walker           21                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst         4105                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data       215389                       # number of demand (read+write) hits
system.l3.demand_hits::total                   219516                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.dtb.walker           21                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst         4105                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data       215389                       # number of overall hits
system.l3.overall_hits::total                  219516                       # number of overall hits
system.l3.demand_misses::.switch_cpus.inst        10356                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data       129116                       # number of demand (read+write) misses
system.l3.demand_misses::total                 139472                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.inst        10356                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data       129116                       # number of overall misses
system.l3.overall_misses::total                139472                       # number of overall misses
system.l3.demand_accesses::.switch_cpus.dtb.walker           21                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker            1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst        14461                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data       344505                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               358988                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker           21                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker            1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst        14461                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data       344505                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              358988                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.716133                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.374787                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.388514                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.716133                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.374787                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.388514                       # miss rate for overall accesses
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               11564                       # number of writebacks
system.l3.writebacks::total                     11564                       # number of writebacks
system.l3.replacements                          12701                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       345108                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           345108                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       345108                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       345108                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_hits::.switch_cpus.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus.data          123                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                123                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              128                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.960938                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.960938                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_hits::.switch_cpus.data        78045                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 78045                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data       111243                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              111243                       # number of ReadExReq misses
system.l3.ReadExReq_accesses::.switch_cpus.data       189288                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            189288                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.587692                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.587692                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker           21                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst         4105                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data       137344                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            141471                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus.inst        10356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        17873                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           28229                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker           21                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst        14461                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data       155217                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        169700                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.716133                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.115148                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.166346                       # miss rate for ReadSharedReq accesses
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 236163.804659                       # Cycle average of tags in use
system.l3.tags.total_refs                       93835                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     26289                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.569364                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      15.501745                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.itb.walker     0.041362                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       297.722711                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     120722.501501                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst  4109.336840                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 111018.700501                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000059                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.001136                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.460520                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.015676                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.423503                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.900893                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        240688                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        13822                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       226618                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.918152                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  11595650                       # Number of tag accesses
system.l3.tags.data_accesses                 11595650                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.pc.south_bridge.ide        35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       662080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8243520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8941248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       662080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        662080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3461056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3461056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.pc.south_bridge.ide          557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        10345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       128805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              139707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        54079                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54079                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.pc.south_bridge.ide         6960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       129267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1609501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1745728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       129267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           129267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         675752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               675752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         675752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide         6960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       129267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      1609501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2421480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1966766213280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1966766213280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 5125861866000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1966766213280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1966766213280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 5125861866000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq             10011504                       # Transaction distribution
system.iobus.trans_dist::ReadResp            10011504                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53377                       # Transaction distribution
system.iobus.trans_dist::WriteResp              53377                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         5972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio         1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio           74                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio     19999988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio          970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        28080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pci_host.pio         2274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total     20039074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        86652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        86652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         4036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         4036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                20129762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         3581                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio           37                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio      9999994                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio         1940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio           85                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        14040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pci_host.pio         4453                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total     10024903                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2761328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2761328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         8072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         8072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12794303                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      5138269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    256510227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        261648496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5138269                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    256510227                       # number of overall hits
system.cpu.icache.overall_hits::total       261648496                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       628868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         629264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       628868                       # number of overall misses
system.cpu.icache.overall_misses::total        629264                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst      5138665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    257139095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    262277760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5138665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    257139095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    262277760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002399                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       628741                       # number of writebacks
system.cpu.icache.writebacks::total            628741                       # number of writebacks
system.cpu.icache.replacements                 628741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5138269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    256510227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       261648496                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       628868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        629264                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst      5138665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    257139095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    262277760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002399                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.993463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           262228723                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            628752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            417.062249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.314498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.678965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.993514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         525184784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        525184784                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.itb.walker           20                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker         2242                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total         2262                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.itb.walker           20                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker         2242                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total         2262                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.itb.walker           12                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker         4509                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total         4521                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.itb.walker           12                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker         4509                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total         4521                       # number of overall misses
system.cpu.itb_walker_cache.demand_accesses::.cpu.itb.walker           32                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker         6751                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total         6783                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.itb.walker           32                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker         6751                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total         6783                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.667901                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.666519                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.667901                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.666519                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks          433                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total          433                       # number of writebacks
system.cpu.itb_walker_cache.replacements         3790                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.itb.walker           18                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker         2242                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total         2260                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.itb.walker           12                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker         4509                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total         4521                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.itb.walker           30                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker         6751                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total         6781                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.itb.walker     0.400000                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.667901                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.666716                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     3.015147                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs         6765                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs         4509                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.500333                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.itb.walker     2.996916                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.018231                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker     0.187307                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.001139                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.188447                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        18087                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        18087                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.cpu.dtb.walker           65                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker         4411                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total         4476                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.dtb.walker           65                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker         4411                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total         4476                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.dtb.walker           28                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4090                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4118                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.dtb.walker           28                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4090                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4118                       # number of overall misses
system.cpu.dtb_walker_cache.demand_accesses::.cpu.dtb.walker           93                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker         8501                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total         8594                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.dtb.walker           93                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker         8501                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total         8594                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.481120                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.479172                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.481120                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.479172                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks          963                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total          963                       # number of writebacks
system.cpu.dtb_walker_cache.replacements         3500                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.dtb.walker           65                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker         4411                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total         4476                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.dtb.walker           28                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4090                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4118                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.dtb.walker           93                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker         8501                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total         8594                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.481120                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.479172                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     5.001661                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         8575                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs         4105                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     2.088916                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle        12000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.dtb.walker     1.001848                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker     3.999814                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker     0.062615                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.249988                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.312604                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses        21306                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses        21306                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1844065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19757990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21602055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1844066                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19893535                       # number of overall hits
system.cpu.dcache.overall_hits::total        21737601                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       179882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1004787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1184669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       179882                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1416063                       # number of overall misses
system.cpu.dcache.overall_misses::total       1595945                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      2023947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20762777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22786724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2023948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21309598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23333546                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.088877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.088877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.066452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068397                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1549707                       # number of writebacks
system.cpu.dcache.writebacks::total           1549707                       # number of writebacks
system.cpu.dcache.replacements                1593207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12048054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12545667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       705742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        715863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       507734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12753796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13261530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.055336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053980                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data      1346452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7709936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9056388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       169761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       468806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1516213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8008981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9525194                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.111964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049217                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       135545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        135546                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       411276                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       411276                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       546821                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       546822                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.752122                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.752120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.987289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23312214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1593529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.629300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.814538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.172751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48261645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48261645                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   4074851500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 5121787014500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5125861866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions         5073                       # Number of power state transitions
system.switch_cpus.power_state.ticksClkGated::samples         2536                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::mean 1929704093.475552                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::stdev 437178934.503254                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::1000-5e+10         2536    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::min_value       254009                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::max_value   2498506368                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::total         2536                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.pwrStateResidencyTicks::ON  72663762446                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 4893729581054                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 159468522500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5228812056000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3907185                       # Simulator instruction rate (inst/s)
host_mem_usage                                1037464                       # Number of bytes of host memory used
host_op_rate                                  7020809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.83                       # Real time elapsed on the host
host_tick_rate                             1320567346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   304105990                       # Number of instructions simulated
sim_ops                                     546447740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.102783                       # Number of seconds simulated
sim_ticks                                102783284500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3629282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops         2431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        7255117                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops             2431                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests          105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3608031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7231017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes      2035712                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          497                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          497                       # Number of DMA write transactions.
system.switch_cpus.Branches                  10258834                       # Number of branches fetched
system.switch_cpus.committedInsts            88979760                       # Number of instructions committed
system.switch_cpus.committedOps             129217221                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            10410817                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5501                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            49567434                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 83337                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000332                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           165257635                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   197                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.999668                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                205592271                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       205524002.075400                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     59189087                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     31486214                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      8276918                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           6135                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  6135                       # number of float instructions
system.switch_cpus.num_fp_register_reads        10318                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         4708                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             1323630                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       68268.924600                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     128136602                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            128136602                       # number of integer instructions
system.switch_cpus.num_int_register_reads    335581980                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     69404110                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            10411356                       # Number of load instructions
system.switch_cpus.num_mem_refs              59979281                       # number of memory refs
system.switch_cpus.num_store_insts           49567925                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass      27477036     17.62%     17.62% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          68160097     43.72%     61.34% # Class of executed instruction
system.switch_cpus.op_class::IntMult           283510      0.18%     61.52% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              1102      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             140      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               68      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              371      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1492      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2369      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             38      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus.op_class::MemRead         10410504      6.68%     68.21% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        49567924     31.79%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          837      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            1      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          155905493                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        70220                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          301                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3825817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6687                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7703134                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6988                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.demand_misses::.pc.south_bridge.ide        31882                       # number of demand (read+write) misses
system.iocache.demand_misses::total             31882                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide        31882                       # number of overall misses
system.iocache.overall_misses::total            31882                       # number of overall misses
system.iocache.demand_accesses::.pc.south_bridge.ide        31882                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           31882                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide        31882                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          31882                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          31808                       # number of writebacks
system.iocache.writebacks::total                31808                       # number of writebacks
system.iocache.replacements                     31882                       # number of replacements
system.iocache.ReadReq_misses::.pc.south_bridge.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pc.south_bridge.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide        31808                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        31808                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide        31808                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        31808                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  31882                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                31882                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               286938                       # Number of tag accesses
system.iocache.tags.data_accesses              286938                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 592                       # Transaction distribution
system.membus.trans_dist::ReadResp              85007                       # Transaction distribution
system.membus.trans_dist::WriteReq                842                       # Transaction distribution
system.membus.trans_dist::WriteResp               842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3547212                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3518                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3509948                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3509948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84415                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         31808                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        31808                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        95646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        95646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.bridge.slave         2232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     10761571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     10764147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10860085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2040448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2040448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.bridge.slave         1200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    455020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    455022240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               457063272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3631123                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000902                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030014                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3627849     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    3274      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3631123                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadReq                  592                       # Transaction distribution
system.l3bus.trans_dist::ReadResp              104619                       # Transaction distribution
system.l3bus.trans_dist::WriteReq                 696                       # Transaction distribution
system.l3bus.trans_dist::WriteResp                696                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3556473                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             69014                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              3613                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              124                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3521990                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3521990                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         104027                       # Transaction distribution
system.l3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10883834                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    459681248                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                           3574392                       # Total snoops (count)
system.l3bus.snoopTraffic                   224985856                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            7205037                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000337                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.018365                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  7202606     99.97%     99.97% # Request fanout histogram
system.l3bus.snoop_fanout::1                     2431      0.03%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              7205037                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                592                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            280955                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               696                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3719622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20074                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           83110                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           28751                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3571214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3571214                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       260289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        60222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11416073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side         1489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       108254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11586038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2569472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    480289184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              485843360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3632328                       # Total snoops (count)
system.tol2bus.snoopTraffic                 227615616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7513860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7433720     98.93%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  79273      1.06%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    865      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7513860                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.dtb.walker        10789                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.itb.walker          360                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst        17406                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       163044                       # number of demand (read+write) hits
system.l2.demand_hits::total                   191599                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.dtb.walker        10789                       # number of overall hits
system.l2.overall_hits::.switch_cpus.itb.walker          360                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst        17406                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       163044                       # number of overall hits
system.l2.overall_hits::total                  191599                       # number of overall hits
system.l2.demand_misses::.switch_cpus.dtb.walker         4632                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         2668                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3618724                       # number of demand (read+write) misses
system.l2.demand_misses::total                3626029                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.dtb.walker         4632                       # number of overall misses
system.l2.overall_misses::.switch_cpus.itb.walker            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         2668                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3618724                       # number of overall misses
system.l2.overall_misses::total               3626029                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.dtb.walker        15421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.itb.walker          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        20074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3781768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3817628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.dtb.walker        15421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        20074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3781768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3817628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.dtb.walker     0.300370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.itb.walker     0.013699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.132908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.956887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.949812                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.dtb.walker     0.300370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.itb.walker     0.013699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.132908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.956887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.949812                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3556473                       # number of writebacks
system.l2.writebacks::total                   3556473                       # number of writebacks
system.l2.replacements                        3629813                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3719622                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3719622                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3719622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3719622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20074                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20074                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        20074                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20074                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data        25150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                25150                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                112                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data        25262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            25262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.004434                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004434                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_hits::.switch_cpus.data        49212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      3522002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3522002                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data      3571214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3571214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.986220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986220                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst        17406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        20074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.132908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132908                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.dtb.walker        10789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker          360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data       113832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            124981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.dtb.walker         4632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.itb.walker            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        96722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.dtb.walker        15421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker          365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       210554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        226340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.300370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.013699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.459369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.447817                       # miss rate for ReadSharedReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32762.604077                       # Cycle average of tags in use
system.l2.tags.total_refs                     8006692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3630012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.205693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.118996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.dtb.walker    29.179628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.itb.walker     0.115900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   165.982638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32492.206914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker     0.000890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.991583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999835                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29530                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64864905                       # Number of tag accesses
system.l2.tags.data_accesses                 64864905                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.dtb.walker         1061                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            2                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst         1295                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        29369                       # number of demand (read+write) hits
system.l3.demand_hits::total                    31727                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.dtb.walker         1061                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            2                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst         1295                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        29369                       # number of overall hits
system.l3.overall_hits::total                   31727                       # number of overall hits
system.l3.demand_misses::.switch_cpus.dtb.walker         3571                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         1373                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data      3589343                       # number of demand (read+write) misses
system.l3.demand_misses::total                3594290                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.dtb.walker         3571                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         1373                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data      3589343                       # number of overall misses
system.l3.overall_misses::total               3594290                       # number of overall misses
system.l3.demand_accesses::.switch_cpus.dtb.walker         4632                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker            5                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         2668                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data      3618712                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3626017                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker         4632                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker            5                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         2668                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data      3618712                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3626017                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.770941                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.600000                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.514618                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.991884                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.991250                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.770941                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.600000                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.514618                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.991884                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.991250                       # miss rate for overall accesses
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3515404                       # number of writebacks
system.l3.writebacks::total                   3515404                       # number of writebacks
system.l3.replacements                        3570876                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      3556473                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3556473                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      3556473                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3556473                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_hits::.switch_cpus.data           96                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus.data           28                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              124                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.225806                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.225806                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_hits::.switch_cpus.data        12041                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 12041                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data      3509949                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3509949                       # number of ReadExReq misses
system.l3.ReadExReq_accesses::.switch_cpus.data      3521990                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           3521990                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.996581                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996581                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker         1061                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst         1295                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data        17328                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             19686                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker         3571                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         1373                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        79394                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           84341                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4632                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         2668                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        96722                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        104027                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.770941                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.600000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.514618                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.820847                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.810761                       # miss rate for ReadSharedReq accesses
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 261602.339025                       # Cycle average of tags in use
system.l3.tags.total_refs                     7693540                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3574045                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.152614                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     152.850462                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         7.644395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      7578.197782                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker   160.241262                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.000316                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst  1333.063691                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 252370.341118                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000583                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.028909                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000611                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.005085                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.962716                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997934                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2203                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        53247                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       206187                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 119621541                       # Number of tag accesses
system.l3.tags.data_accesses                119621541                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker       228544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        87872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    229715904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          230032512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    227021568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       227021568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker         3571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3589311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3594258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3547212                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3547212                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker      2223552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker         1868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       854925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2234953914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2238034259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       854925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           854925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2208740158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2208740158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2208740158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker      2223552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker         1868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       854925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2234953914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4446774417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39468780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39468780960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        383.999997                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 102950190000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39468780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39468780960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        383.999997                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 102950190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  666                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 666                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32478                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32478                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         1288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        63764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        63764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2036304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      2036304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2038088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102950190000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      5138269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    421959435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        427097704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5138269                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    421959435                       # number of overall hits
system.cpu.icache.overall_hits::total       427097704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       651457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         651853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       651457                       # number of overall misses
system.cpu.icache.overall_misses::total        651853                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst      5138665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    422610892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    427749557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5138665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    422610892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    427749557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001524                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       651330                       # number of writebacks
system.cpu.icache.writebacks::total            651330                       # number of writebacks
system.cpu.icache.replacements                 651330                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5138269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    421959435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       427097704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       651457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        651853                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst      5138665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    422610892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    427749557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001524                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.013281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           415563687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            651341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            638.012480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.268928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.744353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.993641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         856150967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        856150967                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.itb.walker           20                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker         2648                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total         2668                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.itb.walker           20                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker         2648                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total         2668                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.itb.walker           12                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker         5351                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total         5363                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.itb.walker           12                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker         5351                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total         5363                       # number of overall misses
system.cpu.itb_walker_cache.demand_accesses::.cpu.itb.walker           32                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker         7999                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total         8031                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.itb.walker           32                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker         7999                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total         8031                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.668959                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.667787                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.668959                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.667787                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks          483                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total          483                       # number of writebacks
system.cpu.itb_walker_cache.replacements         4474                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.itb.walker           18                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker         2648                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total         2666                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.itb.walker           12                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker         5351                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total         5363                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.itb.walker           30                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker         7999                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total         8029                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.itb.walker     0.400000                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.668959                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.667954                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     3.250426                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs         8002                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs         5348                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.496260                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.itb.walker     2.937910                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.312516                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker     0.183619                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.019532                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.203152                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        21425                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        21425                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.cpu.dtb.walker           65                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker       313970                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total       314035                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.dtb.walker           65                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker       313970                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total       314035                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.dtb.walker           28                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker        49946                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total        49974                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.dtb.walker           28                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker        49946                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total        49974                       # number of overall misses
system.cpu.dtb_walker_cache.demand_accesses::.cpu.dtb.walker           93                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker       363916                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total       364009                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.dtb.walker           93                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker       363916                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total       364009                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.137246                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.137288                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.137246                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.137288                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks         1412                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         1412                       # number of writebacks
system.cpu.dtb_walker_cache.replacements        20632                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.dtb.walker           65                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker       313970                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total       314035                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.dtb.walker           28                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker        49946                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total        49974                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.dtb.walker           93                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker       363916                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total       364009                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.137246                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.137288                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     5.215036                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs       363970                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs        49958                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     7.285520                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle        12000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.dtb.walker     0.982122                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker     4.232914                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker     0.061383                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.264557                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.325940                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       777992                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       777992                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1844065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     75922321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         77766386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1844066                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     76100856                       # number of overall hits
system.cpu.dcache.overall_hits::total        77944922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       179882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4772607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4952489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       179882                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5234539                       # number of overall misses
system.cpu.dcache.overall_misses::total       5414421                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      2023947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     80694928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82718875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2023948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     81335395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83359343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.088877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.059144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.088877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.064357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064953                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5272795                       # number of writebacks
system.cpu.dcache.writebacks::total           5272795                       # number of writebacks
system.cpu.dcache.replacements                5382795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22236705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22734318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       871041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        881162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       507734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23107746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23615480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037313                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data      1346452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     53685616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55032068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       169761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      3901566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4071327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1516213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     57587182                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     59103395                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.111964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068885                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       178535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        178536                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       461932                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       461932                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       640467                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       640468                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.721242                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.721241                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.987204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83278650                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5383130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.470303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.798500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.188703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172102840                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172102840                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   4074851500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 5224737204500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5228812056000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions         5103                       # Number of power state transitions
system.switch_cpus.power_state.ticksClkGated::samples         2551                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::mean 1918370721.775382                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::stdev 460136416.177927                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::1000-5e+10         2551    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::min_value       254009                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::max_value   2498506368                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::total         2551                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 175579822251                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 4893763711249                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 159468522500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5435840780500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4729180                       # Simulator instruction rate (inst/s)
host_mem_usage                                1043608                       # Number of bytes of host memory used
host_op_rate                                  8046871                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   110.12                       # Real time elapsed on the host
host_tick_rate                             1880097576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520757112                       # Number of instructions simulated
sim_ops                                     886088460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.207029                       # Number of seconds simulated
sim_ticks                                207028724500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests        65786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops          710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         131285                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops              710                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.Branches                  29583796                       # Number of branches fetched
system.switch_cpus.committedInsts           216651122                       # Number of instructions committed
system.switch_cpus.committedOps             339640720                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            62237849                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  6247                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            23104481                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3482                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           291105992                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   440                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                414096270                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          414096270                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    175412304                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    141440390                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     27318187                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          69090                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 69090                       # number of float instructions
system.switch_cpus.num_fp_register_reads       145230                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        67680                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              177204                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     336073156                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            336073156                       # number of integer instructions
system.switch_cpus.num_int_register_reads    736895453                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    286349300                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            62237783                       # Number of load instructions
system.switch_cpus.num_mem_refs              85316806                       # number of memory refs
system.switch_cpus.num_store_insts           23079023                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass       3361464      0.99%      0.99% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         250804388     73.84%     74.83% # Class of executed instruction
system.switch_cpus.op_class::IntMult            84416      0.02%     74.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             26267      0.01%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            14100      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             8460      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     74.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           16920      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShift           8460      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus.op_class::MemRead         62234963     18.32%     93.20% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        23077613      6.79%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2820      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1410      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          339641281                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         6730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1013926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2029785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1785                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2378                       # Transaction distribution
system.membus.trans_dist::WriteReq                155                       # Transaction distribution
system.membus.trans_dist::WriteResp               155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15967                       # Transaction distribution
system.membus.trans_dist::CleanEvict              301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              107                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13731                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2378                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        48595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        48801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2052864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2053276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2053484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16371                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               37577                       # Transaction distribution
system.l3bus.trans_dist::WriteReq                 103                       # Transaction distribution
system.l3bus.trans_dist::WriteResp                103                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         63691                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              1973                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               110                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              27934                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             27934                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          37577                       # Transaction distribution
system.l3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       197007                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      8269340                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             16678                       # Total snoops (count)
system.l3bus.snoopTraffic                     1021888                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              82402                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.008616                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.092424                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    81692     99.14%     99.14% # Request fanout histogram
system.l3bus.snoop_fanout::1                      710      0.86%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                82402                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            665523                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               103                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       921651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        54298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38369                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           349359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          349359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         54298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       611225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       162894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2837291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side         2997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side        42276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3045458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6950144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    119270876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        66112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side      1126464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127413596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67817                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4076224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1083387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1075291     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7507      0.69%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    589      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1083387                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.dtb.walker        12986                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.itb.walker          978                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst        52357                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       882070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   948391                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.dtb.walker        12986                       # number of overall hits
system.l2.overall_hits::.switch_cpus.itb.walker          978                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst        52357                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       882070                       # number of overall hits
system.l2.overall_hits::total                  948391                       # number of overall hits
system.l2.demand_misses::.switch_cpus.dtb.walker          472                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1941                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        63090                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65511                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.dtb.walker          472                       # number of overall misses
system.l2.overall_misses::.switch_cpus.itb.walker            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1941                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        63090                       # number of overall misses
system.l2.overall_misses::total                 65511                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.dtb.walker        13458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.itb.walker          986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        54298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       945160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1013902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.dtb.walker        13458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker          986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        54298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       945160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1013902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.dtb.walker     0.035072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.itb.walker     0.008114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.035747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.066751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064613                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.dtb.walker     0.035072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.itb.walker     0.008114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.035747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.066751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064613                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63691                       # number of writebacks
system.l2.writebacks::total                     63691                       # number of writebacks
system.l2.replacements                          67107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       921651                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           921651                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       921651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       921651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        54298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            54298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        54298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        54298                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data          475                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  475                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.010417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010417                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_hits::.switch_cpus.data       321425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321425                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27934                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data       349359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            349359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.079958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.079958                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst        52357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        54298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          54298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.035747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035747                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.dtb.walker        12986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker          978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data       560645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            574609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.dtb.walker          472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.itb.walker            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        35156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.dtb.walker        13458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker          986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        610245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.035072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.008114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.059006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058396                       # miss rate for ReadSharedReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                      624004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.298642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     672.225016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.dtb.walker   228.895983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.itb.walker     3.914407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1035.306268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 30827.658326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker     0.006985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker     0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.031595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16261267                       # Number of tag accesses
system.l2.tags.data_accesses                 16261267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.dtb.walker          297                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            7                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          679                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        48419                       # number of demand (read+write) hits
system.l3.demand_hits::total                    49402                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.dtb.walker          297                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            7                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          679                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        48419                       # number of overall hits
system.l3.overall_hits::total                   49402                       # number of overall hits
system.l3.demand_misses::.switch_cpus.dtb.walker          175                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker            1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         1262                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        14671                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16109                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.dtb.walker          175                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker            1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         1262                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        14671                       # number of overall misses
system.l3.overall_misses::total                 16109                       # number of overall misses
system.l3.demand_accesses::.switch_cpus.dtb.walker          472                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker            8                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         1941                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        63090                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                65511                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          472                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker            8                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         1941                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        63090                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               65511                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.370763                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.125000                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.650180                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.232541                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.245898                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.370763                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.125000                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.650180                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.232541                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.245898                       # miss rate for overall accesses
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               15967                       # number of writebacks
system.l3.writebacks::total                     15967                       # number of writebacks
system.l3.replacements                          16678                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        63691                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            63691                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        63691                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        63691                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.400000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.400000                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_hits::.switch_cpus.data        14203                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 14203                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data        13731                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               13731                       # number of ReadExReq misses
system.l3.ReadExReq_accesses::.switch_cpus.data        27934                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27934                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.491552                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.491552                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          297                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          679                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data        34216                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             35199                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          175                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         1262                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          940                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            2378                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          472                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker            8                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         1941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        35156                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         37577                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.370763                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.125000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.650180                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.026738                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.063283                       # miss rate for ReadSharedReq accesses
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       262144                       # Cycle average of tags in use
system.l3.tags.total_refs                       34562                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     16678                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.072311                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     192.522735                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker   535.180146                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     3.829335                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst  1625.351744                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 259787.116040                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000734                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.002042                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.006200                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.991009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       261840                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2115558                       # Number of tag accesses
system.l3.tags.data_accesses                  2115558                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker        11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        80768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       938944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1030976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1021888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1021888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker          175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        14671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        54099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker          309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       390129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      4535332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4979869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       390129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           390129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4935972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4935972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4935972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        54099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker          309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       390129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      4535332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9915841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      79499030400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79499030400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000001                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 207028724500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79499030400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79499030400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000001                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 207028724500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  52                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 52                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 207028724500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      5138269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    713011113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        718149382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5138269                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    713011113                       # number of overall hits
system.cpu.icache.overall_hits::total       718149382                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       705755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         706151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       705755                       # number of overall misses
system.cpu.icache.overall_misses::total        706151                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst      5138665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    713716868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    718855533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5138665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    713716868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    718855533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000989                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000982                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000989                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000982                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       705628                       # number of writebacks
system.cpu.icache.writebacks::total            705628                       # number of writebacks
system.cpu.icache.replacements                 705628                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5138269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    713011113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       718149382                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       705755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        706151                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst      5138665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    713716868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    718855533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000982                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.050861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           714668130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            705639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1012.795679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.182514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.868347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.993883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1438417217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1438417217                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.itb.walker           20                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker         3403                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total         3423                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.itb.walker           20                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker         3403                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total         3423                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.itb.walker           12                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker         6356                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total         6368                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.itb.walker           12                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker         6356                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total         6368                       # number of overall misses
system.cpu.itb_walker_cache.demand_accesses::.cpu.itb.walker           32                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker         9759                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total         9791                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.itb.walker           32                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker         9759                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total         9791                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.651296                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.650393                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.651296                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.650393                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks          511                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total          511                       # number of writebacks
system.cpu.itb_walker_cache.replacements         5461                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.itb.walker           18                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker         3403                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total         3421                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.itb.walker           12                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker         6356                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total         6368                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.itb.walker           30                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker         9759                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total         9789                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.itb.walker     0.400000                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.651296                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.650526                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     3.724314                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs         9523                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs         6352                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.499213                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.itb.walker     2.826017                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.898297                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker     0.176626                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.056144                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.232770                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        25950                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        25950                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.cpu.dtb.walker           65                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker       337834                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total       337899                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.dtb.walker           65                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker       337834                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total       337899                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.dtb.walker           28                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker        64220                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total        64248                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.dtb.walker           28                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker        64220                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total        64248                       # number of overall misses
system.cpu.dtb_walker_cache.demand_accesses::.cpu.dtb.walker           93                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker       402054                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total       402147                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.dtb.walker           93                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker       402054                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total       402147                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.159730                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.159762                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.159730                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.159762                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks         4739                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         4739                       # number of writebacks
system.cpu.dtb_walker_cache.replacements        34360                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.dtb.walker           65                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker       337834                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total       337899                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.dtb.walker           28                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker        64220                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total        64248                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.dtb.walker           93                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker       402054                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total       402147                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.159730                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.159762                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     5.625695                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs       402113                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs        64235                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     6.260030                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle        12000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.dtb.walker     0.944717                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker     4.680978                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker     0.059045                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.292561                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.351606                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       868542                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       868542                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1844065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158707090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        160551155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1844066                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    160496507                       # number of overall hits
system.cpu.dcache.overall_hits::total       162340573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       179882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5693972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5873854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       179882                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6180429                       # number of overall misses
system.cpu.dcache.overall_misses::total       6360311                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      2023947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    164401062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    166425009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2023948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    166676936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    168700884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.088877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.088877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037702                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6191091                       # number of writebacks
system.cpu.dcache.writebacks::total           6191091                       # number of writebacks
system.cpu.dcache.replacements                6328100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     82267600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        82765213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1442462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1452583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       507734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     83710062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84217796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017248                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data      1346452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     76439490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       77785942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       169761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4251510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4421271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1516213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     80691000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     82207213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.111964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.052689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053782                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1789417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1789418                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       486457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       486457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      2275874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      2275875                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.213745                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.213745                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.987691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           168621784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6328435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.645100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.768089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.219602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         343731227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        343731227                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   4074851500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 5431765929000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5435840780500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions         5103                       # Number of power state transitions
system.switch_cpus.power_state.ticksClkGated::samples         2551                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::mean 1918370721.775382                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::stdev 460136416.177927                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::1000-5e+10         2551    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::min_value       254009                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::max_value   2498506368                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::total         2551                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 382608546751                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 4893763711249                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 159468522500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5439930008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              226722248                       # Simulator instruction rate (inst/s)
host_mem_usage                                1046680                       # Number of bytes of host memory used
host_op_rate                                385897228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.31                       # Real time elapsed on the host
host_tick_rate                             1767363418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   524499044                       # Number of instructions simulated
sim_ops                                     892849973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004089                       # Number of seconds simulated
sim_ticks                                  4089227500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests        27301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops          239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests          54597                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops              239                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        49152                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           12                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           12                       # Number of DMA write transactions.
system.switch_cpus.Branches                    656365                       # Number of branches fetched
system.switch_cpus.committedInsts             3741932                       # Number of instructions committed
system.switch_cpus.committedOps               6761513                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             1057537                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1816                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              739219                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   114                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.001286                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5159672                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   182                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.998714                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  8189964                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       8179430.033077                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      3633382                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      2279802                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       458128                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          30018                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 30018                       # number of float instructions
system.switch_cpus.num_fp_register_reads        62081                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        28964                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              149452                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       10533.966923                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       6691970                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              6691970                       # number of integer instructions
system.switch_cpus.num_int_register_reads     13932370                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      5340647                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1048894                       # Number of load instructions
system.switch_cpus.num_mem_refs               1788265                       # number of memory refs
system.switch_cpus.num_store_insts             739371                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         93283      1.36%      1.36% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           4910236     71.79%     73.15% # Class of executed instruction
system.switch_cpus.op_class::IntMult            20551      0.30%     73.45% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              6643      0.10%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              50      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              2      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     73.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             5720      0.08%     73.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     73.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             3589      0.05%     73.69% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     73.69% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              552      0.01%     73.69% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            7547      0.11%     73.81% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.81% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.81% # Class of executed instruction
system.switch_cpus.op_class::SimdShift           3435      0.05%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            2      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     73.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead          1047374     15.31%     89.17% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          738792     10.80%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1518      0.02%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          579      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            6839876                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         1444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        69156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            576                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.demand_misses::.pc.south_bridge.ide          776                       # number of demand (read+write) misses
system.iocache.demand_misses::total               776                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide          776                       # number of overall misses
system.iocache.overall_misses::total              776                       # number of overall misses
system.iocache.demand_accesses::.pc.south_bridge.ide          776                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             776                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide          776                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            776                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            768                       # number of writebacks
system.iocache.writebacks::total                  768                       # number of writebacks
system.iocache.replacements                       776                       # number of replacements
system.iocache.ReadReq_misses::.pc.south_bridge.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pc.south_bridge.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide          768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide          768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                    792                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  792                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 6984                       # Number of tag accesses
system.iocache.tags.data_accesses                6984                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 400                       # Transaction distribution
system.membus.trans_dist::ReadResp               6006                       # Transaction distribution
system.membus.trans_dist::WriteReq                363                       # Transaction distribution
system.membus.trans_dist::WriteResp               363                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16906                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10745                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10745                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5606                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           768                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          768                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         2328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         2328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.bridge.slave         1136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        48914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        50246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.bridge.slave          580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2078784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2079756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2129808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17902                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012904                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.112862                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17671     98.71%     98.71% # Request fanout histogram
system.membus.snoop_fanout::1                     231      1.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17902                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadReq                  400                       # Transaction distribution
system.l3bus.trans_dist::ReadResp               14429                       # Transaction distribution
system.l3bus.trans_dist::WriteReq                 266                       # Transaction distribution
system.l3bus.trans_dist::WriteResp                266                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         25458                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              1809                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                24                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              13277                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             13277                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          14029                       # Transaction distribution
system.l3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        83248                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3377868                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             16604                       # Total snoops (count)
system.l3bus.snoopTraffic                     1032832                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              44522                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.005368                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.073071                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    44283     99.46%     99.46% # Request fanout histogram
system.l3bus.snoop_fanout::1                      239      0.54%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                44522                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                400                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             52657                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               266                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25392                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26865                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        76176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       123714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side         1366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side         8690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3250176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4983372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.l2.cpu_side       242176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8507020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27993                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1629312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.161379                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96457     98.16%     98.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1547      1.57%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    264      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98268                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.dtb.walker         2622                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.itb.walker          324                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst        22241                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16756                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41943                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.dtb.walker         2622                       # number of overall hits
system.l2.overall_hits::.switch_cpus.itb.walker          324                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst        22241                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16756                       # number of overall hits
system.l2.overall_hits::total                   41943                       # number of overall hits
system.l2.demand_misses::.switch_cpus.dtb.walker          200                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.itb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         3151                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        23934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27307                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.dtb.walker          200                       # number of overall misses
system.l2.overall_misses::.switch_cpus.itb.walker           22                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         3151                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        23934                       # number of overall misses
system.l2.overall_misses::total                 27307                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.dtb.walker         2822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.itb.walker          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        25392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        40690                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.dtb.walker         2822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        25392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        40690                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.dtb.walker     0.070872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.itb.walker     0.063584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.124094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.588203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.394325                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.dtb.walker     0.070872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.itb.walker     0.063584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.124094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.588203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.394325                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25458                       # number of writebacks
system.l2.writebacks::total                     25458                       # number of writebacks
system.l2.replacements                          27734                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25392                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25392                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data          112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.096774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.096774                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3959                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13278                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        17237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.770320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.770320                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst        22241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         3151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        25392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.124094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124094                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.dtb.walker         2622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker          324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data        12797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.dtb.walker          200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.itb.walker           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        10656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.dtb.walker         2822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker          346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        23453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.070872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.063584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.454356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.408625                       # miss rate for ReadSharedReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32757.289263                       # Cycle average of tags in use
system.l2.tags.total_refs                     1605934                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.512811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     799.472676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.dtb.walker   209.882708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.itb.walker     3.520619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1772.058991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 29972.354269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.dtb.walker     0.006405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.itb.walker     0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.054079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.914684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999673                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8709                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1131116                       # Number of tag accesses
system.l2.tags.data_accesses                  1131116                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.dtb.walker          181                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            2                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          668                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        10111                       # number of demand (read+write) hits
system.l3.demand_hits::total                    10962                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.dtb.walker          181                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            2                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          668                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        10111                       # number of overall hits
system.l3.overall_hits::total                   10962                       # number of overall hits
system.l3.demand_misses::.switch_cpus.dtb.walker           19                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           20                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         2483                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        13822                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16344                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.dtb.walker           19                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           20                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         2483                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        13822                       # number of overall misses
system.l3.overall_misses::total                 16344                       # number of overall misses
system.l3.demand_accesses::.switch_cpus.dtb.walker          200                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           22                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         3151                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        23933                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                27306                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          200                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           22                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         3151                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        23933                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               27306                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.095000                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.788004                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.577529                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.598550                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.095000                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.788004                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.577529                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.598550                       # miss rate for overall accesses
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               16138                       # number of writebacks
system.l3.writebacks::total                     16138                       # number of writebacks
system.l3.replacements                          16310                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        25458                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            25458                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        25458                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        25458                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_hits::.switch_cpus.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus.data            8                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.615385                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.615385                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_hits::.switch_cpus.data         2531                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  2531                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data        10746                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               10746                       # number of ReadExReq misses
system.l3.ReadExReq_accesses::.switch_cpus.data        13277                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             13277                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.809370                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.809370                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          181                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          668                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         7580                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8431                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker           19                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           20                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         2483                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data         3076                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            5598                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           22                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         3151                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        10656                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         14029                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.095000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.909091                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.788004                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.288664                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.399031                       # miss rate for ReadSharedReq accesses
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 262034.779353                       # Cycle average of tags in use
system.l3.tags.total_refs                      657326                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    278613                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.359280                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     633.438302                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker   451.902550                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     6.409129                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst  2855.999472                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 258087.029900                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.002416                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.001724                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.010895                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.984524                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999583                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        262095                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1094                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4023                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        11434                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       245427                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.999813                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    889845                       # Number of tag accesses
system.l3.tags.data_accesses                   889845                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       158912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       883584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1044992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       158912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        158912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1081984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1081984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        13806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker       297367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       313018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     38861130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    216076019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255547533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     38861130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38861130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      264593741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264593741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      264593741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker       297367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       313018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     38861130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    216076019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520141274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1570263360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1570263360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4089227500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1570263360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1570263360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4089227500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  408                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 408                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1033                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1033                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side         1552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total         1552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total        49216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    50184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   4089227500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      5138269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    718145335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        723283604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5138269                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    718145335                       # number of overall hits
system.cpu.icache.overall_hits::total       723283604                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       731147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         731543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       731147                       # number of overall misses
system.cpu.icache.overall_misses::total        731543                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst      5138665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    718876482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    724015147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5138665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    718876482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    724015147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001010                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       731020                       # number of writebacks
system.cpu.icache.writebacks::total            731020                       # number of writebacks
system.cpu.icache.replacements                 731020                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5138269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    718145335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       723283604                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       731147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        731543                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst      5138665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    718876482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    724015147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001010                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.051574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           724015147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            731543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            989.709623                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.180873                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.870701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.004260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.993888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1448761837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1448761837                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.itb.walker           20                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker         3648                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total         3668                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.itb.walker           20                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker         3648                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total         3668                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.itb.walker           12                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker         6837                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total         6849                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.itb.walker           12                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker         6837                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total         6849                       # number of overall misses
system.cpu.itb_walker_cache.demand_accesses::.cpu.itb.walker           32                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker        10485                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total        10517                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.itb.walker           32                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker        10485                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total        10517                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.652074                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.651231                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.itb.walker     0.375000                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.652074                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.651231                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks          519                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total          519                       # number of writebacks
system.cpu.itb_walker_cache.replacements         5865                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.itb.walker           18                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker         3648                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total         3666                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.itb.walker           12                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker         6837                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total         6849                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.itb.walker           30                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker        10485                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total        10515                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.itb.walker     0.400000                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.652074                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.651355                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     3.730325                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs        10517                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs         6849                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     1.535553                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.itb.walker     2.823893                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.906433                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker     0.176493                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.056652                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.233145                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses        27883                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses        27883                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.cpu.dtb.walker           65                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker       342479                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total       342544                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.dtb.walker           65                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker       342479                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total       342544                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.dtb.walker           28                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker        67133                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total        67161                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.dtb.walker           28                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker        67133                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total        67161                       # number of overall misses
system.cpu.dtb_walker_cache.demand_accesses::.cpu.dtb.walker           93                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker       409612                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total       409705                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.dtb.walker           93                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker       409612                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total       409705                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.163894                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.163925                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.163894                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.163925                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks         5610                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         5610                       # number of writebacks
system.cpu.dtb_walker_cache.replacements        37224                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.dtb.walker           65                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker       342479                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total       342544                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.dtb.walker           28                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker        67133                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total        67161                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.dtb.walker           93                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker       409612                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total       409705                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.dtb.walker     0.301075                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.163894                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.163925                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     5.632336                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs       409705                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs        67161                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     6.100341                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle        12000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.dtb.walker     0.944007                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker     4.688329                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker     0.059000                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.293021                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.352021                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses       886571                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses       886571                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1844065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    160462686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162306751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1844066                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    162252269                       # number of overall hits
system.cpu.dcache.overall_hits::total       164096335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       179882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5733986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5913868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       179882                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6221272                       # number of overall misses
system.cpu.dcache.overall_misses::total       6401154                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      2023947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    166196672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    168220619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2023948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    168473541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170497489                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.088877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034501                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.088877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.036927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037544                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6228233                       # number of writebacks
system.cpu.dcache.writebacks::total           6228233                       # number of writebacks
system.cpu.dcache.replacements                6368796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     83301474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        83799087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1465104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1475225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       507734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     84766578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     85274312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017284                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017300                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data      1346452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     77161212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       78507664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       169761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4268882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4438643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1516213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     81430094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     82946307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.111964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.052424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053512                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1789583                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1789584                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       487286                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       487286                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      2276869                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      2276870                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.214016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.214016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.987496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170497489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6370167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.764995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.767511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.219984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         347365145                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        347365145                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   4074851500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 5435855156500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5439930008000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions         5107                       # Number of power state transitions
system.switch_cpus.power_state.ticksClkGated::samples         2553                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::mean 1916869945.488053                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::stdev 463069723.087647                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::1000-5e+10         2553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::min_value       254009                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::max_value   2498506368                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.ticksClkGated::total         2553                       # Distribution of time spent in the clock gated state
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 386692514669                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 4893768970831                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 159468522500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
