m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/simulation/modelsim
vcjb_8bit_addsub_struc_v
Z1 !s110 1649452350
!i10b 1
!s100 [m7L:bURC4j<hJPLf7ZjH0
IlG0d6X89HMfMPQ<Om@OaZ1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1636942247
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_addsub_struc_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_addsub_struc_v.v
Z3 L0 10
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1649452350.000000
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_addsub_struc_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_addsub_struc_v.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU
Z8 tCvgOpt 0
vcjb_8bit_alu_struc_v
R1
!i10b 1
!s100 ?nQ;YSked]TIhSzg5b;DO0
IeSmWi2m3UIM55TYz]jf7d1
R2
R0
w1636942590
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_alu_struc_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_alu_struc_v.v
R3
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_alu_struc_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_alu_struc_v.v|
!i113 1
R6
R7
R8
vcjb_8bit_arith_unit_v
R1
!i10b 1
!s100 zN3BZ5<BV37RdSI2l@RIY3
IiCRm1SU]NEj?ZLVM2MCQK3
R2
R0
w1636943292
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_arith_unit_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_arith_unit_v.v
R3
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_arith_unit_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_arith_unit_v.v|
!i113 1
R6
R7
R8
vcjb_8bit_const_unit_v
R1
!i10b 1
!s100 dd@Oj26f=o>:N43KIFZT11
Ija9Lf6>51k2dWnlo>KPB>2
R2
R0
w1636988031
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_const_unit_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_const_unit_v.v
R3
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_const_unit_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_const_unit_v.v|
!i113 1
R6
R7
R8
vcjb_8bit_logic_unit_v
Z9 !s110 1649452349
!i10b 1
!s100 9Cj050^>h8QESiR<kSLco1
I^aKz]6@NRke>_kzC?V?GU3
R2
R0
w1636988028
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_logic_unit_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_logic_unit_v.v
R3
R4
r1
!s85 0
31
Z10 !s108 1649452349.000000
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_logic_unit_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_logic_unit_v.v|
!i113 1
R6
R7
R8
vcjb_8bit_sr_unit_v
R9
!i10b 1
!s100 H<7[=`o;h@XK:hVDQG3RR0
IBY4IaaF<nTaOjj2MRaNk_1
R2
R0
w1636950407
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_sr_unit_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_sr_unit_v.v
R3
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_sr_unit_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_sr_unit_v.v|
!i113 1
R6
R7
R8
vcjb_DM_HMMIOP_v
R9
!i10b 1
!s100 z@JMSc@zXz3^A>WH9SXK`0
I1i4?HiM2L>`4NTF`4SgJ=3
R2
R0
w1636992113
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.v
Z11 L0 39
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.v|
!i113 1
R6
Z12 !s92 -vlog01compat -work work +incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC
R8
ncjb_@d@m_@h@m@m@i@o@p_v
vcjb_fa_struc_v
R1
!i10b 1
!s100 izPMR0_YA6gD^D1zD9kP?3
Ie58^;5Am[WUo8P;c38?DW2
R2
R0
w1636941132
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_fa_struc_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_fa_struc_v.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_fa_struc_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_fa_struc_v.v|
!i113 1
R6
Z13 !s92 -vlog01compat -work work +incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives
R8
vcjb_IW2ASCII_v
R9
!i10b 1
!s100 RG51Q2fWIMJ03cP9ZS<RL3
IITXgYLhe=T8:AoSB_]Ld81
R2
R0
w1636951202
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_IW2ASCII_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_IW2ASCII_v.v
Z14 L0 11
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_IW2ASCII_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_IW2ASCII_v.v|
!i113 1
R6
R12
R8
ncjb_@i@w2@a@s@c@i@i_v
vcjb_nbit_4loc_stack_v
R1
!i10b 1
!s100 Y2m9>>aNccL9QiaNL=e931
I1TC^zRdgH3nV1<bJebkIX1
R2
R0
w1636941570
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_4loc_stack_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_4loc_stack_v.v
R3
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_4loc_stack_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_4loc_stack_v.v|
!i113 1
R6
R13
R8
vcjb_nbit_cntup_v
R1
!i10b 1
!s100 aZbdG@[Bcf4m4O9^BG94h0
IM9C[;48ZCW^n]l=W51d3I0
R2
R0
w1636941118
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_cntup_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_cntup_v.v
R3
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_cntup_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_cntup_v.v|
!i113 1
R6
R13
R8
vcjb_nbit_mux2to1_struc_v
R1
!i10b 1
!s100 :=[SZ=^DOiLnJ0UQCoYA^1
Id2O_]oM3@;@lSL?K[G2;K2
R2
R0
w1636941810
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux2to1_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux2to1_v.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux2to1_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux2to1_v.v|
!i113 1
R6
R13
R8
vcjb_nbit_mux4to1_struc_v
R1
!i10b 1
!s100 FMJQY0?6Hi[2n2FR8A`zG2
IiM5WKgjL]MMFZfOOm;_7C1
R2
R0
w1636941811
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux4to1_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux4to1_v.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux4to1_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux4to1_v.v|
!i113 1
R6
R13
R8
vcjb_nbit_reg_v
R1
!i10b 1
!s100 0BDg^DNC1Dd9dOd6XcL6U0
IGRg^VaKfUl7FCWTVWYaVA1
R2
R0
w1636941813
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_reg_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_reg_v.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_reg_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_reg_v.v|
!i113 1
R6
R13
R8
vcjb_PM_HMMIOP_v
R9
!i10b 1
!s100 RlLlP_gd7@IaUDIdLfCLn2
IYklIT>ieaT7U@Q`5=WNYd3
R2
R0
w1649452289
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.v
R11
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.v|
!i113 1
R6
R12
R8
ncjb_@p@m_@h@m@m@i@o@p_v
vcjbRISC_HMMIOP_CU_v
R9
!i10b 1
!s100 VTTm?G2SPa9m>ek2mjKNa2
IBXE?HnJ01gYJlfJ?k2cBW0
R2
R0
w1638222421
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_CU_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_CU_v.v
L0 12
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_CU_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_CU_v.v|
!i113 1
R6
R12
R8
ncjb@r@i@s@c_@h@m@m@i@o@p_@c@u_v
vcjbRISC_HMMIOP_DP_v
R9
!i10b 1
!s100 FGz`Qcol6ElD6laJ9_1A00
Id@:DT`72n3]g]_PP0oU9a2
R2
R0
w1636988850
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_DP_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_DP_v.v
R14
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_DP_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_DP_v.v|
!i113 1
R6
R12
R8
ncjb@r@i@s@c_@h@m@m@i@o@p_@d@p_v
vcjbRISC_HMMIOP_v
R9
!i10b 1
!s100 ZdhJJU^2cgziF9lT<kgnG2
ID0KIH]m49j=S=e2z:f:<`2
R2
R0
w1640305556
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v.v
R3
R4
r1
!s85 0
31
R10
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v.v|
!i113 1
R6
R12
R8
ncjb@r@i@s@c_@h@m@m@i@o@p_v
vcjbRISC_HMMIOP_v_tb
R1
!i10b 1
!s100 X1g13C3DLQ`Y4`W^>kazo3
I9aFz@TQ=IeJ6b_<=?Dek83
R2
R0
w1638554537
8D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC/cjbRISC_HMMIOP_v_tb.v
FD:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC/cjbRISC_HMMIOP_v_tb.v
L0 14
R4
r1
!s85 0
31
R5
!s107 D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC/cjbRISC_HMMIOP_v_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC|D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC/cjbRISC_HMMIOP_v_tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/../verilog_RISC
R8
ncjb@r@i@s@c_@h@m@m@i@o@p_v_tb
