<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/4.0/88x31.png" /></a><br />This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/">Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License</a>.

---

# This repository contains my personal work in *VHDL* during my engineering school

You must select a branch to move from one academic sequence to another :

- SA2:
  - [Several exercises](https://github.com/tanguy-rdt/depot-ensta-vhdl/tree/SA2/electronique_numerique)
  - [Final project - *automatic gearbox*](https://github.com/tanguy-rdt/depot-ensta-vhdl/tree/SA2/electronique_numerique/boitevitesse)
- SA3:
  - [Several exercises](https://github.com/tanguy-rdt/depot-ensta-vhdl/tree/SA3/architecture)
  - [Final project - *32bits CPU*](https://github.com/tanguy-rdt/depot-ensta-vhdl/tree/SA3/architecture/simji_cpu_TanguyROUDAUT)
