<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>FIC_3_PERIPHERALS</header>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2024.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_02xx:APBmslave0_PWDATAS[0-31] and CORE_I2C_C0_0_WRAPPER_1:APBslave:APBslave_PWDATA[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/FIC_3_PERIPHERALS/pins/FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_02xx</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2024.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_03xx:APBmslave0_PWDATAS[0-31] and CoreUARTapb_C0_0:APB_bif:PWDATA[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/FIC_3_PERIPHERALS/pins/FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_03xx</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2024.1\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_04xx:APBmslave0_PWDATAS[0-31] and RPi_ID_I2C:APBslave:APBslave_PWDATA[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/FIC_3_PERIPHERALS/pins/FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4000_04xx</crossprobe>
  </drc>
</drcreport>
