`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_8(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000001101000101111111101010100011111111010101100111111100010100000000010010001001011111111011111001111111010100010100000000101110011111111111100110110;
		2'd1: data <= 153'b111111100110011011111111010110011111111110010000000000000000000010010000001100011001000000001110010001111111010110110000000001010100101011111111101000010;
		2'd2: data <= 153'b111111100110100000000001111010111111111101101110100111111100110011010000001001011100111111111011010100111111111010001101111111111100101100000000010011101;
		2'd3: data <= 153'b111111111111010010000000000100000100000000000110111000000001001110101111111111110011100000000000110100000000000001100011111111101100000011111111111100000;
		endcase
		end
	end
	assign dout = data;
endmodule
