// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec 13 16:27:22 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_dec_clefia_dec_0_0_sim_netlist.v
// Design      : design_dec_clefia_dec_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
(* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
(* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce03;
  wire ce18;
  wire ce25;
  wire ce43;
  wire clefia_s0_U_n_100;
  wire clefia_s0_U_n_101;
  wire clefia_s0_U_n_102;
  wire clefia_s0_U_n_120;
  wire clefia_s0_U_n_121;
  wire clefia_s0_U_n_122;
  wire clefia_s0_U_n_123;
  wire clefia_s0_U_n_124;
  wire clefia_s0_U_n_125;
  wire clefia_s0_U_n_126;
  wire clefia_s0_U_n_127;
  wire clefia_s0_U_n_137;
  wire clefia_s0_U_n_141;
  wire clefia_s0_U_n_142;
  wire clefia_s0_U_n_143;
  wire clefia_s0_U_n_144;
  wire clefia_s0_U_n_145;
  wire clefia_s0_U_n_146;
  wire clefia_s0_U_n_147;
  wire clefia_s0_U_n_148;
  wire clefia_s0_U_n_149;
  wire clefia_s0_U_n_150;
  wire clefia_s0_U_n_151;
  wire clefia_s0_U_n_152;
  wire clefia_s0_U_n_153;
  wire clefia_s0_U_n_154;
  wire clefia_s0_U_n_155;
  wire clefia_s0_U_n_156;
  wire clefia_s0_U_n_157;
  wire clefia_s0_U_n_158;
  wire clefia_s0_U_n_159;
  wire clefia_s0_U_n_160;
  wire clefia_s0_U_n_161;
  wire clefia_s0_U_n_162;
  wire clefia_s0_U_n_163;
  wire clefia_s0_U_n_164;
  wire clefia_s0_U_n_165;
  wire clefia_s0_U_n_185;
  wire clefia_s0_U_n_186;
  wire clefia_s0_U_n_187;
  wire clefia_s0_U_n_188;
  wire clefia_s0_U_n_189;
  wire clefia_s0_U_n_190;
  wire clefia_s0_U_n_191;
  wire clefia_s0_U_n_192;
  wire clefia_s0_U_n_193;
  wire clefia_s0_U_n_232;
  wire clefia_s0_U_n_233;
  wire clefia_s0_U_n_234;
  wire clefia_s0_U_n_237;
  wire clefia_s0_U_n_239;
  wire clefia_s0_U_n_241;
  wire clefia_s0_U_n_242;
  wire clefia_s0_U_n_243;
  wire clefia_s0_U_n_244;
  wire clefia_s0_U_n_245;
  wire clefia_s0_U_n_246;
  wire clefia_s0_U_n_247;
  wire clefia_s0_U_n_248;
  wire clefia_s0_U_n_249;
  wire clefia_s0_U_n_250;
  wire clefia_s0_U_n_251;
  wire clefia_s0_U_n_252;
  wire clefia_s0_U_n_253;
  wire clefia_s0_U_n_254;
  wire clefia_s0_U_n_255;
  wire clefia_s0_U_n_256;
  wire clefia_s0_U_n_281;
  wire clefia_s0_U_n_282;
  wire clefia_s0_U_n_283;
  wire clefia_s0_U_n_284;
  wire clefia_s0_U_n_285;
  wire clefia_s0_U_n_286;
  wire clefia_s0_U_n_287;
  wire clefia_s0_U_n_288;
  wire clefia_s0_U_n_289;
  wire clefia_s0_U_n_290;
  wire clefia_s0_U_n_291;
  wire clefia_s0_U_n_292;
  wire clefia_s0_U_n_293;
  wire clefia_s0_U_n_297;
  wire clefia_s0_U_n_298;
  wire clefia_s0_U_n_299;
  wire clefia_s0_U_n_300;
  wire clefia_s0_U_n_301;
  wire clefia_s0_U_n_302;
  wire clefia_s0_U_n_303;
  wire clefia_s0_U_n_304;
  wire clefia_s0_U_n_326;
  wire clefia_s0_U_n_327;
  wire clefia_s0_U_n_328;
  wire clefia_s0_U_n_329;
  wire clefia_s0_U_n_330;
  wire clefia_s0_U_n_331;
  wire clefia_s0_U_n_332;
  wire clefia_s0_U_n_333;
  wire clefia_s0_U_n_361;
  wire clefia_s0_U_n_362;
  wire clefia_s0_U_n_363;
  wire clefia_s0_U_n_364;
  wire clefia_s0_U_n_365;
  wire clefia_s0_U_n_380;
  wire clefia_s0_U_n_387;
  wire clefia_s0_U_n_388;
  wire clefia_s0_U_n_389;
  wire clefia_s0_U_n_390;
  wire clefia_s0_U_n_391;
  wire clefia_s0_U_n_392;
  wire clefia_s0_U_n_393;
  wire clefia_s0_U_n_418;
  wire clefia_s0_U_n_419;
  wire clefia_s0_U_n_436;
  wire clefia_s0_U_n_437;
  wire clefia_s0_U_n_438;
  wire clefia_s0_U_n_439;
  wire clefia_s0_U_n_440;
  wire clefia_s0_U_n_441;
  wire clefia_s0_U_n_442;
  wire clefia_s0_U_n_443;
  wire clefia_s0_U_n_444;
  wire clefia_s0_U_n_445;
  wire clefia_s0_U_n_446;
  wire clefia_s0_U_n_461;
  wire clefia_s0_U_n_474;
  wire clefia_s0_U_n_475;
  wire clefia_s0_U_n_476;
  wire clefia_s0_U_n_477;
  wire clefia_s0_U_n_478;
  wire clefia_s0_U_n_483;
  wire clefia_s0_U_n_484;
  wire clefia_s0_U_n_485;
  wire clefia_s0_U_n_486;
  wire clefia_s0_U_n_487;
  wire clefia_s0_U_n_488;
  wire clefia_s0_U_n_489;
  wire clefia_s0_U_n_490;
  wire clefia_s0_U_n_491;
  wire clefia_s0_U_n_492;
  wire clefia_s0_U_n_493;
  wire clefia_s0_U_n_494;
  wire clefia_s0_U_n_523;
  wire clefia_s0_U_n_524;
  wire clefia_s0_U_n_550;
  wire clefia_s0_U_n_572;
  wire clefia_s0_U_n_573;
  wire clefia_s0_U_n_574;
  wire clefia_s0_U_n_575;
  wire clefia_s0_U_n_583;
  wire clefia_s0_U_n_584;
  wire clefia_s0_U_n_585;
  wire clefia_s0_U_n_586;
  wire clefia_s0_U_n_599;
  wire clefia_s0_U_n_600;
  wire clefia_s0_U_n_601;
  wire clefia_s0_U_n_602;
  wire clefia_s0_U_n_603;
  wire clefia_s0_U_n_604;
  wire clefia_s0_U_n_605;
  wire clefia_s0_U_n_606;
  wire clefia_s0_U_n_62;
  wire clefia_s0_U_n_63;
  wire clefia_s0_U_n_645;
  wire clefia_s0_U_n_654;
  wire clefia_s0_U_n_656;
  wire clefia_s0_U_n_657;
  wire clefia_s0_U_n_658;
  wire clefia_s0_U_n_661;
  wire clefia_s0_U_n_662;
  wire clefia_s0_U_n_663;
  wire clefia_s0_U_n_664;
  wire clefia_s0_U_n_693;
  wire clefia_s0_U_n_694;
  wire clefia_s0_U_n_701;
  wire clefia_s0_U_n_702;
  wire clefia_s0_U_n_705;
  wire clefia_s0_U_n_706;
  wire clefia_s0_U_n_711;
  wire clefia_s0_U_n_712;
  wire clefia_s0_U_n_713;
  wire clefia_s0_U_n_714;
  wire clefia_s0_U_n_738;
  wire clefia_s0_U_n_76;
  wire clefia_s0_U_n_766;
  wire clefia_s0_U_n_767;
  wire clefia_s0_U_n_768;
  wire clefia_s0_U_n_769;
  wire clefia_s0_U_n_770;
  wire clefia_s0_U_n_771;
  wire clefia_s0_U_n_781;
  wire clefia_s0_U_n_782;
  wire clefia_s0_U_n_783;
  wire clefia_s0_U_n_784;
  wire clefia_s0_U_n_785;
  wire clefia_s0_U_n_789;
  wire clefia_s0_U_n_790;
  wire clefia_s0_U_n_795;
  wire clefia_s0_U_n_801;
  wire clefia_s0_U_n_802;
  wire clefia_s0_U_n_803;
  wire clefia_s0_U_n_804;
  wire clefia_s0_U_n_808;
  wire clefia_s0_U_n_809;
  wire clefia_s0_U_n_810;
  wire clefia_s0_U_n_811;
  wire clefia_s0_U_n_812;
  wire clefia_s0_U_n_813;
  wire clefia_s0_U_n_814;
  wire clefia_s0_U_n_821;
  wire clefia_s0_U_n_822;
  wire clefia_s0_U_n_86;
  wire clefia_s0_U_n_95;
  wire clefia_s0_U_n_96;
  wire clefia_s0_U_n_97;
  wire clefia_s0_U_n_98;
  wire clefia_s0_U_n_99;
  wire clefia_s0_address01;
  wire clefia_s0_address0114_out;
  wire clefia_s0_address0115_out;
  wire clefia_s0_address0116_out;
  wire clefia_s0_address0117_out;
  wire clefia_s0_address0118_out;
  wire clefia_s0_address0120_out;
  wire clefia_s0_address0121_out;
  wire clefia_s0_address0122_out;
  wire clefia_s0_address0123_out;
  wire clefia_s0_address0124_out;
  wire clefia_s0_address21;
  wire clefia_s0_address2110_out;
  wire clefia_s0_address2111_out;
  wire clefia_s0_address2112_out;
  wire clefia_s0_address2113_out;
  wire clefia_s0_address218_out;
  wire clefia_s0_address219_out;
  wire clefia_s0_address41;
  wire clefia_s0_address413_out;
  wire clefia_s0_address414_out;
  wire clefia_s0_address415_out;
  wire clefia_s0_address416_out;
  wire clefia_s0_address417_out;
  wire clefia_s0_address51;
  wire clefia_s0_ce1;
  wire clefia_s0_ce2;
  wire clefia_s0_ce5;
  wire clefia_s0_ce6;
  wire [7:0]clefia_s0_q0;
  wire [7:0]clefia_s0_q1;
  wire [7:0]clefia_s0_q2;
  wire [7:0]clefia_s0_q3;
  wire [7:0]clefia_s0_q4;
  wire [7:0]clefia_s0_q5;
  wire [7:0]clefia_s0_q6;
  wire clefia_s1_U_n_109;
  wire clefia_s1_U_n_110;
  wire clefia_s1_U_n_111;
  wire clefia_s1_U_n_112;
  wire clefia_s1_U_n_113;
  wire clefia_s1_U_n_114;
  wire clefia_s1_U_n_115;
  wire clefia_s1_U_n_116;
  wire clefia_s1_U_n_117;
  wire clefia_s1_U_n_118;
  wire clefia_s1_U_n_119;
  wire clefia_s1_U_n_120;
  wire clefia_s1_U_n_121;
  wire clefia_s1_U_n_122;
  wire clefia_s1_U_n_123;
  wire clefia_s1_U_n_124;
  wire clefia_s1_U_n_125;
  wire clefia_s1_U_n_126;
  wire clefia_s1_U_n_127;
  wire clefia_s1_U_n_128;
  wire clefia_s1_U_n_129;
  wire clefia_s1_U_n_130;
  wire clefia_s1_U_n_131;
  wire clefia_s1_U_n_132;
  wire clefia_s1_U_n_133;
  wire clefia_s1_U_n_134;
  wire clefia_s1_U_n_135;
  wire clefia_s1_U_n_169;
  wire clefia_s1_U_n_170;
  wire clefia_s1_U_n_171;
  wire clefia_s1_U_n_172;
  wire clefia_s1_U_n_173;
  wire clefia_s1_U_n_174;
  wire clefia_s1_U_n_175;
  wire clefia_s1_U_n_176;
  wire clefia_s1_U_n_177;
  wire clefia_s1_U_n_178;
  wire clefia_s1_U_n_179;
  wire clefia_s1_U_n_180;
  wire clefia_s1_U_n_181;
  wire clefia_s1_U_n_182;
  wire clefia_s1_U_n_183;
  wire clefia_s1_U_n_184;
  wire clefia_s1_U_n_213;
  wire clefia_s1_U_n_214;
  wire clefia_s1_U_n_215;
  wire clefia_s1_U_n_217;
  wire clefia_s1_U_n_218;
  wire clefia_s1_U_n_219;
  wire clefia_s1_U_n_220;
  wire clefia_s1_U_n_221;
  wire clefia_s1_U_n_222;
  wire clefia_s1_U_n_223;
  wire clefia_s1_U_n_224;
  wire clefia_s1_U_n_243;
  wire clefia_s1_U_n_250;
  wire clefia_s1_U_n_251;
  wire clefia_s1_U_n_252;
  wire clefia_s1_U_n_253;
  wire clefia_s1_U_n_254;
  wire clefia_s1_U_n_255;
  wire clefia_s1_U_n_300;
  wire clefia_s1_U_n_301;
  wire clefia_s1_U_n_302;
  wire clefia_s1_U_n_303;
  wire clefia_s1_U_n_304;
  wire clefia_s1_U_n_305;
  wire clefia_s1_U_n_306;
  wire clefia_s1_U_n_307;
  wire clefia_s1_U_n_308;
  wire clefia_s1_U_n_309;
  wire clefia_s1_U_n_310;
  wire clefia_s1_U_n_311;
  wire clefia_s1_U_n_312;
  wire clefia_s1_U_n_313;
  wire clefia_s1_U_n_314;
  wire clefia_s1_U_n_331;
  wire clefia_s1_U_n_332;
  wire clefia_s1_U_n_333;
  wire clefia_s1_U_n_334;
  wire clefia_s1_U_n_335;
  wire clefia_s1_U_n_336;
  wire clefia_s1_U_n_365;
  wire clefia_s1_U_n_366;
  wire clefia_s1_U_n_375;
  wire clefia_s1_U_n_376;
  wire clefia_s1_U_n_415;
  wire clefia_s1_U_n_416;
  wire clefia_s1_U_n_417;
  wire clefia_s1_U_n_418;
  wire clefia_s1_U_n_419;
  wire clefia_s1_U_n_420;
  wire clefia_s1_U_n_421;
  wire clefia_s1_U_n_522;
  wire clefia_s1_U_n_523;
  wire clefia_s1_U_n_524;
  wire clefia_s1_U_n_525;
  wire clefia_s1_U_n_526;
  wire clefia_s1_U_n_527;
  wire clefia_s1_U_n_528;
  wire clefia_s1_U_n_529;
  wire clefia_s1_U_n_530;
  wire clefia_s1_U_n_531;
  wire clefia_s1_U_n_532;
  wire clefia_s1_U_n_533;
  wire clefia_s1_U_n_534;
  wire clefia_s1_U_n_535;
  wire clefia_s1_U_n_536;
  wire clefia_s1_U_n_537;
  wire clefia_s1_U_n_560;
  wire clefia_s1_U_n_561;
  wire clefia_s1_U_n_57;
  wire clefia_s1_U_n_58;
  wire clefia_s1_U_n_59;
  wire clefia_s1_U_n_599;
  wire clefia_s1_U_n_60;
  wire clefia_s1_U_n_600;
  wire clefia_s1_U_n_601;
  wire clefia_s1_U_n_607;
  wire clefia_s1_U_n_608;
  wire clefia_s1_U_n_609;
  wire clefia_s1_U_n_61;
  wire clefia_s1_U_n_610;
  wire clefia_s1_U_n_611;
  wire clefia_s1_U_n_612;
  wire clefia_s1_U_n_613;
  wire clefia_s1_U_n_614;
  wire clefia_s1_U_n_615;
  wire clefia_s1_U_n_616;
  wire clefia_s1_U_n_617;
  wire clefia_s1_U_n_62;
  wire clefia_s1_U_n_63;
  wire clefia_s1_U_n_634;
  wire clefia_s1_U_n_635;
  wire clefia_s1_U_n_64;
  wire clefia_s1_U_n_644;
  wire clefia_s1_U_n_65;
  wire clefia_s1_U_n_66;
  wire clefia_s1_U_n_67;
  wire clefia_s1_U_n_677;
  wire clefia_s1_U_n_678;
  wire clefia_s1_U_n_679;
  wire clefia_s1_U_n_680;
  wire clefia_s1_U_n_725;
  wire clefia_s1_U_n_735;
  wire clefia_s1_U_n_736;
  wire clefia_s1_U_n_737;
  wire clefia_s1_U_n_738;
  wire clefia_s1_U_n_739;
  wire clefia_s1_U_n_740;
  wire clefia_s1_U_n_741;
  wire clefia_s1_U_n_745;
  wire clefia_s1_U_n_752;
  wire clefia_s1_U_n_753;
  wire clefia_s1_U_n_76;
  wire clefia_s1_U_n_767;
  wire clefia_s1_U_n_768;
  wire clefia_s1_U_n_771;
  wire clefia_s1_U_n_772;
  wire clefia_s1_U_n_773;
  wire clefia_s1_U_n_774;
  wire clefia_s1_U_n_775;
  wire clefia_s1_U_n_780;
  wire clefia_s1_U_n_781;
  wire clefia_s1_U_n_794;
  wire clefia_s1_U_n_795;
  wire clefia_s1_U_n_796;
  wire clefia_s1_U_n_797;
  wire clefia_s1_U_n_798;
  wire clefia_s1_U_n_799;
  wire clefia_s1_U_n_802;
  wire clefia_s1_U_n_803;
  wire clefia_s1_U_n_804;
  wire clefia_s1_U_n_805;
  wire clefia_s1_U_n_806;
  wire clefia_s1_U_n_807;
  wire clefia_s1_U_n_808;
  wire clefia_s1_U_n_809;
  wire clefia_s1_U_n_810;
  wire clefia_s1_U_n_811;
  wire clefia_s1_U_n_812;
  wire clefia_s1_U_n_813;
  wire clefia_s1_U_n_814;
  wire clefia_s1_U_n_815;
  wire clefia_s1_U_n_816;
  wire clefia_s1_U_n_817;
  wire clefia_s1_U_n_818;
  wire clefia_s1_U_n_819;
  wire clefia_s1_U_n_820;
  wire clefia_s1_U_n_821;
  wire clefia_s1_U_n_822;
  wire clefia_s1_U_n_823;
  wire clefia_s1_U_n_825;
  wire clefia_s1_U_n_826;
  wire clefia_s1_U_n_827;
  wire clefia_s1_U_n_828;
  wire clefia_s1_U_n_829;
  wire clefia_s1_U_n_830;
  wire clefia_s1_U_n_831;
  wire clefia_s1_U_n_832;
  wire clefia_s1_U_n_833;
  wire clefia_s1_U_n_834;
  wire clefia_s1_U_n_835;
  wire clefia_s1_U_n_836;
  wire clefia_s1_U_n_837;
  wire clefia_s1_U_n_838;
  wire clefia_s1_U_n_839;
  wire clefia_s1_U_n_85;
  wire clefia_s1_U_n_86;
  wire clefia_s1_U_n_87;
  wire clefia_s1_U_n_88;
  wire clefia_s1_U_n_89;
  wire clefia_s1_U_n_90;
  wire clefia_s1_U_n_91;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire [7:0]clefia_s1_q0;
  wire [7:0]clefia_s1_q1;
  wire [7:0]clefia_s1_q2;
  wire [7:0]clefia_s1_q3;
  wire [7:0]clefia_s1_q4;
  wire [7:0]clefia_s1_q5;
  wire [7:0]clefia_s1_q6;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_9;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire control_s_axi_U_n_93;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire control_s_axi_U_n_99;
  wire ct_ce01;
  wire ct_ce012;
  wire ct_ce014;
  wire ct_ce015;
  wire ct_ce01541_out;
  wire ct_ce03;
  wire ct_ce05;
  wire ct_ce09;
  wire [7:0]ct_load_10_reg_32311;
  wire [7:0]ct_load_11_reg_32347;
  wire [7:0]ct_load_1_reg_32156;
  wire [7:0]ct_load_2_reg_32187;
  wire [7:0]ct_load_3_reg_32218;
  wire [7:0]ct_load_8_reg_32249;
  wire [7:0]ct_load_9_reg_32280;
  wire [7:0]ct_load_reg_32141;
  wire [7:0]ct_load_reg_32141_pp0_iter1_reg;
  wire [7:0]ct_q0;
  wire interrupt;
  wire [7:2]or_ln134_100_fu_17863_p3;
  wire [5:2]or_ln134_101_fu_17869_p3;
  wire [5:2]or_ln134_102_fu_17875_p3;
  wire [5:2]or_ln134_107_fu_17681_p3;
  wire [5:2]or_ln134_108_fu_17687_p3;
  wire [7:2]or_ln134_109_fu_17693_p3;
  wire [7:0]or_ln134_10_reg_32672;
  wire [7:0]or_ln134_110_fu_17699_p3;
  wire [7:0]or_ln134_115_fu_20134_p3;
  wire [7:2]or_ln134_116_fu_20140_p3;
  wire [5:2]or_ln134_117_fu_20146_p3;
  wire [5:2]or_ln134_118_fu_20152_p3;
  wire [5:2]or_ln134_11_fu_4321_p3;
  wire [5:2]or_ln134_123_fu_19964_p3;
  wire [5:2]or_ln134_124_fu_19970_p3;
  wire [7:2]or_ln134_125_fu_19976_p3;
  wire [7:0]or_ln134_126_fu_19982_p3;
  wire [7:0]or_ln134_12_fu_4327_p3;
  wire [7:2]or_ln134_131_fu_22722_p3;
  wire [7:0]or_ln134_132_fu_22728_p3;
  wire [5:2]or_ln134_133_fu_22734_p3;
  wire [5:2]or_ln134_134_fu_22740_p3;
  wire [5:2]or_ln134_139_fu_21888_p3;
  wire [7:2]or_ln134_13_fu_4136_p3;
  wire [5:2]or_ln134_140_fu_21894_p3;
  wire [7:2]or_ln134_141_fu_21900_p3;
  wire [7:0]or_ln134_142_fu_21906_p3;
  wire [7:0]or_ln134_143_fu_22898_p3;
  wire [4:2]or_ln134_144_fu_22904_p3;
  wire [7:0]or_ln134_145_fu_22910_p3;
  wire [7:1]or_ln134_146_fu_22916_p3;
  wire [7:0]or_ln134_147_fu_24994_p3;
  wire [7:2]or_ln134_148_fu_25000_p3;
  wire [7:0]or_ln134_149_fu_25006_p3;
  wire [7:0]or_ln134_14_fu_4142_p3;
  wire [5:2]or_ln134_150_fu_25012_p3;
  wire [7:0]or_ln134_155_fu_24042_p3;
  wire [7:2]or_ln134_156_fu_24048_p3;
  wire [5:2]or_ln134_157_fu_24054_p3;
  wire [5:2]or_ln134_158_fu_24060_p3;
  wire [7:0]or_ln134_159_fu_25170_p3;
  wire [7:1]or_ln134_160_fu_25176_p3;
  wire [4:2]or_ln134_161_fu_25182_p3;
  wire [4:2]or_ln134_162_fu_25188_p3;
  wire [7:0]or_ln134_163_fu_27266_p3;
  wire [7:2]or_ln134_164_fu_27272_p3;
  wire [7:0]or_ln134_165_fu_27278_p3;
  wire [5:2]or_ln134_166_fu_27284_p3;
  wire [7:0]or_ln134_171_fu_26314_p3;
  wire [7:2]or_ln134_172_fu_26320_p3;
  wire [5:2]or_ln134_173_fu_26326_p3;
  wire [5:2]or_ln134_174_fu_26332_p3;
  wire [7:0]or_ln134_175_fu_27442_p3;
  wire [7:1]or_ln134_176_fu_27448_p3;
  wire [4:2]or_ln134_177_fu_27454_p3;
  wire [4:2]or_ln134_178_fu_27460_p3;
  wire [7:0]or_ln134_179_fu_29538_p3;
  wire [7:2]or_ln134_180_fu_29544_p3;
  wire [7:2]or_ln134_181_fu_29550_p3;
  wire [5:2]or_ln134_182_fu_29556_p3;
  wire [7:0]or_ln134_187_fu_28586_p3;
  wire [7:2]or_ln134_188_fu_28592_p3;
  wire [7:2]or_ln134_189_fu_28598_p3;
  wire [7:2]or_ln134_190_fu_28604_p3;
  wire [7:0]or_ln134_191_fu_29714_p3;
  wire [7:1]or_ln134_192_fu_29720_p3;
  wire [7:1]or_ln134_193_fu_29726_p3;
  wire [4:2]or_ln134_194_fu_29732_p3;
  wire [7:0]or_ln134_195_fu_31483_p3;
  wire [7:2]or_ln134_196_fu_31489_p3;
  wire [7:2]or_ln134_197_fu_31495_p3;
  wire [5:2]or_ln134_198_fu_31501_p3;
  wire [7:2]or_ln134_19_reg_32897;
  wire [5:2]or_ln134_1_fu_3967_p3;
  wire [7:0]or_ln134_1_reg_32546;
  wire [7:0]or_ln134_203_fu_30865_p3;
  wire [7:2]or_ln134_204_fu_30871_p3;
  wire [7:0]or_ln134_205_fu_30877_p3;
  wire [7:2]or_ln134_206_fu_30883_p3;
  wire [7:0]or_ln134_20_reg_32915;
  wire [5:2]or_ln134_21_reg_32927;
  wire [5:2]or_ln134_22_reg_32933;
  wire [5:2]or_ln134_27_fu_5844_p3;
  wire [5:2]or_ln134_28_fu_5850_p3;
  wire [7:2]or_ln134_29_fu_5856_p3;
  wire [7:0]or_ln134_2_fu_3253_p3;
  wire [7:0]or_ln134_2_reg_32377;
  wire [7:0]or_ln134_30_fu_5862_p3;
  wire [7:0]or_ln134_31_reg_32951;
  wire [4:2]or_ln134_32_reg_32963;
  wire [7:0]or_ln134_33_reg_32975;
  wire [7:1]or_ln134_34_reg_32981;
  wire [7:2]or_ln134_35_fu_9068_p3;
  wire [7:0]or_ln134_36_fu_9074_p3;
  wire [5:2]or_ln134_37_fu_9080_p3;
  wire [5:2]or_ln134_38_fu_9086_p3;
  wire [7:0]or_ln134_3_fu_3973_p3;
  wire [7:0]or_ln134_3_reg_32551;
  wire [5:2]or_ln134_43_fu_8116_p3;
  wire [5:2]or_ln134_44_fu_8122_p3;
  wire [7:2]or_ln134_45_fu_8128_p3;
  wire [7:0]or_ln134_46_fu_8134_p3;
  wire [7:0]or_ln134_47_fu_9244_p3;
  wire [4:2]or_ln134_48_fu_9250_p3;
  wire [7:0]or_ln134_49_fu_9256_p3;
  wire [4:2]or_ln134_4_fu_3259_p3;
  wire [7:0]or_ln134_4_reg_32382;
  wire [7:1]or_ln134_50_fu_9262_p3;
  wire [7:2]or_ln134_51_fu_11340_p3;
  wire [7:0]or_ln134_52_fu_11346_p3;
  wire [5:2]or_ln134_53_fu_11352_p3;
  wire [5:2]or_ln134_54_fu_11358_p3;
  wire [5:2]or_ln134_59_fu_10388_p3;
  wire [4:2]or_ln134_5_fu_5128_p3;
  wire [5:2]or_ln134_60_fu_10394_p3;
  wire [7:2]or_ln134_61_fu_10400_p3;
  wire [7:0]or_ln134_62_fu_10406_p3;
  wire [7:0]or_ln134_63_fu_11516_p3;
  wire [4:2]or_ln134_64_fu_11522_p3;
  wire [7:0]or_ln134_65_fu_11528_p3;
  wire [7:1]or_ln134_66_fu_11534_p3;
  wire [5:2]or_ln134_67_fu_13612_p3;
  wire [5:2]or_ln134_68_fu_13618_p3;
  wire [7:0]or_ln134_69_fu_13624_p3;
  wire [7:0]or_ln134_6_fu_3464_p3;
  wire [7:0]or_ln134_6_reg_32430;
  wire [7:2]or_ln134_70_fu_13630_p3;
  wire [7:2]or_ln134_75_fu_12660_p3;
  wire [7:0]or_ln134_76_fu_12666_p3;
  wire [5:2]or_ln134_77_fu_12672_p3;
  wire [7:2]or_ln134_78_fu_12678_p3;
  wire [7:1]or_ln134_79_fu_13788_p3;
  wire [7:0]or_ln134_80_fu_13794_p3;
  wire [4:2]or_ln134_81_fu_13800_p3;
  wire [7:0]or_ln134_82_fu_13806_p3;
  wire [7:0]or_ln134_83_fu_15653_p3;
  wire [7:2]or_ln134_84_fu_15659_p3;
  wire [5:2]or_ln134_85_fu_15665_p3;
  wire [5:2]or_ln134_86_fu_15671_p3;
  wire [7:1]or_ln134_8_fu_5218_p3;
  wire [5:2]or_ln134_91_fu_14932_p3;
  wire [5:2]or_ln134_92_fu_14938_p3;
  wire [7:0]or_ln134_93_fu_14944_p3;
  wire [7:2]or_ln134_94_fu_14950_p3;
  wire [4:2]or_ln134_98_fu_16081_p3;
  wire [7:0]or_ln134_99_fu_17857_p3;
  wire [5:2]or_ln134_9_fu_3798_p3;
  wire [7:0]or_ln134_9_reg_32504;
  wire [7:0]or_ln134_s_fu_3804_p3;
  wire [7:0]or_ln134_s_reg_32509;
  wire [7:1]or_ln_fu_3470_p3;
  wire [7:0]or_ln_reg_32435;
  wire [7:0]p_1_in;
  wire p_42_in;
  wire p_43_in;
  wire p_57_in;
  wire pt_address0128_out;
  wire pt_address0129_out;
  wire pt_address0130_out;
  wire pt_ce011;
  wire [7:0]reg_2394;
  wire reg_23941;
  wire [7:0]reg_2400;
  wire reg_24001;
  wire reg_2400125_out;
  wire [7:0]reg_2406;
  wire reg_24061;
  wire reg_2406124_out;
  wire [7:0]reg_2412;
  wire reg_24121;
  wire reg_2412123_out;
  wire reg_24122;
  wire reg_241221_out;
  wire reg_2419;
  wire reg_24191;
  wire reg_2419120_out;
  wire reg_24192;
  wire reg_24193;
  wire reg_241930_out;
  wire \reg_2419[7]_i_6_n_0 ;
  wire \reg_2419_reg_n_0_[0] ;
  wire \reg_2419_reg_n_0_[1] ;
  wire \reg_2419_reg_n_0_[2] ;
  wire \reg_2419_reg_n_0_[3] ;
  wire \reg_2419_reg_n_0_[4] ;
  wire \reg_2419_reg_n_0_[5] ;
  wire \reg_2419_reg_n_0_[6] ;
  wire \reg_2419_reg_n_0_[7] ;
  wire reg_2428;
  wire reg_24281;
  wire reg_2428118_out;
  wire reg_2428119_out;
  wire \reg_2428_reg_n_0_[0] ;
  wire \reg_2428_reg_n_0_[1] ;
  wire \reg_2428_reg_n_0_[2] ;
  wire \reg_2428_reg_n_0_[3] ;
  wire \reg_2428_reg_n_0_[4] ;
  wire \reg_2428_reg_n_0_[5] ;
  wire \reg_2428_reg_n_0_[6] ;
  wire \reg_2428_reg_n_0_[7] ;
  wire [7:0]reg_2436;
  wire reg_24360;
  wire reg_24361;
  wire \reg_2436[7]_i_8_n_0 ;
  wire reg_2446;
  wire reg_24461;
  wire reg_2446116_out;
  wire \reg_2446_reg_n_0_[0] ;
  wire \reg_2446_reg_n_0_[1] ;
  wire \reg_2446_reg_n_0_[2] ;
  wire \reg_2446_reg_n_0_[3] ;
  wire \reg_2446_reg_n_0_[4] ;
  wire \reg_2446_reg_n_0_[5] ;
  wire \reg_2446_reg_n_0_[6] ;
  wire \reg_2446_reg_n_0_[7] ;
  wire reg_2454;
  wire reg_24541;
  wire \reg_2454_reg_n_0_[0] ;
  wire \reg_2454_reg_n_0_[1] ;
  wire \reg_2454_reg_n_0_[2] ;
  wire \reg_2454_reg_n_0_[3] ;
  wire \reg_2454_reg_n_0_[4] ;
  wire \reg_2454_reg_n_0_[5] ;
  wire \reg_2454_reg_n_0_[6] ;
  wire \reg_2454_reg_n_0_[7] ;
  wire [7:0]reg_2462;
  wire reg_2462111_out;
  wire reg_246219_out;
  wire \reg_2462[7]_i_1_n_0 ;
  wire reg_2469;
  wire reg_24691;
  wire reg_246914_out;
  wire \reg_2469[7]_i_3_n_0 ;
  wire \reg_2469[7]_i_5_n_0 ;
  wire \reg_2469_reg_n_0_[0] ;
  wire \reg_2469_reg_n_0_[1] ;
  wire \reg_2469_reg_n_0_[2] ;
  wire \reg_2469_reg_n_0_[3] ;
  wire \reg_2469_reg_n_0_[4] ;
  wire \reg_2469_reg_n_0_[5] ;
  wire \reg_2469_reg_n_0_[6] ;
  wire \reg_2469_reg_n_0_[7] ;
  wire reg_2478;
  wire reg_24781;
  wire reg_247813_out;
  wire \reg_2478_reg_n_0_[0] ;
  wire \reg_2478_reg_n_0_[1] ;
  wire \reg_2478_reg_n_0_[2] ;
  wire \reg_2478_reg_n_0_[3] ;
  wire \reg_2478_reg_n_0_[4] ;
  wire \reg_2478_reg_n_0_[5] ;
  wire \reg_2478_reg_n_0_[6] ;
  wire \reg_2478_reg_n_0_[7] ;
  wire [7:0]reg_2486;
  wire reg_24861;
  wire \reg_2486[7]_i_1_n_0 ;
  wire [7:0]reg_2493;
  wire \reg_2493[7]_i_1_n_0 ;
  wire [7:0]reg_2499;
  wire \reg_2499[7]_i_1_n_0 ;
  wire [7:0]reg_2505;
  wire reg_25051;
  wire \reg_2505[7]_i_1_n_0 ;
  wire reg_2510;
  wire \reg_2510_reg_n_0_[0] ;
  wire \reg_2510_reg_n_0_[1] ;
  wire \reg_2510_reg_n_0_[2] ;
  wire \reg_2510_reg_n_0_[3] ;
  wire \reg_2510_reg_n_0_[4] ;
  wire \reg_2510_reg_n_0_[5] ;
  wire \reg_2510_reg_n_0_[6] ;
  wire \reg_2510_reg_n_0_[7] ;
  wire [7:0]reg_2515;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]x_130_reg_34813;
  wire [7:0]x_assign_100_reg_33867;
  wire [7:0]x_assign_102_reg_33883;
  wire [7:0]x_assign_103_reg_33889;
  wire [3:0]x_assign_105_reg_33905;
  wire [7:0]x_assign_112_reg_33743;
  wire [7:0]x_assign_114_reg_33759;
  wire [3:0]x_assign_115_reg_33765;
  wire [7:0]x_assign_117_reg_33781;
  wire [3:1]x_assign_120_reg_33931;
  wire [7:1]x_assign_121_reg_33937;
  wire [3:1]x_assign_122_reg_33953;
  wire [7:0]x_assign_123_reg_33969;
  wire [3:0]x_assign_124_reg_34191;
  wire [7:0]x_assign_126_reg_34207;
  wire [7:0]x_assign_127_reg_34213;
  wire [7:0]x_assign_129_reg_34229;
  wire [3:1]x_assign_12_reg_32666;
  wire [7:0]x_assign_136_reg_34079;
  wire [7:0]x_assign_138_reg_34095;
  wire [7:0]x_assign_139_reg_34101;
  wire [7:0]x_assign_13_reg_32707;
  wire [3:0]x_assign_141_reg_34117;
  wire [7:0]x_assign_144_reg_34270;
  wire [3:0]x_assign_148_reg_34463;
  wire [7:0]x_assign_150_reg_34479;
  wire [7:0]x_assign_151_reg_34485;
  wire [7:0]x_assign_153_reg_34501;
  wire [7:1]x_assign_15_reg_32610;
  wire [7:0]x_assign_160_reg_34394;
  wire [3:0]x_assign_162_reg_34410;
  wire [7:0]x_assign_163_reg_34416;
  wire [7:0]x_assign_165_reg_34432;
  wire [7:0]x_assign_16_reg_32483;
  wire [3:0]x_assign_172_reg_34739;
  wire [7:0]x_assign_174_reg_34755;
  wire [7:0]x_assign_175_reg_34761;
  wire [7:0]x_assign_177_reg_34777;
  wire [7:0]x_assign_184_reg_34675;
  wire [3:0]x_assign_186_reg_34691;
  wire [7:0]x_assign_187_reg_34697;
  wire [7:0]x_assign_189_reg_34713;
  wire [3:0]x_assign_18_reg_32525;
  wire [7:0]x_assign_196_reg_35015;
  wire [7:0]x_assign_198_reg_35071;
  wire [3:0]x_assign_199_reg_35077;
  wire [3:0]x_assign_19_reg_32567;
  wire [7:0]x_assign_1_reg_32259;
  wire [7:0]x_assign_201_reg_35093;
  wire [7:0]x_assign_208_reg_34936;
  wire [3:0]x_assign_210_reg_34952;
  wire [7:0]x_assign_211_reg_34958;
  wire [7:0]x_assign_213_reg_34974;
  wire [7:1]x_assign_216_reg_35119;
  wire [3:1]x_assign_217_reg_35125;
  wire [7:0]x_assign_218_reg_35141;
  wire [3:1]x_assign_219_reg_35157;
  wire [7:0]x_assign_21_reg_32451;
  wire [3:0]x_assign_220_reg_35391;
  wire [7:0]x_assign_222_reg_35407;
  wire [7:0]x_assign_223_reg_35413;
  wire [3:0]x_assign_225_reg_35429;
  wire [3:0]x_assign_232_reg_35267;
  wire [7:0]x_assign_234_reg_35283;
  wire [7:0]x_assign_235_reg_35289;
  wire [7:0]x_assign_237_reg_35305;
  wire [7:0]x_assign_240_reg_35455;
  wire [3:1]x_assign_241_reg_35461;
  wire [7:1]x_assign_242_reg_35477;
  wire [7:0]x_assign_243_reg_35493;
  wire [3:0]x_assign_244_reg_35727;
  wire [7:0]x_assign_246_reg_35743;
  wire [7:0]x_assign_247_reg_35749;
  wire [3:0]x_assign_249_reg_35765;
  wire [3:0]x_assign_256_reg_35603;
  wire [7:0]x_assign_258_reg_35619;
  wire [7:0]x_assign_259_reg_35625;
  wire [7:0]x_assign_261_reg_35641;
  wire [7:0]x_assign_264_reg_35791;
  wire [3:1]x_assign_265_reg_35797;
  wire [7:1]x_assign_266_reg_35813;
  wire [7:0]x_assign_267_reg_35829;
  wire [3:0]x_assign_268_reg_36063;
  wire [7:0]x_assign_270_reg_36079;
  wire [7:0]x_assign_271_reg_36085;
  wire [7:0]x_assign_273_reg_36101;
  wire [7:0]x_assign_280_reg_35939;
  wire [7:0]x_assign_282_reg_35955;
  wire [7:0]x_assign_283_reg_35961;
  wire [7:0]x_assign_285_reg_35977;
  wire [7:0]x_assign_288_reg_36127;
  wire [3:1]x_assign_289_reg_36133;
  wire [7:0]x_assign_28_reg_32891;
  wire [7:1]x_assign_290_reg_36149;
  wire [7:1]x_assign_291_reg_36165;
  wire [3:0]x_assign_292_reg_36368;
  wire [7:0]x_assign_294_reg_36384;
  wire [7:0]x_assign_295_reg_36390;
  wire [7:0]x_assign_297_reg_36406;
  wire [3:1]x_assign_2_reg_32171;
  wire [7:0]x_assign_306_reg_36280;
  wire [7:0]x_assign_307_reg_36286;
  wire [7:0]x_assign_30_reg_32903;
  wire [3:0]x_assign_31_reg_32909;
  wire [7:0]x_assign_33_reg_32921;
  wire [7:0]x_assign_3_reg_32326;
  wire [7:0]x_assign_40_reg_32767;
  wire [3:0]x_assign_42_reg_32783;
  wire [7:0]x_assign_43_reg_32789;
  wire [7:0]x_assign_45_reg_32805;
  wire [7:1]x_assign_48_reg_32939;
  wire [3:1]x_assign_49_reg_32945;
  wire [4:2]x_assign_4_fu_3088_p3;
  wire [7:0]x_assign_50_reg_32957;
  wire [3:1]x_assign_51_reg_32969;
  wire [7:0]x_assign_52_reg_33195;
  wire [7:0]x_assign_54_reg_33211;
  wire [3:0]x_assign_55_reg_33217;
  wire [7:0]x_assign_57_reg_33233;
  wire [3:0]x_assign_5_reg_32357;
  wire [7:0]x_assign_64_reg_33071;
  wire [3:0]x_assign_66_reg_33087;
  wire [7:0]x_assign_67_reg_33093;
  wire [7:0]x_assign_69_reg_33109;
  wire [3:1]x_assign_6_reg_32233;
  wire [7:1]x_assign_72_reg_33259;
  wire [3:1]x_assign_73_reg_33265;
  wire [7:0]x_assign_74_reg_33281;
  wire [3:1]x_assign_75_reg_33297;
  wire [7:0]x_assign_76_reg_33531;
  wire [7:0]x_assign_78_reg_33547;
  wire [3:0]x_assign_79_reg_33553;
  wire [7:0]x_assign_81_reg_33569;
  wire [7:0]x_assign_88_reg_33407;
  wire [3:0]x_assign_90_reg_33423;
  wire [7:0]x_assign_91_reg_33429;
  wire [7:0]x_assign_93_reg_33445;
  wire [7:1]x_assign_96_reg_33595;
  wire [3:1]x_assign_97_reg_33601;
  wire [7:0]x_assign_98_reg_33617;
  wire [3:1]x_assign_99_reg_33633;
  wire [7:0]x_assign_9_reg_32295;
  wire [7:1]x_assign_s_reg_32202;
  wire [7:0]xor_ln124_100_fu_8188_p2;
  wire [7:0]xor_ln124_100_reg_33160;
  wire [7:0]xor_ln124_101_fu_8215_p2;
  wire [7:0]xor_ln124_101_reg_33165;
  wire [7:0]xor_ln124_102_fu_8242_p2;
  wire [7:0]xor_ln124_102_reg_33170;
  wire [7:0]xor_ln124_107_fu_9290_p2;
  wire [7:0]xor_ln124_107_reg_33343;
  wire \xor_ln124_107_reg_33343[1]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[2]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[3]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[5]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_108_fu_9318_p2;
  wire [7:0]xor_ln124_108_reg_33348;
  wire \xor_ln124_108_reg_33348[0]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[4]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[5]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_109_fu_9346_p2;
  wire [7:0]xor_ln124_109_reg_33353;
  wire \xor_ln124_109_reg_33353[0]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[3]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[6]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_110_fu_9374_p2;
  wire [7:0]xor_ln124_110_reg_33358;
  wire \xor_ln124_110_reg_33358[1]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[2]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[4]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[5]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[6]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_11_fu_3448_p2;
  wire [7:0]xor_ln124_11_reg_32414;
  wire [7:0]xor_ln124_123_fu_12055_p2;
  wire [7:0]xor_ln124_123_reg_33719;
  wire [7:0]xor_ln124_1248_fu_30819_p2;
  wire [7:0]xor_ln124_1248_reg_36322;
  wire [7:0]xor_ln124_124_fu_12084_p2;
  wire [7:0]xor_ln124_124_reg_33725;
  wire [7:0]xor_ln124_125_fu_12113_p2;
  wire [7:0]xor_ln124_125_reg_33731;
  wire [7:0]xor_ln124_126_fu_12142_p2;
  wire [7:0]xor_ln124_126_reg_33737;
  wire [7:0]xor_ln124_131_fu_10433_p2;
  wire [7:0]xor_ln124_131_reg_33491;
  wire [7:0]xor_ln124_132_fu_10460_p2;
  wire [7:0]xor_ln124_132_reg_33496;
  wire [7:0]xor_ln124_133_fu_10487_p2;
  wire [7:0]xor_ln124_133_reg_33501;
  wire [7:0]xor_ln124_134_fu_10514_p2;
  wire [7:0]xor_ln124_134_reg_33506;
  wire [7:0]xor_ln124_139_fu_11562_p2;
  wire [7:0]xor_ln124_139_reg_33679;
  wire \xor_ln124_139_reg_33679[2]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[3]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[5]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_13_fu_3504_p2;
  wire [7:0]xor_ln124_13_reg_32440;
  wire [7:0]xor_ln124_140_fu_11590_p2;
  wire [7:0]xor_ln124_140_reg_33684;
  wire \xor_ln124_140_reg_33684[0]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[5]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_141_fu_11618_p2;
  wire [7:0]xor_ln124_141_reg_33689;
  wire \xor_ln124_141_reg_33689[0]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[1]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[3]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[4]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[5]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[6]_i_2_n_0 ;
  wire \xor_ln124_141_reg_33689[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_142_fu_11646_p2;
  wire [7:0]xor_ln124_142_reg_33694;
  wire \xor_ln124_142_reg_33694[2]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[3]_i_2_n_0 ;
  wire [7:0]xor_ln124_14_fu_3664_p2;
  wire [7:0]xor_ln124_14_reg_32472;
  wire [7:0]xor_ln124_155_fu_14327_p2;
  wire [7:0]xor_ln124_155_reg_34055;
  wire [7:0]xor_ln124_156_fu_14356_p2;
  wire [7:0]xor_ln124_156_reg_34061;
  wire [7:0]xor_ln124_157_fu_14385_p2;
  wire [7:0]xor_ln124_157_reg_34067;
  wire [7:0]xor_ln124_158_fu_14414_p2;
  wire [7:0]xor_ln124_158_reg_34073;
  wire [7:0]xor_ln124_163_fu_12705_p2;
  wire [7:0]xor_ln124_163_reg_33827;
  wire [7:0]xor_ln124_164_fu_12732_p2;
  wire [7:0]xor_ln124_164_reg_33832;
  wire [7:0]xor_ln124_165_fu_12759_p2;
  wire [7:0]xor_ln124_165_reg_33837;
  wire [7:0]xor_ln124_166_fu_12786_p2;
  wire [7:0]xor_ln124_166_reg_33842;
  wire [7:0]xor_ln124_171_fu_13834_p2;
  wire [7:0]xor_ln124_171_reg_34015;
  wire \xor_ln124_171_reg_34015[2]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_172_fu_13862_p2;
  wire [7:0]xor_ln124_172_reg_34020;
  wire \xor_ln124_172_reg_34020[3]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[4]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[5]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[6]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_173_fu_13890_p2;
  wire [7:0]xor_ln124_173_reg_34025;
  wire \xor_ln124_173_reg_34025[1]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_174_fu_13918_p2;
  wire [7:0]xor_ln124_174_reg_34030;
  wire \xor_ln124_174_reg_34030[0]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[4]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[5]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_187_fu_16564_p2;
  wire [7:0]xor_ln124_187_reg_34330;
  wire [7:0]xor_ln124_188_fu_16593_p2;
  wire [7:0]xor_ln124_188_reg_34336;
  wire [7:0]xor_ln124_189_fu_16622_p2;
  wire [7:0]xor_ln124_189_reg_34342;
  wire [7:0]xor_ln124_190_fu_16651_p2;
  wire [7:0]xor_ln124_190_reg_34348;
  wire [7:0]xor_ln124_195_fu_14977_p2;
  wire [7:0]xor_ln124_195_reg_34163;
  wire [7:0]xor_ln124_196_fu_15004_p2;
  wire [7:0]xor_ln124_196_reg_34169;
  wire [7:0]xor_ln124_197_fu_15031_p2;
  wire [7:0]xor_ln124_197_reg_34174;
  wire [7:0]xor_ln124_198_fu_15058_p2;
  wire [7:0]xor_ln124_198_reg_34180;
  wire [7:0]xor_ln124_19_fu_3833_p2;
  wire [7:0]xor_ln124_19_reg_32514;
  wire [7:0]xor_ln124_203_fu_16110_p2;
  wire [7:0]xor_ln124_203_reg_34306;
  wire [7:0]xor_ln124_204_fu_16140_p2;
  wire [7:0]xor_ln124_204_reg_34312;
  wire \xor_ln124_204_reg_34312[0]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[1]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[5]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[6]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_205_fu_16169_p2;
  wire [7:0]xor_ln124_205_reg_34318;
  wire \xor_ln124_205_reg_34318[2]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[3]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[3]_i_3_n_0 ;
  wire \xor_ln124_205_reg_34318[4]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[4]_i_3_n_0 ;
  wire \xor_ln124_205_reg_34318[5]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[5]_i_3_n_0 ;
  wire [7:0]xor_ln124_206_fu_16199_p2;
  wire [7:0]xor_ln124_206_reg_34324;
  wire \xor_ln124_206_reg_34324[3]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34324[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_20_fu_4002_p2;
  wire [7:0]xor_ln124_20_reg_32556;
  wire [7:0]xor_ln124_219_fu_18847_p2;
  wire [7:0]xor_ln124_219_reg_34611;
  wire [7:0]xor_ln124_21_fu_4229_p2;
  wire [7:0]xor_ln124_21_reg_32599;
  wire [7:0]xor_ln124_220_fu_18876_p2;
  wire [7:0]xor_ln124_220_reg_34617;
  wire [7:0]xor_ln124_221_fu_18905_p2;
  wire [7:0]xor_ln124_221_reg_34623;
  wire [7:0]xor_ln124_222_fu_18934_p2;
  wire [7:0]xor_ln124_222_reg_34629;
  wire [7:0]xor_ln124_227_fu_17726_p2;
  wire [7:0]xor_ln124_227_reg_34527;
  wire [7:0]xor_ln124_228_fu_17753_p2;
  wire [7:0]xor_ln124_228_reg_34532;
  wire [7:0]xor_ln124_229_fu_17780_p2;
  wire [7:0]xor_ln124_229_reg_34537;
  wire [7:0]xor_ln124_22_fu_4449_p2;
  wire [7:0]xor_ln124_22_reg_32656;
  wire [7:0]xor_ln124_230_fu_17807_p2;
  wire [7:0]xor_ln124_230_reg_34542;
  wire [7:0]xor_ln124_235_fu_18392_p2;
  wire [7:0]xor_ln124_235_reg_34587;
  wire [7:0]xor_ln124_236_fu_18422_p2;
  wire [7:0]xor_ln124_236_reg_34593;
  wire [7:0]xor_ln124_237_fu_18452_p2;
  wire [7:0]xor_ln124_237_reg_34599;
  wire [7:0]xor_ln124_238_fu_18482_p2;
  wire [7:0]xor_ln124_238_reg_34605;
  wire [7:0]xor_ln124_251_fu_21125_p2;
  wire [7:0]xor_ln124_251_reg_34887;
  wire [7:0]xor_ln124_252_fu_21154_p2;
  wire [7:0]xor_ln124_252_reg_34893;
  wire [7:0]xor_ln124_253_fu_21183_p2;
  wire [7:0]xor_ln124_253_reg_34899;
  wire [7:0]xor_ln124_254_fu_21212_p2;
  wire [7:0]xor_ln124_254_reg_34905;
  wire [7:0]xor_ln124_259_fu_20009_p2;
  wire [7:0]xor_ln124_259_reg_34803;
  wire [7:0]xor_ln124_260_fu_20036_p2;
  wire [7:0]xor_ln124_260_reg_34808;
  wire [7:0]xor_ln124_262_fu_20090_p2;
  wire [7:0]xor_ln124_262_reg_34818;
  wire [7:0]xor_ln124_266_fu_20670_p2;
  wire [7:0]xor_ln124_266_reg_34863;
  wire [7:0]xor_ln124_267_fu_20700_p2;
  wire [7:0]xor_ln124_267_reg_34869;
  wire [7:0]xor_ln124_268_fu_20730_p2;
  wire [7:0]xor_ln124_268_reg_34875;
  wire [7:0]xor_ln124_269_fu_20760_p2;
  wire [7:0]xor_ln124_269_reg_34881;
  wire [7:0]xor_ln124_27_fu_5246_p2;
  wire [7:0]xor_ln124_27_reg_32743;
  wire [7:0]xor_ln124_282_fu_23437_p2;
  wire [7:0]xor_ln124_282_reg_35243;
  wire [7:0]xor_ln124_283_fu_23466_p2;
  wire [7:0]xor_ln124_283_reg_35249;
  wire [7:0]xor_ln124_284_fu_23495_p2;
  wire [7:0]xor_ln124_284_reg_35255;
  wire [7:0]xor_ln124_285_fu_23524_p2;
  wire [7:0]xor_ln124_285_reg_35261;
  wire [7:0]xor_ln124_28_fu_5273_p2;
  wire [7:0]xor_ln124_28_reg_32749;
  wire [7:0]xor_ln124_290_fu_21933_p2;
  wire [7:0]xor_ln124_290_reg_35031;
  wire [7:0]xor_ln124_291_fu_21960_p2;
  wire [7:0]xor_ln124_291_reg_35036;
  wire [7:0]xor_ln124_292_fu_21987_p2;
  wire [7:0]xor_ln124_292_reg_35041;
  wire [7:0]xor_ln124_293_fu_22014_p2;
  wire [7:0]xor_ln124_293_reg_35046;
  wire [7:0]xor_ln124_298_fu_22944_p2;
  wire [7:0]xor_ln124_298_reg_35203;
  wire \xor_ln124_298_reg_35203[0]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[2]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[3]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_299_fu_22972_p2;
  wire [7:0]xor_ln124_299_reg_35208;
  wire \xor_ln124_299_reg_35208[0]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[5]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[6]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_29_fu_5300_p2;
  wire [7:0]xor_ln124_29_reg_32755;
  wire \xor_ln124_29_reg_32755[2]_i_2_n_0 ;
  wire \xor_ln124_29_reg_32755[3]_i_2_n_0 ;
  wire \xor_ln124_29_reg_32755[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_300_fu_23000_p2;
  wire [7:0]xor_ln124_300_reg_35213;
  wire \xor_ln124_300_reg_35213[1]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[4]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[5]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[6]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_301_fu_23028_p2;
  wire [7:0]xor_ln124_301_reg_35218;
  wire \xor_ln124_301_reg_35218[4]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[6]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_30_fu_5326_p2;
  wire [7:0]xor_ln124_30_reg_32761;
  wire [7:0]xor_ln124_314_fu_25709_p2;
  wire [7:0]xor_ln124_314_reg_35579;
  wire [7:0]xor_ln124_315_fu_25738_p2;
  wire [7:0]xor_ln124_315_reg_35585;
  wire [7:0]xor_ln124_316_fu_25767_p2;
  wire [7:0]xor_ln124_316_reg_35591;
  wire [7:0]xor_ln124_317_fu_25796_p2;
  wire [7:0]xor_ln124_317_reg_35597;
  wire [7:0]xor_ln124_322_fu_24087_p2;
  wire [7:0]xor_ln124_322_reg_35351;
  wire [7:0]xor_ln124_323_fu_24114_p2;
  wire [7:0]xor_ln124_323_reg_35356;
  wire [7:0]xor_ln124_324_fu_24141_p2;
  wire [7:0]xor_ln124_324_reg_35361;
  wire [7:0]xor_ln124_325_fu_24168_p2;
  wire [7:0]xor_ln124_325_reg_35366;
  wire [7:0]xor_ln124_330_fu_25216_p2;
  wire [7:0]xor_ln124_330_reg_35539;
  wire \xor_ln124_330_reg_35539[1]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[2]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[3]_i_2_n_0 ;
  wire [7:0]xor_ln124_331_fu_25244_p2;
  wire [7:0]xor_ln124_331_reg_35544;
  wire \xor_ln124_331_reg_35544[0]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[2]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[3]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[4]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_332_fu_25272_p2;
  wire [7:0]xor_ln124_332_reg_35549;
  wire \xor_ln124_332_reg_35549[1]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[5]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_333_fu_25300_p2;
  wire [7:0]xor_ln124_333_reg_35554;
  wire \xor_ln124_333_reg_35554[1]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[2]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[3]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[5]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[6]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_346_fu_27981_p2;
  wire [7:0]xor_ln124_346_reg_35915;
  wire [7:0]xor_ln124_347_fu_28010_p2;
  wire [7:0]xor_ln124_347_reg_35921;
  wire [7:0]xor_ln124_348_fu_28039_p2;
  wire [7:0]xor_ln124_348_reg_35927;
  wire [7:0]xor_ln124_349_fu_28068_p2;
  wire [7:0]xor_ln124_349_reg_35933;
  wire [7:0]xor_ln124_354_fu_26359_p2;
  wire [7:0]xor_ln124_354_reg_35687;
  wire [7:0]xor_ln124_355_fu_26386_p2;
  wire [7:0]xor_ln124_355_reg_35692;
  wire [7:0]xor_ln124_356_fu_26413_p2;
  wire [7:0]xor_ln124_356_reg_35697;
  wire [7:0]xor_ln124_357_fu_26440_p2;
  wire [7:0]xor_ln124_357_reg_35702;
  wire [7:0]xor_ln124_35_fu_4354_p2;
  wire [7:0]xor_ln124_35_reg_32626;
  wire [7:0]xor_ln124_362_fu_27488_p2;
  wire [7:0]xor_ln124_362_reg_35875;
  wire \xor_ln124_362_reg_35875[3]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_363_fu_27516_p2;
  wire [7:0]xor_ln124_363_reg_35880;
  wire \xor_ln124_363_reg_35880[1]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[2]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_364_fu_27544_p2;
  wire [7:0]xor_ln124_364_reg_35885;
  wire \xor_ln124_364_reg_35885[0]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[1]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_365_fu_27572_p2;
  wire [7:0]xor_ln124_365_reg_35890;
  wire \xor_ln124_365_reg_35890[0]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[1]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[3]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_36_fu_4170_p2;
  wire [7:0]xor_ln124_36_reg_32582;
  wire \xor_ln124_36_reg_32582[2]_i_2_n_0 ;
  wire \xor_ln124_36_reg_32582[3]_i_2_n_0 ;
  wire \xor_ln124_36_reg_32582[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_378_fu_30254_p2;
  wire [7:0]xor_ln124_378_reg_36246;
  wire [7:0]xor_ln124_379_fu_30283_p2;
  wire [7:0]xor_ln124_379_reg_36252;
  wire [7:0]xor_ln124_37_fu_4381_p2;
  wire [7:0]xor_ln124_37_reg_32631;
  wire [7:0]xor_ln124_380_fu_30312_p2;
  wire [7:0]xor_ln124_380_reg_36258;
  wire [7:0]xor_ln124_381_fu_30341_p2;
  wire [7:0]xor_ln124_381_reg_36264;
  wire [7:0]xor_ln124_386_fu_28631_p2;
  wire [7:0]xor_ln124_386_reg_36023;
  wire [7:0]xor_ln124_387_fu_28658_p2;
  wire [7:0]xor_ln124_387_reg_36028;
  wire [7:0]xor_ln124_388_fu_28685_p2;
  wire [7:0]xor_ln124_388_reg_36033;
  wire [7:0]xor_ln124_389_fu_28712_p2;
  wire [7:0]xor_ln124_389_reg_36038;
  wire [7:0]xor_ln124_38_fu_4197_p2;
  wire [7:0]xor_ln124_38_reg_32588;
  wire [7:0]xor_ln124_395_fu_29789_p2;
  wire [7:0]xor_ln124_395_reg_36211;
  wire \xor_ln124_395_reg_36211[0]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_396_fu_29817_p2;
  wire [7:0]xor_ln124_396_reg_36216;
  wire \xor_ln124_396_reg_36216[2]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[3]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[4]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_397_fu_29845_p2;
  wire [7:0]xor_ln124_397_reg_36221;
  wire \xor_ln124_397_reg_36221[4]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[6]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[7]_i_2_n_0 ;
  wire [6:3]xor_ln124_402_fu_31528_p2;
  wire [7:0]xor_ln124_403_fu_31556_p2;
  wire [7:0]xor_ln124_403_reg_36432;
  wire [7:0]xor_ln124_404_fu_31583_p2;
  wire [7:0]xor_ln124_404_reg_36437;
  wire [7:0]xor_ln124_405_fu_31610_p2;
  wire [7:0]xor_ln124_405_reg_36442;
  wire [7:0]xor_ln124_422_fu_32025_p2;
  wire [7:0]xor_ln124_422_reg_36467;
  wire [7:0]xor_ln124_423_fu_32060_p2;
  wire [7:0]xor_ln124_423_reg_36472;
  wire [7:0]xor_ln124_424_fu_32095_p2;
  wire [7:0]xor_ln124_424_reg_36477;
  wire [7:0]xor_ln124_425_fu_32130_p2;
  wire [7:0]xor_ln124_425_reg_36482;
  wire [7:0]xor_ln124_426_fu_30916_p2;
  wire [7:0]xor_ln124_426_reg_36348;
  wire [7:0]xor_ln124_427_fu_30949_p2;
  wire [7:0]xor_ln124_427_reg_36353;
  wire [7:0]xor_ln124_428_fu_30977_p2;
  wire [7:0]xor_ln124_428_reg_36358;
  wire [7:0]xor_ln124_429_fu_31005_p2;
  wire [7:0]xor_ln124_429_reg_36363;
  wire [7:0]xor_ln124_42_fu_3417_p2;
  wire [7:0]xor_ln124_42_reg_32403;
  wire [7:0]xor_ln124_43_fu_4908_p2;
  wire [7:0]xor_ln124_43_reg_32678;
  wire [7:0]xor_ln124_44_fu_4937_p2;
  wire [7:0]xor_ln124_44_reg_32684;
  wire [7:0]xor_ln124_45_fu_4966_p2;
  wire [7:0]xor_ln124_45_reg_32690;
  wire [7:0]xor_ln124_46_fu_4996_p2;
  wire [7:0]xor_ln124_46_reg_32696;
  wire [7:0]xor_ln124_59_fu_7511_p2;
  wire [7:0]xor_ln124_59_reg_33047;
  wire [7:0]xor_ln124_5_fu_3293_p2;
  wire [7:0]xor_ln124_5_reg_32387;
  wire [7:0]xor_ln124_60_fu_7540_p2;
  wire [7:0]xor_ln124_60_reg_33053;
  wire [7:0]xor_ln124_61_fu_7569_p2;
  wire [7:0]xor_ln124_61_reg_33059;
  wire [7:0]xor_ln124_62_fu_7598_p2;
  wire [7:0]xor_ln124_62_reg_33065;
  wire [7:0]xor_ln124_67_fu_5889_p2;
  wire [7:0]xor_ln124_67_reg_32851;
  wire [7:0]xor_ln124_68_fu_5916_p2;
  wire [7:0]xor_ln124_68_reg_32856;
  wire [7:0]xor_ln124_69_fu_5943_p2;
  wire [7:0]xor_ln124_69_reg_32861;
  wire [7:0]xor_ln124_70_fu_5970_p2;
  wire [7:0]xor_ln124_70_reg_32866;
  wire [7:0]xor_ln124_75_fu_7024_p2;
  wire [7:0]xor_ln124_75_reg_33007;
  wire \xor_ln124_75_reg_33007[2]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[3]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_76_fu_7050_p2;
  wire [7:0]xor_ln124_76_reg_33012;
  wire \xor_ln124_76_reg_33012[0]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[2]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[4]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[5]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_77_fu_7076_p2;
  wire [7:0]xor_ln124_77_reg_33017;
  wire \xor_ln124_77_reg_33017[4]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_78_fu_7102_p2;
  wire [7:0]xor_ln124_78_reg_33022;
  wire \xor_ln124_78_reg_33022[0]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[1]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[3]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[5]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_91_fu_9783_p2;
  wire [7:0]xor_ln124_91_reg_33383;
  wire [7:0]xor_ln124_92_fu_9812_p2;
  wire [7:0]xor_ln124_92_reg_33389;
  wire [7:0]xor_ln124_93_fu_9841_p2;
  wire [7:0]xor_ln124_93_reg_33395;
  wire [7:0]xor_ln124_94_fu_9870_p2;
  wire [7:0]xor_ln124_94_reg_33401;
  wire [7:0]xor_ln124_99_fu_8161_p2;
  wire [7:0]xor_ln124_99_reg_33155;
  wire [7:0]z_102_reg_34458;
  wire [7:0]zext_ln152_16_fu_20124_p1;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_99),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_123),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0080D080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRARDADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .D({xor_ln124_46_fu_4996_p2[7:6],xor_ln124_46_fu_4996_p2[2:0]}),
        .DOADO(clefia_s0_q2),
        .DOBDO(clefia_s0_q3),
        .E(reg_25051),
        .Q({or_ln134_1_reg_32546[7:6],or_ln134_1_reg_32546[4:0]}),
        .\ap_CS_fsm_reg[11] (clefia_s0_U_n_76),
        .\ap_CS_fsm_reg[11]_0 (clefia_s0_U_n_86),
        .\ap_CS_fsm_reg[2] ({clefia_s0_U_n_186,clefia_s0_U_n_187,clefia_s0_U_n_188,clefia_s0_U_n_189,clefia_s0_U_n_190,clefia_s0_U_n_191,clefia_s0_U_n_192,clefia_s0_U_n_193}),
        .\ap_CS_fsm_reg[2]_0 ({clefia_s0_U_n_249,clefia_s0_U_n_250,clefia_s0_U_n_251,clefia_s0_U_n_252,clefia_s0_U_n_253,clefia_s0_U_n_254,clefia_s0_U_n_255,clefia_s0_U_n_256}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s0_U_n_237),
        .ap_enable_reg_pp0_iter1_reg_0(clefia_s0_U_n_821),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s0_U_n_232),
        .ap_enable_reg_pp0_iter2_reg_0(clefia_s0_U_n_239),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s0_U_n_233),
        .ap_enable_reg_pp0_iter3_reg_0(clefia_s0_U_n_234),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ce03(ce03),
        .ce18(ce18),
        .ce25(ce25),
        .ce43(ce43),
        .clefia_s0_address01(clefia_s0_address01),
        .clefia_s0_address0114_out(clefia_s0_address0114_out),
        .clefia_s0_address0115_out(clefia_s0_address0115_out),
        .clefia_s0_address0116_out(clefia_s0_address0116_out),
        .clefia_s0_address0117_out(clefia_s0_address0117_out),
        .clefia_s0_address0118_out(clefia_s0_address0118_out),
        .clefia_s0_address0120_out(clefia_s0_address0120_out),
        .clefia_s0_address0121_out(clefia_s0_address0121_out),
        .clefia_s0_address0122_out(clefia_s0_address0122_out),
        .clefia_s0_address0123_out(clefia_s0_address0123_out),
        .clefia_s0_address0124_out(clefia_s0_address0124_out),
        .clefia_s0_address21(clefia_s0_address21),
        .clefia_s0_address2110_out(clefia_s0_address2110_out),
        .clefia_s0_address2111_out(clefia_s0_address2111_out),
        .clefia_s0_address2112_out(clefia_s0_address2112_out),
        .clefia_s0_address2113_out(clefia_s0_address2113_out),
        .clefia_s0_address218_out(clefia_s0_address218_out),
        .clefia_s0_address219_out(clefia_s0_address219_out),
        .clefia_s0_address41(clefia_s0_address41),
        .clefia_s0_address413_out(clefia_s0_address413_out),
        .clefia_s0_address414_out(clefia_s0_address414_out),
        .clefia_s0_address415_out(clefia_s0_address415_out),
        .clefia_s0_address416_out(clefia_s0_address416_out),
        .clefia_s0_address417_out(clefia_s0_address417_out),
        .clefia_s0_address51(clefia_s0_address51),
        .clefia_s0_ce1(clefia_s0_ce1),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s0_ce5(clefia_s0_ce5),
        .clefia_s0_ce6(clefia_s0_ce6),
        .ct_q0({ct_q0[7:6],ct_q0[4:0]}),
        .mem_reg_0_3_7_7_i_2(xor_ln124_362_reg_35875),
        .or_ln134_100_fu_17863_p3(or_ln134_100_fu_17863_p3),
        .or_ln134_109_fu_17693_p3(or_ln134_109_fu_17693_p3[7:6]),
        .or_ln134_110_fu_17699_p3({or_ln134_110_fu_17699_p3[7:6],or_ln134_110_fu_17699_p3[1:0]}),
        .or_ln134_115_fu_20134_p3(or_ln134_115_fu_20134_p3),
        .or_ln134_116_fu_20140_p3(or_ln134_116_fu_20140_p3),
        .or_ln134_125_fu_19976_p3(or_ln134_125_fu_19976_p3[7:6]),
        .or_ln134_126_fu_19982_p3({or_ln134_126_fu_19982_p3[7:6],or_ln134_126_fu_19982_p3[1:0]}),
        .or_ln134_12_fu_4327_p3(or_ln134_12_fu_4327_p3),
        .or_ln134_131_fu_22722_p3(or_ln134_131_fu_22722_p3),
        .or_ln134_132_fu_22728_p3(or_ln134_132_fu_22728_p3),
        .or_ln134_13_fu_4136_p3(or_ln134_13_fu_4136_p3),
        .or_ln134_141_fu_21900_p3(or_ln134_141_fu_21900_p3[7:6]),
        .or_ln134_142_fu_21906_p3({or_ln134_142_fu_21906_p3[7:6],or_ln134_142_fu_21906_p3[1:0]}),
        .or_ln134_143_fu_22898_p3(or_ln134_143_fu_22898_p3),
        .or_ln134_145_fu_22910_p3(or_ln134_145_fu_22910_p3),
        .or_ln134_146_fu_22916_p3(or_ln134_146_fu_22916_p3),
        .or_ln134_147_fu_24994_p3(or_ln134_147_fu_24994_p3),
        .or_ln134_148_fu_25000_p3(or_ln134_148_fu_25000_p3),
        .or_ln134_149_fu_25006_p3(or_ln134_149_fu_25006_p3),
        .or_ln134_14_fu_4142_p3(or_ln134_14_fu_4142_p3),
        .or_ln134_155_fu_24042_p3(or_ln134_155_fu_24042_p3),
        .or_ln134_156_fu_24048_p3(or_ln134_156_fu_24048_p3),
        .or_ln134_159_fu_25170_p3(or_ln134_159_fu_25170_p3),
        .or_ln134_160_fu_25176_p3(or_ln134_160_fu_25176_p3),
        .or_ln134_163_fu_27266_p3(or_ln134_163_fu_27266_p3),
        .or_ln134_164_fu_27272_p3(or_ln134_164_fu_27272_p3),
        .or_ln134_165_fu_27278_p3(or_ln134_165_fu_27278_p3),
        .or_ln134_171_fu_26314_p3(or_ln134_171_fu_26314_p3),
        .or_ln134_172_fu_26320_p3(or_ln134_172_fu_26320_p3),
        .or_ln134_175_fu_27442_p3(or_ln134_175_fu_27442_p3),
        .or_ln134_176_fu_27448_p3(or_ln134_176_fu_27448_p3),
        .or_ln134_179_fu_29538_p3(or_ln134_179_fu_29538_p3),
        .or_ln134_180_fu_29544_p3(or_ln134_180_fu_29544_p3),
        .or_ln134_181_fu_29550_p3(or_ln134_181_fu_29550_p3),
        .or_ln134_187_fu_28586_p3({or_ln134_187_fu_28586_p3[7:2],or_ln134_187_fu_28586_p3[0]}),
        .or_ln134_188_fu_28592_p3(or_ln134_188_fu_28592_p3),
        .or_ln134_189_fu_28598_p3(or_ln134_189_fu_28598_p3[7]),
        .or_ln134_190_fu_28604_p3(or_ln134_190_fu_28604_p3[7]),
        .or_ln134_191_fu_29714_p3(or_ln134_191_fu_29714_p3),
        .or_ln134_192_fu_29720_p3(or_ln134_192_fu_29720_p3),
        .or_ln134_193_fu_29726_p3(or_ln134_193_fu_29726_p3),
        .or_ln134_195_fu_31483_p3(or_ln134_195_fu_31483_p3),
        .or_ln134_196_fu_31489_p3(or_ln134_196_fu_31489_p3),
        .or_ln134_197_fu_31495_p3(or_ln134_197_fu_31495_p3[7:6]),
        .or_ln134_19_reg_32897(or_ln134_19_reg_32897),
        .or_ln134_20_reg_32915(or_ln134_20_reg_32915),
        .or_ln134_29_fu_5856_p3(or_ln134_29_fu_5856_p3[7:6]),
        .or_ln134_30_fu_5862_p3({or_ln134_30_fu_5862_p3[7:6],or_ln134_30_fu_5862_p3[1:0]}),
        .or_ln134_31_reg_32951(or_ln134_31_reg_32951),
        .or_ln134_33_reg_32975(or_ln134_33_reg_32975),
        .or_ln134_34_reg_32981(or_ln134_34_reg_32981),
        .or_ln134_35_fu_9068_p3(or_ln134_35_fu_9068_p3),
        .or_ln134_36_fu_9074_p3(or_ln134_36_fu_9074_p3),
        .or_ln134_45_fu_8128_p3(or_ln134_45_fu_8128_p3[7:6]),
        .or_ln134_46_fu_8134_p3({or_ln134_46_fu_8134_p3[7:6],or_ln134_46_fu_8134_p3[1:0]}),
        .or_ln134_47_fu_9244_p3(or_ln134_47_fu_9244_p3),
        .or_ln134_49_fu_9256_p3(or_ln134_49_fu_9256_p3),
        .or_ln134_50_fu_9262_p3(or_ln134_50_fu_9262_p3),
        .or_ln134_51_fu_11340_p3(or_ln134_51_fu_11340_p3),
        .or_ln134_52_fu_11346_p3(or_ln134_52_fu_11346_p3),
        .or_ln134_61_fu_10400_p3(or_ln134_61_fu_10400_p3[7:6]),
        .or_ln134_62_fu_10406_p3({or_ln134_62_fu_10406_p3[7:6],or_ln134_62_fu_10406_p3[1:0]}),
        .or_ln134_63_fu_11516_p3(or_ln134_63_fu_11516_p3),
        .or_ln134_65_fu_11528_p3(or_ln134_65_fu_11528_p3),
        .or_ln134_66_fu_11534_p3(or_ln134_66_fu_11534_p3),
        .or_ln134_69_fu_13624_p3(or_ln134_69_fu_13624_p3),
        .or_ln134_70_fu_13630_p3(or_ln134_70_fu_13630_p3),
        .or_ln134_75_fu_12660_p3(or_ln134_75_fu_12660_p3),
        .or_ln134_76_fu_12666_p3(or_ln134_76_fu_12666_p3),
        .or_ln134_78_fu_12678_p3(or_ln134_78_fu_12678_p3[7:6]),
        .or_ln134_79_fu_13788_p3(or_ln134_79_fu_13788_p3),
        .or_ln134_80_fu_13794_p3(or_ln134_80_fu_13794_p3),
        .or_ln134_82_fu_13806_p3(or_ln134_82_fu_13806_p3),
        .or_ln134_83_fu_15653_p3(or_ln134_83_fu_15653_p3),
        .or_ln134_84_fu_15659_p3(or_ln134_84_fu_15659_p3),
        .or_ln134_99_fu_17857_p3(or_ln134_99_fu_17857_p3),
        .p_42_in(p_42_in),
        .p_43_in(p_43_in),
        .p_57_in(p_57_in),
        .pt_address0128_out(pt_address0128_out),
        .pt_address0129_out(pt_address0129_out),
        .pt_address0130_out(pt_address0130_out),
        .pt_ce011(pt_ce011),
        .q0_reg_0(clefia_s0_q0),
        .q0_reg_1(clefia_s0_q1),
        .q0_reg_10(clefia_s0_U_n_151),
        .q0_reg_11({clefia_s0_U_n_152,clefia_s0_U_n_153,clefia_s0_U_n_154}),
        .q0_reg_12(clefia_s0_U_n_155),
        .q0_reg_13(clefia_s0_U_n_156),
        .q0_reg_14({clefia_s0_U_n_157,clefia_s0_U_n_158}),
        .q0_reg_15({clefia_s0_U_n_159,clefia_s0_U_n_160,clefia_s0_U_n_161}),
        .q0_reg_16(clefia_s0_U_n_162),
        .q0_reg_17(clefia_s0_U_n_163),
        .q0_reg_18(clefia_s0_U_n_164),
        .q0_reg_19(clefia_s0_U_n_165),
        .q0_reg_2({clefia_s0_U_n_95,clefia_s0_U_n_96,clefia_s0_U_n_97,clefia_s0_U_n_98,clefia_s0_U_n_99,clefia_s0_U_n_100,clefia_s0_U_n_101,clefia_s0_U_n_102}),
        .q0_reg_20({xor_ln124_423_fu_32060_p2[7:6],xor_ln124_423_fu_32060_p2[2:0]}),
        .q0_reg_21({xor_ln124_188_fu_16593_p2[7:6],xor_ln124_188_fu_16593_p2[4:0]}),
        .q0_reg_22({xor_ln124_220_fu_18876_p2[7:6],xor_ln124_220_fu_18876_p2[4:0]}),
        .q0_reg_23(clefia_s0_U_n_185),
        .q0_reg_24(p_1_in),
        .q0_reg_25({xor_ln124_424_fu_32095_p2[5],xor_ln124_424_fu_32095_p2[3:2]}),
        .q0_reg_26(clefia_s0_U_n_436),
        .q0_reg_27(clefia_s0_U_n_437),
        .q0_reg_28({clefia_s0_U_n_438,clefia_s0_U_n_439,clefia_s0_U_n_440}),
        .q0_reg_29(clefia_s0_U_n_441),
        .q0_reg_3({clefia_s0_U_n_120,clefia_s0_U_n_121,clefia_s0_U_n_122,clefia_s0_U_n_123,clefia_s0_U_n_124,clefia_s0_U_n_125,clefia_s0_U_n_126,clefia_s0_U_n_127}),
        .q0_reg_30({clefia_s0_U_n_442,clefia_s0_U_n_443}),
        .q0_reg_31({clefia_s0_U_n_444,clefia_s0_U_n_445,clefia_s0_U_n_446}),
        .q0_reg_32({xor_ln124_425_fu_32130_p2[7:5],xor_ln124_425_fu_32130_p2[3:0]}),
        .q0_reg_33(clefia_s0_U_n_461),
        .q0_reg_34({xor_ln124_254_fu_21212_p2[7:6],xor_ln124_254_fu_21212_p2[4:3],xor_ln124_254_fu_21212_p2[1:0]}),
        .q0_reg_35({xor_ln124_190_fu_16651_p2[7:6],xor_ln124_190_fu_16651_p2[4:3],xor_ln124_190_fu_16651_p2[1:0]}),
        .q0_reg_36(clefia_s0_U_n_474),
        .q0_reg_37(clefia_s0_U_n_475),
        .q0_reg_38(clefia_s0_U_n_476),
        .q0_reg_39(clefia_s0_U_n_477),
        .q0_reg_4(clefia_s0_U_n_145),
        .q0_reg_40(clefia_s0_U_n_478),
        .q0_reg_41({xor_ln124_252_fu_21154_p2[7:5],xor_ln124_252_fu_21154_p2[1:0]}),
        .q0_reg_42(clefia_s0_U_n_606),
        .q0_reg_43(clefia_s0_U_n_693),
        .q0_reg_44(clefia_s0_U_n_694),
        .q0_reg_45(clefia_s0_U_n_712),
        .q0_reg_46(clefia_s0_U_n_738),
        .q0_reg_47(clefia_s0_U_n_771),
        .q0_reg_48({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q0_reg_49(clefia_s1_U_n_134),
        .q0_reg_5(clefia_s0_U_n_146),
        .q0_reg_50(clefia_s1_U_n_135),
        .q0_reg_51(clefia_s1_U_n_133),
        .q0_reg_52(xor_ln124_188_reg_34336),
        .q0_reg_53(xor_ln124_222_reg_34629),
        .q0_reg_54(xor_ln124_190_reg_34348),
        .q0_reg_55(xor_ln124_252_reg_34893),
        .q0_reg_56(xor_ln124_220_reg_34617),
        .q0_reg_57(xor_ln124_156_reg_34061),
        .q0_reg_58(clefia_s1_U_n_306),
        .q0_reg_59(xor_ln124_158_reg_34073),
        .q0_reg_6(clefia_s0_U_n_147),
        .q0_reg_7(clefia_s0_U_n_148),
        .q0_reg_8(clefia_s0_U_n_149),
        .q0_reg_9(clefia_s0_U_n_150),
        .q0_reg_i_120_0(or_ln134_194_fu_29732_p3),
        .q0_reg_i_121_0(or_ln134_177_fu_27454_p3),
        .q0_reg_i_121_1(or_ln134_178_fu_27460_p3),
        .q0_reg_i_126_0(x_assign_225_reg_35429),
        .q0_reg_i_145_0(xor_ln124_108_reg_33348),
        .q0_reg_i_173_0(x_assign_241_reg_35461),
        .q0_reg_i_190_0(xor_ln124_333_reg_35554),
        .q0_reg_i_191_0(xor_ln124_269_reg_34881),
        .q0_reg_i_199_0(x_assign_244_reg_35727),
        .q0_reg_i_199_1(x_assign_249_reg_35765),
        .q0_reg_i_200_0(x_assign_220_reg_35391),
        .q0_reg_i_211_0(or_ln134_150_fu_25012_p3),
        .q0_reg_i_21__0_0(xor_ln124_173_reg_34025),
        .q0_reg_i_21__0_1(z_102_reg_34458),
        .q0_reg_i_24__0_0(xor_ln124_205_reg_34318),
        .q0_reg_i_26_0(xor_ln124_381_reg_36264),
        .q0_reg_i_36__0_0(or_ln134_81_fu_13800_p3),
        .q0_reg_i_40__0_0(x_assign_124_reg_34191),
        .q0_reg_i_55_0(xor_ln124_171_reg_34015),
        .q0_reg_i_55_1({\reg_2510_reg_n_0_[7] ,\reg_2510_reg_n_0_[6] ,\reg_2510_reg_n_0_[5] ,\reg_2510_reg_n_0_[4] ,\reg_2510_reg_n_0_[3] ,\reg_2510_reg_n_0_[2] ,\reg_2510_reg_n_0_[1] ,\reg_2510_reg_n_0_[0] }),
        .q0_reg_i_55_2(xor_ln124_139_reg_33679),
        .q0_reg_i_59_0(xor_ln124_379_reg_36252),
        .q0_reg_i_95_0(xor_ln124_110_reg_33358),
        .q2_reg_0({clefia_s0_U_n_241,clefia_s0_U_n_242,clefia_s0_U_n_243,clefia_s0_U_n_244,clefia_s0_U_n_245,clefia_s0_U_n_246,clefia_s0_U_n_247,clefia_s0_U_n_248}),
        .q2_reg_1(clefia_s0_U_n_281),
        .q2_reg_10(clefia_s0_U_n_365),
        .q2_reg_11(clefia_s0_U_n_483),
        .q2_reg_12(clefia_s0_U_n_484),
        .q2_reg_13({clefia_s0_U_n_485,clefia_s0_U_n_486,clefia_s0_U_n_487}),
        .q2_reg_14(clefia_s0_U_n_488),
        .q2_reg_15({clefia_s0_U_n_489,clefia_s0_U_n_490}),
        .q2_reg_16({clefia_s0_U_n_491,clefia_s0_U_n_492,clefia_s0_U_n_493}),
        .q2_reg_17(clefia_s0_U_n_494),
        .q2_reg_18({xor_ln124_317_fu_25796_p2[7:6],xor_ln124_317_fu_25796_p2[4:0]}),
        .q2_reg_19(clefia_s0_U_n_523),
        .q2_reg_2(clefia_s0_U_n_282),
        .q2_reg_20(clefia_s0_U_n_524),
        .q2_reg_21({xor_ln124_44_fu_4937_p2[7:6],xor_ln124_44_fu_4937_p2[4:0]}),
        .q2_reg_22(xor_ln124_346_fu_27981_p2[5]),
        .q2_reg_23({xor_ln124_379_fu_30283_p2[7:6],xor_ln124_379_fu_30283_p2[4:0]}),
        .q2_reg_24({xor_ln124_156_fu_14356_p2[7:6],xor_ln124_156_fu_14356_p2[4:0]}),
        .q2_reg_25({xor_ln124_347_fu_28010_p2[7:6],xor_ln124_347_fu_28010_p2[4:0]}),
        .q2_reg_26(clefia_s0_U_n_713),
        .q2_reg_27(clefia_s0_U_n_714),
        .q2_reg_28(xor_ln124_126_reg_33737),
        .q2_reg_3(clefia_s0_U_n_283),
        .q2_reg_4(clefia_s0_U_n_284),
        .q2_reg_5(clefia_s0_U_n_285),
        .q2_reg_6({clefia_s0_U_n_286,clefia_s0_U_n_287,clefia_s0_U_n_288}),
        .q2_reg_7({clefia_s0_U_n_289,clefia_s0_U_n_290}),
        .q2_reg_8({clefia_s0_U_n_291,clefia_s0_U_n_292,clefia_s0_U_n_293}),
        .q2_reg_9({clefia_s0_U_n_326,clefia_s0_U_n_327,clefia_s0_U_n_328,clefia_s0_U_n_329,clefia_s0_U_n_330,clefia_s0_U_n_331,clefia_s0_U_n_332,clefia_s0_U_n_333}),
        .q2_reg_i_141_0(xor_ln124_76_reg_33012),
        .q2_reg_i_142__0_0(xor_ln124_11_reg_32414),
        .q2_reg_i_144_0(xor_ln124_298_reg_35203),
        .q2_reg_i_145_0(xor_ln124_266_reg_34863),
        .q2_reg_i_153_0(or_ln134_37_fu_9080_p3),
        .q2_reg_i_153_1(or_ln134_38_fu_9086_p3),
        .q2_reg_i_154__0_0(or_ln134_22_reg_32933),
        .q2_reg_i_154__0_1(or_ln134_21_reg_32927),
        .q2_reg_i_160__0_0(or_ln134_32_reg_32963),
        .q2_reg_i_190_0(xor_ln124_238_reg_34605),
        .q2_reg_i_223_0(xor_ln124_236_reg_34593),
        .q2_reg_i_223_1(reg_2462),
        .q2_reg_i_24__0_0(xor_ln124_109_reg_33353),
        .q2_reg_i_26_0(xor_ln124_285_reg_35261),
        .q2_reg_i_26_1(xor_ln124_349_reg_35933),
        .q2_reg_i_26_2(xor_ln124_317_reg_35597),
        .q2_reg_i_26_3(xor_ln124_332_reg_35549),
        .q2_reg_i_57__0_0(xor_ln124_107_reg_33343),
        .q2_reg_i_58_0(xor_ln124_283_reg_35249),
        .q2_reg_i_58_1(xor_ln124_347_reg_35921),
        .q2_reg_i_58_2(xor_ln124_315_reg_35585),
        .q2_reg_i_58_3(xor_ln124_330_reg_35539),
        .q2_reg_i_65__0_0(or_ln134_67_fu_13612_p3),
        .q2_reg_i_65__0_1(or_ln134_68_fu_13618_p3),
        .q2_reg_i_67_0(or_ln134_48_fu_9250_p3),
        .q2_reg_i_98_0(xor_ln124_300_reg_35213),
        .q2_reg_i_99_0(xor_ln124_268_reg_34875),
        .q5_reg_0(clefia_s0_q5),
        .q5_reg_1(clefia_s0_q4),
        .q5_reg_10({xor_ln124_267_fu_20700_p2[7:5],xor_ln124_267_fu_20700_p2[2:0]}),
        .q5_reg_11(clefia_s0_U_n_387),
        .q5_reg_12({clefia_s0_U_n_388,clefia_s0_U_n_389,clefia_s0_U_n_390,clefia_s0_U_n_391}),
        .q5_reg_13({clefia_s0_U_n_392,clefia_s0_U_n_393}),
        .q5_reg_14(clefia_s0_U_n_419),
        .q5_reg_15(clefia_s0_U_n_572),
        .q5_reg_16(clefia_s0_U_n_573),
        .q5_reg_17(clefia_s0_U_n_574),
        .q5_reg_18(clefia_s0_U_n_575),
        .q5_reg_19(clefia_s0_U_n_583),
        .q5_reg_2({clefia_s0_U_n_297,clefia_s0_U_n_298,clefia_s0_U_n_299,clefia_s0_U_n_300,clefia_s0_U_n_301,clefia_s0_U_n_302,clefia_s0_U_n_303,clefia_s0_U_n_304}),
        .q5_reg_20(clefia_s0_U_n_584),
        .q5_reg_21(clefia_s0_U_n_585),
        .q5_reg_22(clefia_s0_U_n_586),
        .q5_reg_23(clefia_s0_U_n_599),
        .q5_reg_24(clefia_s0_U_n_600),
        .q5_reg_25(clefia_s0_U_n_601),
        .q5_reg_26(clefia_s0_U_n_602),
        .q5_reg_27(clefia_s0_U_n_603),
        .q5_reg_28(clefia_s0_U_n_604),
        .q5_reg_29(clefia_s0_U_n_605),
        .q5_reg_3(clefia_s0_U_n_361),
        .q5_reg_30({clefia_s0_U_n_661,clefia_s0_U_n_662,clefia_s0_U_n_663,clefia_s0_U_n_664}),
        .q5_reg_31({xor_ln124_283_fu_23466_p2[7:6],xor_ln124_283_fu_23466_p2[4:0]}),
        .q5_reg_32({xor_ln124_124_fu_12084_p2[7:6],xor_ln124_124_fu_12084_p2[4:0]}),
        .q5_reg_33(clefia_s0_U_n_766),
        .q5_reg_34({clefia_s0_U_n_767,clefia_s0_U_n_768}),
        .q5_reg_35(clefia_s0_U_n_769),
        .q5_reg_36(clefia_s0_U_n_770),
        .q5_reg_37(xor_ln124_235_fu_18392_p2[4:3]),
        .q5_reg_38(clefia_s0_U_n_801),
        .q5_reg_39(clefia_s0_U_n_802),
        .q5_reg_4(clefia_s0_U_n_362),
        .q5_reg_40({clefia_s0_U_n_803,clefia_s0_U_n_804}),
        .q5_reg_41(clefia_s0_U_n_809),
        .q5_reg_42(clefia_s0_U_n_812),
        .q5_reg_43(clefia_s0_U_n_813),
        .q5_reg_44(clefia_s0_U_n_814),
        .q5_reg_45({xor_ln124_266_fu_20670_p2[7:6],xor_ln124_266_fu_20670_p2[4:3],xor_ln124_266_fu_20670_p2[1:0]}),
        .q5_reg_46(clefia_s1_U_n_66),
        .q5_reg_47(clefia_s1_U_n_67),
        .q5_reg_48(xor_ln124_197_reg_34174),
        .q5_reg_49(xor_ln124_124_reg_33725),
        .q5_reg_5(clefia_s0_U_n_363),
        .q5_reg_50(xor_ln124_21_reg_32599),
        .q5_reg_51(xor_ln124_46_reg_32696),
        .q5_reg_52(xor_ln124_92_reg_33389),
        .q5_reg_53(xor_ln124_94_reg_33401),
        .q5_reg_54(xor_ln124_62_reg_33065),
        .q5_reg_55(xor_ln124_60_reg_33053),
        .q5_reg_56(xor_ln124_28_reg_32749),
        .q5_reg_57(xor_ln124_30_reg_32761),
        .q5_reg_6(clefia_s0_U_n_364),
        .q5_reg_7({xor_ln124_236_fu_18422_p2[7:5],xor_ln124_236_fu_18422_p2[2:0]}),
        .q5_reg_8(xor_ln124_204_fu_16140_p2),
        .q5_reg_9(clefia_s0_U_n_380),
        .q5_reg_i_25_0(xor_ln124_5_reg_32387),
        .q5_reg_i_28_0(xor_ln124_43_reg_32678),
        .q5_reg_i_28_1(xor_ln124_75_reg_33007),
        .q5_reg_i_30_0(xor_ln124_195_reg_34163),
        .q5_reg_i_30_1(xor_ln124_235_reg_34587),
        .q5_reg_i_59_0(xor_ln124_45_reg_32690),
        .q5_reg_i_61_0(xor_ln124_13_reg_32440),
        .q5_reg_i_62_0(xor_ln124_77_reg_33017),
        .q5_reg_i_64_0(xor_ln124_254_reg_34905),
        .q5_reg_i_64_1(xor_ln124_237_reg_34599),
        .q6_reg_0(clefia_s0_q6),
        .q6_reg_1(clefia_s0_U_n_62),
        .q6_reg_10(clefia_s0_U_n_781),
        .q6_reg_11({clefia_s0_U_n_782,clefia_s0_U_n_783}),
        .q6_reg_12(clefia_s0_U_n_784),
        .q6_reg_13(clefia_s0_U_n_785),
        .q6_reg_14(clefia_s0_U_n_789),
        .q6_reg_15(clefia_s0_U_n_790),
        .q6_reg_16(clefia_s0_U_n_808),
        .q6_reg_17(clefia_s0_U_n_810),
        .q6_reg_2(clefia_s0_U_n_63),
        .q6_reg_3(xor_ln124_36_fu_4170_p2),
        .q6_reg_4(xor_ln124_38_fu_4197_p2),
        .q6_reg_5(clefia_s0_U_n_645),
        .q6_reg_6(xor_ln124_42_fu_3417_p2),
        .q6_reg_7(clefia_s0_U_n_654),
        .q6_reg_8({x_assign_4_fu_3088_p3[4],clefia_s0_U_n_656,clefia_s0_U_n_657,clefia_s0_U_n_658}),
        .q6_reg_9(x_assign_4_fu_3088_p3[3:2]),
        .\reg_2400_reg[7] (xor_ln124_290_fu_21933_p2),
        .\reg_2400_reg[7]_0 ({xor_ln124_35_fu_4354_p2[7],xor_ln124_35_fu_4354_p2[4:0]}),
        .\reg_2400_reg[7]_1 (xor_ln124_67_fu_5889_p2),
        .\reg_2400_reg[7]_2 (xor_ln124_131_fu_10433_p2),
        .reg_24061(reg_24061),
        .reg_2406124_out(reg_2406124_out),
        .\reg_2412_reg[7] (xor_ln124_292_fu_21987_p2),
        .\reg_2412_reg[7]_0 (xor_ln124_322_fu_24087_p2),
        .\reg_2412_reg[7]_1 (xor_ln124_37_fu_4381_p2),
        .\reg_2419_reg[7] (xor_ln124_324_fu_24141_p2),
        .reg_24281(reg_24281),
        .reg_2428118_out(reg_2428118_out),
        .reg_2428119_out(reg_2428119_out),
        .\reg_2428_reg[5] ({xor_ln124_301_fu_23028_p2[5],xor_ln124_301_fu_23028_p2[3:0]}),
        .\reg_2428_reg[6] ({xor_ln124_76_fu_7050_p2[6],xor_ln124_76_fu_7050_p2[3],xor_ln124_76_fu_7050_p2[1]}),
        .\reg_2428_reg[7] ({xor_ln124_331_fu_25244_p2[7:6],xor_ln124_331_fu_25244_p2[1]}),
        .\reg_2436_reg[7] (xor_ln124_227_fu_17726_p2),
        .\reg_2436_reg[7]_0 (xor_ln124_99_fu_8161_p2),
        .reg_24461(reg_24461),
        .reg_2446116_out(reg_2446116_out),
        .\reg_2446_reg[4] ({xor_ln124_333_fu_25300_p2[4],xor_ln124_333_fu_25300_p2[0]}),
        .\reg_2446_reg[7] ({xor_ln124_363_fu_27516_p2[7],xor_ln124_363_fu_27516_p2[5:3],xor_ln124_363_fu_27516_p2[0]}),
        .reg_24541(reg_24541),
        .\reg_2454_reg[5] ({xor_ln124_397_fu_29845_p2[5],xor_ln124_397_fu_29845_p2[3:0]}),
        .\reg_2454_reg[7] ({xor_ln124_365_fu_27572_p2[7:5],xor_ln124_365_fu_27572_p2[2]}),
        .\reg_2454_reg[7]_0 ({xor_ln124_142_fu_11646_p2[7:4],xor_ln124_142_fu_11646_p2[1:0]}),
        .reg_2462111_out(reg_2462111_out),
        .reg_246219_out(reg_246219_out),
        .\reg_2469_reg[7] (xor_ln124_165_fu_12759_p2),
        .\reg_2478_reg[7] (zext_ln152_16_fu_20124_p1),
        .\reg_2486_reg[7] (xor_ln124_404_fu_31583_p2),
        .\reg_2499_reg[7] (xor_ln124_388_fu_28685_p2),
        .\reg_2505_reg[7] (xor_ln124_206_fu_16199_p2),
        .\reg_2515_reg[7] ({xor_ln124_269_fu_20760_p2[7:6],xor_ln124_269_fu_20760_p2[4:3],xor_ln124_269_fu_20760_p2[1:0]}),
        .\tmp_421_reg_34202_reg[0] (clefia_s0_U_n_706),
        .\tmp_79_reg_32536_reg[0] (clefia_s0_U_n_550),
        .\trunc_ln134_210_reg_34197_reg[0] (clefia_s0_U_n_705),
        .\trunc_ln134_210_reg_34197_reg[5] (clefia_s0_U_n_702),
        .\trunc_ln134_210_reg_34197_reg[6] (clefia_s0_U_n_701),
        .\trunc_ln134_214_reg_34219_reg[4] (clefia_s0_U_n_811),
        .\trunc_ln134_39_reg_32531_reg[6] (clefia_s0_U_n_822),
        .\x_130_reg_34813_reg[5] (or_ln134_124_fu_19970_p3),
        .\x_130_reg_34813_reg[5]_0 (or_ln134_123_fu_19964_p3),
        .\x_130_reg_34813_reg[7] (xor_ln124_221_reg_34623),
        .x_assign_100_reg_33867(x_assign_100_reg_33867),
        .x_assign_102_reg_33883({x_assign_102_reg_33883[7:6],x_assign_102_reg_33883[3:0]}),
        .x_assign_103_reg_33889(x_assign_103_reg_33889),
        .x_assign_112_reg_33743({x_assign_112_reg_33743[7:6],x_assign_112_reg_33743[3:0]}),
        .x_assign_114_reg_33759({x_assign_114_reg_33759[7:6],x_assign_114_reg_33759[3:0]}),
        .x_assign_117_reg_33781(x_assign_117_reg_33781),
        .x_assign_121_reg_33937({x_assign_121_reg_33937[7],x_assign_121_reg_33937[3:1]}),
        .x_assign_123_reg_33969(x_assign_123_reg_33969),
        .x_assign_126_reg_34207(x_assign_126_reg_34207),
        .x_assign_127_reg_34213({x_assign_127_reg_34213[7:6],x_assign_127_reg_34213[3:0]}),
        .x_assign_129_reg_34229(x_assign_129_reg_34229),
        .x_assign_144_reg_34270(x_assign_144_reg_34270),
        .\x_assign_144_reg_34270_reg[7] (xor_ln124_205_fu_16169_p2),
        .x_assign_150_reg_34479(x_assign_150_reg_34479),
        .x_assign_151_reg_34485({x_assign_151_reg_34485[7:6],x_assign_151_reg_34485[3:0]}),
        .x_assign_153_reg_34501(x_assign_153_reg_34501),
        .x_assign_160_reg_34394(x_assign_160_reg_34394),
        .x_assign_163_reg_34416(x_assign_163_reg_34416),
        .x_assign_165_reg_34432({x_assign_165_reg_34432[7:6],x_assign_165_reg_34432[3:0]}),
        .x_assign_16_reg_32483(x_assign_16_reg_32483),
        .x_assign_174_reg_34755(x_assign_174_reg_34755),
        .x_assign_175_reg_34761({x_assign_175_reg_34761[7:6],x_assign_175_reg_34761[3:0]}),
        .x_assign_177_reg_34777(x_assign_177_reg_34777),
        .x_assign_184_reg_34675(x_assign_184_reg_34675),
        .x_assign_187_reg_34697(x_assign_187_reg_34697),
        .x_assign_189_reg_34713({x_assign_189_reg_34713[7:6],x_assign_189_reg_34713[3:0]}),
        .x_assign_196_reg_35015({x_assign_196_reg_35015[7:6],x_assign_196_reg_35015[3:0]}),
        .x_assign_198_reg_35071(x_assign_198_reg_35071),
        .x_assign_201_reg_35093(x_assign_201_reg_35093),
        .x_assign_208_reg_34936(x_assign_208_reg_34936),
        .x_assign_211_reg_34958(x_assign_211_reg_34958),
        .x_assign_213_reg_34974({x_assign_213_reg_34974[7:6],x_assign_213_reg_34974[3:0]}),
        .x_assign_216_reg_35119(x_assign_216_reg_35119[7]),
        .x_assign_218_reg_35141({x_assign_218_reg_35141[7:4],x_assign_218_reg_35141[0]}),
        .x_assign_21_reg_32451({x_assign_21_reg_32451[7:6],x_assign_21_reg_32451[3:0]}),
        .x_assign_222_reg_35407(x_assign_222_reg_35407),
        .x_assign_223_reg_35413({x_assign_223_reg_35413[7:6],x_assign_223_reg_35413[3:0]}),
        .x_assign_234_reg_35283(x_assign_234_reg_35283),
        .x_assign_235_reg_35289({x_assign_235_reg_35289[7:6],x_assign_235_reg_35289[3:0]}),
        .x_assign_237_reg_35305(x_assign_237_reg_35305),
        .x_assign_240_reg_35455({x_assign_240_reg_35455[7:4],x_assign_240_reg_35455[0]}),
        .x_assign_242_reg_35477(x_assign_242_reg_35477[7]),
        .x_assign_243_reg_35493(x_assign_243_reg_35493),
        .x_assign_246_reg_35743(x_assign_246_reg_35743),
        .x_assign_247_reg_35749({x_assign_247_reg_35749[7:6],x_assign_247_reg_35749[3:0]}),
        .x_assign_258_reg_35619(x_assign_258_reg_35619),
        .x_assign_259_reg_35625({x_assign_259_reg_35625[7:6],x_assign_259_reg_35625[3:0]}),
        .x_assign_261_reg_35641(x_assign_261_reg_35641),
        .x_assign_264_reg_35791({x_assign_264_reg_35791[7:4],x_assign_264_reg_35791[0]}),
        .x_assign_266_reg_35813(x_assign_266_reg_35813[7]),
        .x_assign_267_reg_35829(x_assign_267_reg_35829),
        .x_assign_270_reg_36079(x_assign_270_reg_36079),
        .x_assign_271_reg_36085({x_assign_271_reg_36085[7:6],x_assign_271_reg_36085[3:0]}),
        .x_assign_273_reg_36101({x_assign_273_reg_36101[7:6],x_assign_273_reg_36101[3:0]}),
        .x_assign_280_reg_35939({x_assign_280_reg_35939[7],x_assign_280_reg_35939[3:0]}),
        .x_assign_282_reg_35955({x_assign_282_reg_35955[7:6],x_assign_282_reg_35955[4:0]}),
        .x_assign_283_reg_35961({x_assign_283_reg_35961[7:6],x_assign_283_reg_35961[3:0]}),
        .x_assign_285_reg_35977({x_assign_285_reg_35977[7:6],x_assign_285_reg_35977[4:0]}),
        .x_assign_288_reg_36127({x_assign_288_reg_36127[7:4],x_assign_288_reg_36127[0]}),
        .x_assign_28_reg_32891({x_assign_28_reg_32891[7:6],x_assign_28_reg_32891[3:0]}),
        .x_assign_290_reg_36149(x_assign_290_reg_36149[7]),
        .x_assign_291_reg_36165({x_assign_291_reg_36165[7],x_assign_291_reg_36165[3:1]}),
        .x_assign_294_reg_36384(x_assign_294_reg_36384),
        .\x_assign_294_reg_36384_reg[0] (clefia_s0_U_n_144),
        .\x_assign_294_reg_36384_reg[1] (clefia_s0_U_n_143),
        .\x_assign_294_reg_36384_reg[2] (clefia_s0_U_n_142),
        .\x_assign_294_reg_36384_reg[5] (clefia_s0_U_n_141),
        .\x_assign_294_reg_36384_reg[7] (clefia_s0_U_n_137),
        .x_assign_295_reg_36390({x_assign_295_reg_36390[7:6],x_assign_295_reg_36390[3:0]}),
        .x_assign_297_reg_36406({x_assign_297_reg_36406[7:6],x_assign_297_reg_36406[3:0]}),
        .x_assign_30_reg_32903(x_assign_30_reg_32903),
        .x_assign_33_reg_32921(x_assign_33_reg_32921),
        .x_assign_3_reg_32326({x_assign_3_reg_32326[7:6],x_assign_3_reg_32326[1:0]}),
        .x_assign_40_reg_32767(x_assign_40_reg_32767),
        .x_assign_43_reg_32789(x_assign_43_reg_32789),
        .x_assign_45_reg_32805({x_assign_45_reg_32805[7:6],x_assign_45_reg_32805[3:0]}),
        .x_assign_48_reg_32939(x_assign_48_reg_32939[7]),
        .x_assign_50_reg_32957({x_assign_50_reg_32957[7:4],x_assign_50_reg_32957[0]}),
        .x_assign_52_reg_33195({x_assign_52_reg_33195[7:6],x_assign_52_reg_33195[3:0]}),
        .x_assign_54_reg_33211(x_assign_54_reg_33211),
        .x_assign_57_reg_33233(x_assign_57_reg_33233),
        .x_assign_64_reg_33071(x_assign_64_reg_33071),
        .x_assign_67_reg_33093(x_assign_67_reg_33093),
        .x_assign_69_reg_33109({x_assign_69_reg_33109[7:6],x_assign_69_reg_33109[3:0]}),
        .x_assign_72_reg_33259(x_assign_72_reg_33259[7]),
        .x_assign_74_reg_33281({x_assign_74_reg_33281[7:4],x_assign_74_reg_33281[0]}),
        .x_assign_76_reg_33531({x_assign_76_reg_33531[7:6],x_assign_76_reg_33531[3:0]}),
        .x_assign_78_reg_33547(x_assign_78_reg_33547),
        .x_assign_81_reg_33569(x_assign_81_reg_33569),
        .x_assign_88_reg_33407(x_assign_88_reg_33407),
        .x_assign_91_reg_33429(x_assign_91_reg_33429),
        .x_assign_93_reg_33445({x_assign_93_reg_33445[7:6],x_assign_93_reg_33445[3:0]}),
        .x_assign_96_reg_33595(x_assign_96_reg_33595[7]),
        .x_assign_98_reg_33617({x_assign_98_reg_33617[7:4],x_assign_98_reg_33617[0]}),
        .x_assign_9_reg_32295({x_assign_9_reg_32295[7:6],x_assign_9_reg_32295[4:0]}),
        .\xor_ln124_101_reg_33165_reg[5] (xor_ln124_125_fu_12113_p2[5]),
        .\xor_ln124_101_reg_33165_reg[7] (xor_ln124_61_reg_33059),
        .\xor_ln124_101_reg_33165_reg[7]_0 ({\reg_2469_reg_n_0_[7] ,\reg_2469_reg_n_0_[6] ,\reg_2469_reg_n_0_[5] ,\reg_2469_reg_n_0_[4] ,\reg_2469_reg_n_0_[3] ,\reg_2469_reg_n_0_[2] ,\reg_2469_reg_n_0_[1] ,\reg_2469_reg_n_0_[0] }),
        .\xor_ln124_102_reg_33170_reg[7] ({xor_ln124_126_fu_12142_p2[7:6],xor_ln124_126_fu_12142_p2[1:0]}),
        .\xor_ln124_108_reg_33348_reg[2] (xor_ln124_172_fu_13862_p2[2:0]),
        .\xor_ln124_108_reg_33348_reg[3] (x_assign_55_reg_33217),
        .\xor_ln124_108_reg_33348_reg[7] (xor_ln124_44_reg_32684),
        .\xor_ln124_108_reg_33348_reg[7]_0 ({\reg_2446_reg_n_0_[7] ,\reg_2446_reg_n_0_[6] ,\reg_2446_reg_n_0_[5] ,\reg_2446_reg_n_0_[4] ,\reg_2446_reg_n_0_[3] ,\reg_2446_reg_n_0_[2] ,\reg_2446_reg_n_0_[1] ,\reg_2446_reg_n_0_[0] }),
        .\xor_ln124_110_reg_33358_reg[3] (x_assign_73_reg_33265),
        .\xor_ln124_110_reg_33358_reg[3]_0 (x_assign_75_reg_33297),
        .\xor_ln124_110_reg_33358_reg[6] ({xor_ln124_174_fu_13918_p2[6],xor_ln124_174_fu_13918_p2[3:1]}),
        .\xor_ln124_123_reg_33719_reg[4] (xor_ln124_99_reg_33155[4:3]),
        .\xor_ln124_123_reg_33719_reg[7] (xor_ln124_163_fu_12705_p2),
        .\xor_ln124_124_reg_33725_reg[3] (clefia_s1_U_n_635),
        .\xor_ln124_124_reg_33725_reg[4] (clefia_s1_U_n_634),
        .\xor_ln124_124_reg_33725_reg[7] ({xor_ln124_100_reg_33160[7:5],xor_ln124_100_reg_33160[2:0]}),
        .\xor_ln124_125_reg_33731_reg[5] (xor_ln124_101_reg_33165[5]),
        .\xor_ln124_126_reg_33737_reg[7] ({xor_ln124_102_reg_33170[7:6],xor_ln124_102_reg_33170[1:0]}),
        .\xor_ln124_131_reg_33491_reg[3] (x_assign_90_reg_33423),
        .\xor_ln124_131_reg_33491_reg[5] (xor_ln124_155_fu_14327_p2[5:3]),
        .\xor_ln124_131_reg_33491_reg[7] (xor_ln124_91_reg_33383),
        .\xor_ln124_133_reg_33501_reg[5] (or_ln134_59_fu_10388_p3),
        .\xor_ln124_133_reg_33501_reg[5]_0 (or_ln134_60_fu_10394_p3),
        .\xor_ln124_133_reg_33501_reg[7] (xor_ln124_93_reg_33395),
        .\xor_ln124_134_reg_33506_reg[7] ({xor_ln124_158_fu_14414_p2[7:6],xor_ln124_158_fu_14414_p2[4:0]}),
        .\xor_ln124_140_reg_33684_reg[3] (x_assign_97_reg_33601),
        .\xor_ln124_140_reg_33684_reg[3]_0 (x_assign_99_reg_33633),
        .\xor_ln124_140_reg_33684_reg[3]_1 (x_assign_79_reg_33553),
        .\xor_ln124_140_reg_33684_reg[4] (or_ln134_64_fu_11522_p3),
        .\xor_ln124_142_reg_33694_reg[5] (or_ln134_53_fu_11352_p3),
        .\xor_ln124_142_reg_33694_reg[5]_0 (or_ln134_54_fu_11358_p3),
        .\xor_ln124_142_reg_33694_reg[7] (xor_ln124_78_reg_33022),
        .\xor_ln124_14_reg_32472_reg[7] ({xor_ln124_78_fu_7102_p2[7],xor_ln124_78_fu_7102_p2[4],xor_ln124_78_fu_7102_p2[2]}),
        .\xor_ln124_155_reg_34055_reg[3] (clefia_s1_U_n_304),
        .\xor_ln124_155_reg_34055_reg[4] (clefia_s1_U_n_302),
        .\xor_ln124_155_reg_34055_reg[5] (xor_ln124_131_reg_33491[5:3]),
        .\xor_ln124_155_reg_34055_reg[5]_0 (clefia_s1_U_n_607),
        .\xor_ln124_156_reg_34061_reg[7] (xor_ln124_132_reg_33496),
        .\xor_ln124_158_reg_34073_reg[7] ({xor_ln124_134_reg_33506[7:6],xor_ln124_134_reg_33506[4:0]}),
        .\xor_ln124_163_reg_33827_reg[3] (x_assign_115_reg_33765),
        .\xor_ln124_163_reg_33827_reg[7] (xor_ln124_123_reg_33719),
        .\xor_ln124_163_reg_33827_reg[7]_0 ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_165_reg_33837_reg[7] (xor_ln124_125_reg_33731),
        .\xor_ln124_173_reg_34025_reg[5] (xor_ln124_237_fu_18452_p2[5]),
        .\xor_ln124_174_reg_34030_reg[3] (x_assign_105_reg_33905),
        .\xor_ln124_174_reg_34030_reg[7] ({xor_ln124_238_fu_18482_p2[7:6],xor_ln124_238_fu_18482_p2[4:3],xor_ln124_238_fu_18482_p2[1:0]}),
        .\xor_ln124_187_reg_34330_reg[5] (xor_ln124_163_reg_33827[5:2]),
        .\xor_ln124_188_reg_34336_reg[7] (xor_ln124_164_reg_33832),
        .\xor_ln124_189_reg_34342_reg[5] (xor_ln124_165_reg_33837[5]),
        .\xor_ln124_189_reg_34342_reg[7] (xor_ln124_229_fu_17780_p2),
        .\xor_ln124_190_reg_34348_reg[7] ({xor_ln124_166_reg_33842[7:3],xor_ln124_166_reg_33842[1:0]}),
        .\xor_ln124_197_reg_34174_reg[4] (xor_ln124_221_fu_18905_p2[4:3]),
        .\xor_ln124_198_reg_34180_reg[7] ({xor_ln124_222_fu_18934_p2[7:6],xor_ln124_222_fu_18934_p2[4:0]}),
        .\xor_ln124_19_reg_32514_reg[5] (clefia_s0_U_n_795),
        .\xor_ln124_204_reg_34312_reg[0] (\xor_ln124_204_reg_34312[0]_i_2_n_0 ),
        .\xor_ln124_204_reg_34312_reg[1] (\xor_ln124_204_reg_34312[1]_i_2_n_0 ),
        .\xor_ln124_204_reg_34312_reg[2] (clefia_s1_U_n_797),
        .\xor_ln124_204_reg_34312_reg[3] (clefia_s1_U_n_795),
        .\xor_ln124_204_reg_34312_reg[4] (xor_ln124_140_reg_33684[4:2]),
        .\xor_ln124_204_reg_34312_reg[4]_0 (clefia_s1_U_n_796),
        .\xor_ln124_204_reg_34312_reg[5] (clefia_s1_U_n_794),
        .\xor_ln124_204_reg_34312_reg[5]_0 (\xor_ln124_204_reg_34312[5]_i_2_n_0 ),
        .\xor_ln124_204_reg_34312_reg[6] (\xor_ln124_204_reg_34312[6]_i_2_n_0 ),
        .\xor_ln124_204_reg_34312_reg[7] (\xor_ln124_204_reg_34312[7]_i_2_n_0 ),
        .\xor_ln124_205_reg_34318_reg[2] (\xor_ln124_205_reg_34318[2]_i_2_n_0 ),
        .\xor_ln124_205_reg_34318_reg[2]_0 (or_ln134_98_fu_16081_p3[2]),
        .\xor_ln124_205_reg_34318_reg[3] ({clefia_s1_U_n_560,clefia_s1_U_n_561}),
        .\xor_ln124_205_reg_34318_reg[3]_0 (\xor_ln124_205_reg_34318[3]_i_2_n_0 ),
        .\xor_ln124_205_reg_34318_reg[3]_1 (\xor_ln124_205_reg_34318[3]_i_3_n_0 ),
        .\xor_ln124_205_reg_34318_reg[4] (\xor_ln124_205_reg_34318[4]_i_2_n_0 ),
        .\xor_ln124_205_reg_34318_reg[4]_0 (\xor_ln124_205_reg_34318[4]_i_3_n_0 ),
        .\xor_ln124_205_reg_34318_reg[5] (xor_ln124_268_fu_20730_p2[5]),
        .\xor_ln124_205_reg_34318_reg[5]_0 (\xor_ln124_205_reg_34318[5]_i_2_n_0 ),
        .\xor_ln124_205_reg_34318_reg[5]_1 (\xor_ln124_205_reg_34318[5]_i_3_n_0 ),
        .\xor_ln124_205_reg_34318_reg[7] (xor_ln124_141_reg_33689),
        .\xor_ln124_206_reg_34324_reg[2] (or_ln134_85_fu_15665_p3[2]),
        .\xor_ln124_206_reg_34324_reg[3] (\xor_ln124_206_reg_34324[3]_i_2_n_0 ),
        .\xor_ln124_206_reg_34324_reg[4] (or_ln134_86_fu_15671_p3[4:2]),
        .\xor_ln124_206_reg_34324_reg[4]_0 (\xor_ln124_206_reg_34324[4]_i_2_n_0 ),
        .\xor_ln124_206_reg_34324_reg[5] (clefia_s1_U_n_305),
        .\xor_ln124_206_reg_34324_reg[7] ({xor_ln124_142_reg_33694[7:6],xor_ln124_142_reg_33694[2:0]}),
        .\xor_ln124_20_reg_32556_reg[5] (clefia_s0_U_n_418),
        .\xor_ln124_219_reg_34611_reg[7] (xor_ln124_259_fu_20009_p2),
        .\xor_ln124_220_reg_34617_reg[7] (xor_ln124_196_reg_34169),
        .\xor_ln124_222_reg_34629_reg[1] (clefia_s1_q1),
        .\xor_ln124_222_reg_34629_reg[7] ({xor_ln124_198_reg_34180[7:6],xor_ln124_198_reg_34180[4:0]}),
        .\xor_ln124_227_reg_34527_reg[3] (x_assign_162_reg_34410),
        .\xor_ln124_227_reg_34527_reg[5] (clefia_s0_U_n_711),
        .\xor_ln124_227_reg_34527_reg[7] (xor_ln124_187_reg_34330),
        .\xor_ln124_229_reg_34537_reg[4] (xor_ln124_253_fu_21183_p2[4:3]),
        .\xor_ln124_229_reg_34537_reg[5] (or_ln134_107_fu_17681_p3),
        .\xor_ln124_229_reg_34537_reg[5]_0 (or_ln134_108_fu_17687_p3),
        .\xor_ln124_229_reg_34537_reg[7] (xor_ln124_189_reg_34342),
        .\xor_ln124_235_reg_34587_reg[3] (clefia_s1_U_n_775),
        .\xor_ln124_235_reg_34587_reg[4] (clefia_s1_U_n_774),
        .\xor_ln124_236_reg_34593_reg[0] (clefia_s1_U_n_773),
        .\xor_ln124_236_reg_34593_reg[1] (clefia_s1_U_n_772),
        .\xor_ln124_236_reg_34593_reg[2] (clefia_s1_U_n_771),
        .\xor_ln124_236_reg_34593_reg[4] (xor_ln124_299_fu_22972_p2[4:1]),
        .\xor_ln124_236_reg_34593_reg[5] (clefia_s1_q4),
        .\xor_ln124_236_reg_34593_reg[5]_0 (or_ln134_101_fu_17869_p3),
        .\xor_ln124_236_reg_34593_reg[5]_1 (or_ln134_102_fu_17875_p3[5:3]),
        .\xor_ln124_236_reg_34593_reg[6] (clefia_s1_U_n_768),
        .\xor_ln124_236_reg_34593_reg[7] ({reg_2505[7:5],reg_2505[2:0]}),
        .\xor_ln124_236_reg_34593_reg[7]_0 ({xor_ln124_172_reg_34020[7:5],xor_ln124_172_reg_34020[1:0]}),
        .\xor_ln124_236_reg_34593_reg[7]_1 (clefia_s1_U_n_767),
        .\xor_ln124_238_reg_34605_reg[3] (x_assign_148_reg_34463),
        .\xor_ln124_238_reg_34605_reg[3]_0 (clefia_s1_U_n_753),
        .\xor_ln124_238_reg_34605_reg[4] (clefia_s1_U_n_752),
        .\xor_ln124_238_reg_34605_reg[7] ({xor_ln124_174_reg_34030[7:6],xor_ln124_174_reg_34030[1:0]}),
        .\xor_ln124_238_reg_34605_reg[7]_0 ({reg_2515[7:6],reg_2515[1:0]}),
        .\xor_ln124_251_reg_34887_reg[5] (xor_ln124_227_reg_34527[5]),
        .\xor_ln124_252_reg_34893_reg[7] ({xor_ln124_228_reg_34532[7:5],xor_ln124_228_reg_34532[1:0]}),
        .\xor_ln124_253_reg_34899_reg[4] (xor_ln124_229_reg_34537[4:3]),
        .\xor_ln124_254_reg_34905_reg[7] ({xor_ln124_230_reg_34542[7:3],xor_ln124_230_reg_34542[1:0]}),
        .\xor_ln124_259_reg_34803_reg[3] (x_assign_186_reg_34691),
        .\xor_ln124_259_reg_34803_reg[7] (xor_ln124_219_reg_34611),
        .\xor_ln124_262_reg_34818_reg[7] ({xor_ln124_285_fu_23524_p2[7:6],xor_ln124_285_fu_23524_p2[1:0]}),
        .\xor_ln124_266_reg_34863_reg[0] (clefia_s1_U_n_814),
        .\xor_ln124_266_reg_34863_reg[1] (clefia_s1_U_n_813),
        .\xor_ln124_266_reg_34863_reg[3] (clefia_s1_U_n_811),
        .\xor_ln124_266_reg_34863_reg[4] (clefia_s1_U_n_809),
        .\xor_ln124_266_reg_34863_reg[6] (clefia_s1_U_n_808),
        .\xor_ln124_266_reg_34863_reg[7] (xor_ln124_203_reg_34306),
        .\xor_ln124_266_reg_34863_reg[7]_0 (clefia_s1_U_n_807),
        .\xor_ln124_267_reg_34869_reg[0] (clefia_s1_U_n_806),
        .\xor_ln124_267_reg_34869_reg[1] (clefia_s1_U_n_805),
        .\xor_ln124_267_reg_34869_reg[2] (clefia_s1_U_n_803),
        .\xor_ln124_267_reg_34869_reg[5] (or_ln134_117_fu_20146_p3),
        .\xor_ln124_267_reg_34869_reg[5]_0 (or_ln134_118_fu_20152_p3[5:3]),
        .\xor_ln124_267_reg_34869_reg[6] (clefia_s1_U_n_799),
        .\xor_ln124_267_reg_34869_reg[7] (xor_ln124_204_reg_34312),
        .\xor_ln124_267_reg_34869_reg[7]_0 (clefia_s1_U_n_798),
        .\xor_ln124_268_reg_34875_reg[3] (x_assign_172_reg_34739),
        .\xor_ln124_268_reg_34875_reg[5] (clefia_s1_U_n_599),
        .\xor_ln124_269_reg_34881_reg[3] (clefia_s1_U_n_781),
        .\xor_ln124_269_reg_34881_reg[4] (clefia_s1_U_n_780),
        .\xor_ln124_269_reg_34881_reg[7] (xor_ln124_206_reg_34324),
        .\xor_ln124_282_reg_35243_reg[5] (xor_ln124_259_reg_34803[5:2]),
        .\xor_ln124_283_reg_35249_reg[3] (clefia_s1_U_n_745),
        .\xor_ln124_283_reg_35249_reg[4] (clefia_s1_U_n_740),
        .\xor_ln124_283_reg_35249_reg[7] ({xor_ln124_260_reg_34808[7:5],xor_ln124_260_reg_34808[2:0]}),
        .\xor_ln124_285_reg_35261_reg[1] (clefia_s1_q5),
        .\xor_ln124_285_reg_35261_reg[7] ({xor_ln124_262_reg_34818[7:6],xor_ln124_262_reg_34818[1:0]}),
        .\xor_ln124_290_reg_35031_reg[3] (x_assign_210_reg_34952),
        .\xor_ln124_290_reg_35031_reg[7] (xor_ln124_251_reg_34887),
        .\xor_ln124_291_reg_35036_reg[7] ({xor_ln124_315_fu_25738_p2[7:6],xor_ln124_315_fu_25738_p2[2:0]}),
        .\xor_ln124_292_reg_35041_reg[5] (or_ln134_139_fu_21888_p3),
        .\xor_ln124_292_reg_35041_reg[5]_0 (or_ln134_140_fu_21894_p3),
        .\xor_ln124_292_reg_35041_reg[7] (xor_ln124_253_reg_34899),
        .\xor_ln124_299_reg_35208_reg[3] (x_assign_199_reg_35077),
        .\xor_ln124_299_reg_35208_reg[4] (or_ln134_144_fu_22904_p3),
        .\xor_ln124_29_reg_32755_reg[7] (xor_ln124_69_fu_5943_p2),
        .\xor_ln124_301_reg_35218_reg[3] (x_assign_217_reg_35125),
        .\xor_ln124_301_reg_35218_reg[3]_0 (x_assign_219_reg_35157),
        .\xor_ln124_301_reg_35218_reg[5] (or_ln134_133_fu_22734_p3),
        .\xor_ln124_301_reg_35218_reg[5]_0 (or_ln134_134_fu_22740_p3),
        .\xor_ln124_314_reg_35579_reg[5] (xor_ln124_290_reg_35031[5]),
        .\xor_ln124_314_reg_35579_reg[7] (xor_ln124_354_fu_26359_p2),
        .\xor_ln124_315_reg_35585_reg[2] (clefia_s1_U_n_644),
        .\xor_ln124_315_reg_35585_reg[7] ({xor_ln124_291_reg_35036[7:6],xor_ln124_291_reg_35036[2:0]}),
        .\xor_ln124_316_reg_35591_reg[7] (xor_ln124_356_fu_26413_p2),
        .\xor_ln124_317_reg_35597_reg[7] (xor_ln124_293_reg_35046),
        .\xor_ln124_322_reg_35351_reg[7] (xor_ln124_282_reg_35243),
        .\xor_ln124_324_reg_35361_reg[3] (x_assign_232_reg_35267),
        .\xor_ln124_324_reg_35361_reg[7] (xor_ln124_284_reg_35255),
        .\xor_ln124_325_reg_35366_reg[7] ({xor_ln124_349_fu_28068_p2[7:6],xor_ln124_349_fu_28068_p2[4:0]}),
        .\xor_ln124_331_reg_35544_reg[7] ({xor_ln124_395_fu_29789_p2[7],xor_ln124_395_fu_29789_p2[5:1]}),
        .\xor_ln124_331_reg_35544_reg[7]_0 (xor_ln124_267_reg_34869),
        .\xor_ln124_331_reg_35544_reg[7]_1 ({\reg_2428_reg_n_0_[7] ,\reg_2428_reg_n_0_[6] ,\reg_2428_reg_n_0_[5] ,\reg_2428_reg_n_0_[4] ,\reg_2428_reg_n_0_[3] ,\reg_2428_reg_n_0_[2] ,\reg_2428_reg_n_0_[1] ,\reg_2428_reg_n_0_[0] }),
        .\xor_ln124_333_reg_35554_reg[4] (or_ln134_161_fu_25182_p3),
        .\xor_ln124_333_reg_35554_reg[4]_0 (or_ln134_162_fu_25188_p3),
        .\xor_ln124_346_reg_35915_reg[5] (clefia_s1_U_n_608),
        .\xor_ln124_346_reg_35915_reg[7] (xor_ln124_386_fu_28631_p2),
        .\xor_ln124_347_reg_35921_reg[7] (xor_ln124_323_reg_35356),
        .\xor_ln124_349_reg_35933_reg[1] (clefia_s1_q3),
        .\xor_ln124_349_reg_35933_reg[7] (clefia_s1_q2),
        .\xor_ln124_349_reg_35933_reg[7]_0 ({xor_ln124_325_reg_35366[7:6],xor_ln124_325_reg_35366[4:0]}),
        .\xor_ln124_354_reg_35687_reg[7] ({\reg_2478_reg_n_0_[7] ,\reg_2478_reg_n_0_[6] ,\reg_2478_reg_n_0_[5] ,\reg_2478_reg_n_0_[4] ,\reg_2478_reg_n_0_[3] ,\reg_2478_reg_n_0_[2] ,\reg_2478_reg_n_0_[1] ,\reg_2478_reg_n_0_[0] }),
        .\xor_ln124_354_reg_35687_reg[7]_0 (xor_ln124_314_reg_35579),
        .\xor_ln124_356_reg_35697_reg[3] (x_assign_256_reg_35603),
        .\xor_ln124_356_reg_35697_reg[7] (xor_ln124_316_reg_35591),
        .\xor_ln124_357_reg_35702_reg[7] ({xor_ln124_381_fu_30341_p2[7:6],xor_ln124_381_fu_30341_p2[4:0]}),
        .\xor_ln124_35_reg_32626_reg[3] (x_assign_19_reg_32567),
        .\xor_ln124_35_reg_32626_reg[4] (xor_ln124_59_fu_7511_p2[4:3]),
        .\xor_ln124_35_reg_32626_reg[7] (reg_2400),
        .\xor_ln124_35_reg_32626_reg[7]_0 (ct_load_8_reg_32249),
        .\xor_ln124_363_reg_35880_reg[3] (x_assign_265_reg_35797),
        .\xor_ln124_363_reg_35880_reg[7] (xor_ln124_299_reg_35208),
        .\xor_ln124_365_reg_35890_reg[5] (or_ln134_166_fu_27284_p3),
        .\xor_ln124_365_reg_35890_reg[7] ({\reg_2454_reg_n_0_[7] ,\reg_2454_reg_n_0_[6] ,\reg_2454_reg_n_0_[5] ,\reg_2454_reg_n_0_[4] ,\reg_2454_reg_n_0_[3] ,\reg_2454_reg_n_0_[2] ,\reg_2454_reg_n_0_[1] ,\reg_2454_reg_n_0_[0] }),
        .\xor_ln124_365_reg_35890_reg[7]_0 (xor_ln124_301_reg_35218),
        .\xor_ln124_36_reg_32582_reg[2] (\xor_ln124_36_reg_32582[2]_i_2_n_0 ),
        .\xor_ln124_36_reg_32582_reg[3] (\xor_ln124_36_reg_32582[3]_i_2_n_0 ),
        .\xor_ln124_36_reg_32582_reg[3]_0 (x_assign_18_reg_32525),
        .\xor_ln124_36_reg_32582_reg[4] (\xor_ln124_36_reg_32582[4]_i_2_n_0 ),
        .\xor_ln124_36_reg_32582_reg[7] ({xor_ln124_60_fu_7540_p2[7:6],xor_ln124_60_fu_7540_p2[4:0]}),
        .\xor_ln124_36_reg_32582_reg[7]_0 (ct_load_9_reg_32280),
        .\xor_ln124_36_reg_32582_reg[7]_1 (reg_2406),
        .\xor_ln124_378_reg_36246_reg[5] (xor_ln124_354_reg_35687[5]),
        .\xor_ln124_379_reg_36252_reg[7] (xor_ln124_355_reg_35692),
        .\xor_ln124_37_reg_32631_reg[5] (xor_ln124_61_fu_7569_p2[5]),
        .\xor_ln124_37_reg_32631_reg[5]_0 (or_ln134_11_fu_4321_p3),
        .\xor_ln124_37_reg_32631_reg[7] (reg_2412),
        .\xor_ln124_37_reg_32631_reg[7]_0 (ct_load_10_reg_32311),
        .\xor_ln124_381_reg_36264_reg[7] ({xor_ln124_357_reg_35702[7:6],xor_ln124_357_reg_35702[4:0]}),
        .\xor_ln124_386_reg_36023_reg[7] (xor_ln124_346_reg_35915),
        .\xor_ln124_388_reg_36033_reg[7] (reg_2499),
        .\xor_ln124_388_reg_36033_reg[7]_0 (xor_ln124_348_reg_35927),
        .\xor_ln124_38_reg_32588_reg[7] ({xor_ln124_62_fu_7598_p2[7:6],xor_ln124_62_fu_7598_p2[1:0]}),
        .\xor_ln124_38_reg_32588_reg[7]_0 (ct_load_11_reg_32347),
        .\xor_ln124_395_reg_36211_reg[3] (x_assign_289_reg_36133),
        .\xor_ln124_395_reg_36211_reg[5] (or_ln134_182_fu_29556_p3),
        .\xor_ln124_395_reg_36211_reg[7] (xor_ln124_331_reg_35544),
        .\xor_ln124_397_reg_36221_reg[3] (x_assign_268_reg_36063),
        .xor_ln124_402_fu_31528_p2({xor_ln124_402_fu_31528_p2[6],xor_ln124_402_fu_31528_p2[4:3]}),
        .\xor_ln124_404_reg_36437_reg[3] (x_assign_292_reg_36368),
        .\xor_ln124_404_reg_36437_reg[7] (reg_2486),
        .\xor_ln124_404_reg_36437_reg[7]_0 (xor_ln124_364_reg_35885),
        .\xor_ln124_422_reg_36467_reg[3] (xor_ln124_386_reg_36023[3]),
        .\xor_ln124_423_reg_36472_reg[7] ({xor_ln124_387_reg_36028[7:6],xor_ln124_387_reg_36028[2:0]}),
        .\xor_ln124_424_reg_36477_reg[2] (clefia_s1_q0),
        .\xor_ln124_424_reg_36477_reg[2]_0 (clefia_s1_U_n_741),
        .\xor_ln124_424_reg_36477_reg[3] (clefia_s1_U_n_526),
        .\xor_ln124_424_reg_36477_reg[5] (clefia_s1_U_n_375),
        .\xor_ln124_425_reg_36482_reg[5] (clefia_s1_U_n_725),
        .\xor_ln124_425_reg_36482_reg[7] ({xor_ln124_389_reg_36038[7:6],xor_ln124_389_reg_36038[4:0]}),
        .\xor_ln124_42_reg_32403_reg[3] (x_assign_5_reg_32357),
        .\xor_ln124_42_reg_32403_reg[5] ({or_ln134_3_fu_3973_p3[7:6],or_ln134_3_fu_3973_p3[1:0]}),
        .\xor_ln124_43_reg_32678_reg[5] (xor_ln124_19_reg_32514[5]),
        .\xor_ln124_44_reg_32684_reg[7] ({xor_ln124_108_fu_9318_p2[7],xor_ln124_108_fu_9318_p2[3:1]}),
        .\xor_ln124_44_reg_32684_reg[7]_0 (xor_ln124_20_reg_32556),
        .\xor_ln124_46_reg_32696_reg[2] (clefia_s1_U_n_421),
        .\xor_ln124_46_reg_32696_reg[3] ({xor_ln124_110_fu_9374_p2[3],xor_ln124_110_fu_9374_p2[0]}),
        .\xor_ln124_46_reg_32696_reg[7] ({or_ln134_3_reg_32551[7:6],or_ln134_3_reg_32551[1:0]}),
        .\xor_ln124_46_reg_32696_reg[7]_0 (reg_2394),
        .\xor_ln124_59_reg_33047_reg[4] (xor_ln124_35_reg_32626[4:3]),
        .\xor_ln124_60_reg_33053_reg[7] ({xor_ln124_36_reg_32582[7:6],xor_ln124_36_reg_32582[4:0]}),
        .\xor_ln124_61_reg_33059_reg[5] (xor_ln124_37_reg_32631[5]),
        .\xor_ln124_61_reg_33059_reg[7] (xor_ln124_101_fu_8215_p2),
        .\xor_ln124_62_reg_33065_reg[7] ({xor_ln124_38_reg_32588[7:6],xor_ln124_38_reg_32588[1:0]}),
        .\xor_ln124_67_reg_32851_reg[3] (x_assign_42_reg_32783),
        .\xor_ln124_67_reg_32851_reg[4] (xor_ln124_91_fu_9783_p2[4:3]),
        .\xor_ln124_67_reg_32851_reg[5] (or_ln134_28_fu_5850_p3),
        .\xor_ln124_67_reg_32851_reg[5]_0 (or_ln134_27_fu_5844_p3),
        .\xor_ln124_67_reg_32851_reg[7] (xor_ln124_27_reg_32743),
        .\xor_ln124_68_reg_32856_reg[7] ({xor_ln124_92_fu_9812_p2[7:6],xor_ln124_92_fu_9812_p2[4:0]}),
        .\xor_ln124_69_reg_32861_reg[5] (xor_ln124_93_fu_9841_p2[5]),
        .\xor_ln124_69_reg_32861_reg[7] (xor_ln124_29_reg_32755),
        .\xor_ln124_70_reg_32866_reg[7] ({xor_ln124_94_fu_9870_p2[7:6],xor_ln124_94_fu_9870_p2[1:0]}),
        .\xor_ln124_76_reg_33012_reg[3] (x_assign_51_reg_32969),
        .\xor_ln124_76_reg_33012_reg[3]_0 (x_assign_49_reg_32945),
        .\xor_ln124_76_reg_33012_reg[3]_1 (x_assign_31_reg_32909),
        .\xor_ln124_76_reg_33012_reg[6] ({xor_ln124_140_fu_11590_p2[6],xor_ln124_140_fu_11590_p2[4:1]}),
        .\xor_ln124_78_reg_33022_reg[7] (xor_ln124_14_reg_32472),
        .\xor_ln124_91_reg_33383_reg[3] (clefia_s1_U_n_812),
        .\xor_ln124_91_reg_33383_reg[3]_0 (clefia_s1_U_n_600),
        .\xor_ln124_91_reg_33383_reg[4] (xor_ln124_67_reg_32851[4:3]),
        .\xor_ln124_91_reg_33383_reg[4]_0 (clefia_s1_U_n_810),
        .\xor_ln124_91_reg_33383_reg[4]_1 (clefia_s1_U_n_57),
        .\xor_ln124_92_reg_33389_reg[2] (clefia_s1_U_n_804),
        .\xor_ln124_92_reg_33389_reg[4] (clefia_s1_U_n_802),
        .\xor_ln124_92_reg_33389_reg[7] ({xor_ln124_68_reg_32856[7:6],xor_ln124_68_reg_32856[4:0]}),
        .\xor_ln124_93_reg_33395_reg[5] (xor_ln124_69_reg_32861[5]),
        .\xor_ln124_93_reg_33395_reg[7] (xor_ln124_133_fu_10487_p2),
        .\xor_ln124_94_reg_33401_reg[7] ({xor_ln124_70_reg_32866[7:6],xor_ln124_70_reg_32866[1:0]}),
        .\xor_ln124_99_reg_33155_reg[3] (x_assign_66_reg_33087),
        .\xor_ln124_99_reg_33155_reg[4] (xor_ln124_123_fu_12055_p2[4:3]),
        .\xor_ln124_99_reg_33155_reg[5] (or_ln134_44_fu_8122_p3),
        .\xor_ln124_99_reg_33155_reg[5]_0 (or_ln134_43_fu_8116_p3),
        .\xor_ln124_99_reg_33155_reg[7] (reg_2436),
        .\xor_ln124_99_reg_33155_reg[7]_0 (xor_ln124_59_reg_33047));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRARDADDR({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15}),
        .ADDRBWRADDR({control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95}),
        .D(xor_ln124_46_fu_4996_p2[5:3]),
        .DOADO({clefia_s1_q6[7:4],clefia_s1_q6[0]}),
        .DOBDO(clefia_s0_q3),
        .Q(reg_2394),
        .\ap_CS_fsm_reg[0] (clefia_s1_U_n_135),
        .\ap_CS_fsm_reg[5] ({clefia_s1_U_n_117,clefia_s1_U_n_118,clefia_s1_U_n_119,clefia_s1_U_n_120,clefia_s1_U_n_121,clefia_s1_U_n_122,clefia_s1_U_n_123,clefia_s1_U_n_124}),
        .\ap_CS_fsm_reg[7] (clefia_s1_U_n_306),
        .\ap_CS_fsm_reg[8] (clefia_s1_U_n_66),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s1_U_n_243),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s1_U_n_67),
        .ap_enable_reg_pp0_iter2_reg_0(clefia_s1_U_n_133),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s1_U_n_134),
        .ap_enable_reg_pp0_iter3_reg_0({clefia_s1_U_n_169,clefia_s1_U_n_170,clefia_s1_U_n_171,clefia_s1_U_n_172,clefia_s1_U_n_173,clefia_s1_U_n_174,clefia_s1_U_n_175,clefia_s1_U_n_176}),
        .ap_enable_reg_pp0_iter3_reg_1({clefia_s1_U_n_177,clefia_s1_U_n_178,clefia_s1_U_n_179,clefia_s1_U_n_180,clefia_s1_U_n_181,clefia_s1_U_n_182,clefia_s1_U_n_183,clefia_s1_U_n_184}),
        .ap_enable_reg_pp0_iter3_reg_2({clefia_s1_U_n_217,clefia_s1_U_n_218,clefia_s1_U_n_219,clefia_s1_U_n_220,clefia_s1_U_n_221,clefia_s1_U_n_222,clefia_s1_U_n_223,clefia_s1_U_n_224}),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ce03(ce03),
        .ce18(ce18),
        .ce25(ce25),
        .ce43(ce43),
        .clefia_s0_address01(clefia_s0_address01),
        .clefia_s0_address0114_out(clefia_s0_address0114_out),
        .clefia_s0_address0115_out(clefia_s0_address0115_out),
        .clefia_s0_address0116_out(clefia_s0_address0116_out),
        .clefia_s0_address0117_out(clefia_s0_address0117_out),
        .clefia_s0_address0118_out(clefia_s0_address0118_out),
        .clefia_s0_address0120_out(clefia_s0_address0120_out),
        .clefia_s0_address0121_out(clefia_s0_address0121_out),
        .clefia_s0_address0122_out(clefia_s0_address0122_out),
        .clefia_s0_address0123_out(clefia_s0_address0123_out),
        .clefia_s0_address0124_out(clefia_s0_address0124_out),
        .clefia_s0_address21(clefia_s0_address21),
        .clefia_s0_address2110_out(clefia_s0_address2110_out),
        .clefia_s0_address2111_out(clefia_s0_address2111_out),
        .clefia_s0_address2112_out(clefia_s0_address2112_out),
        .clefia_s0_address2113_out(clefia_s0_address2113_out),
        .clefia_s0_address218_out(clefia_s0_address218_out),
        .clefia_s0_address219_out(clefia_s0_address219_out),
        .clefia_s0_address41(clefia_s0_address41),
        .clefia_s0_address413_out(clefia_s0_address413_out),
        .clefia_s0_address414_out(clefia_s0_address414_out),
        .clefia_s0_address415_out(clefia_s0_address415_out),
        .clefia_s0_address416_out(clefia_s0_address416_out),
        .clefia_s0_address417_out(clefia_s0_address417_out),
        .clefia_s0_ce1(clefia_s0_ce1),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s1_ce4(clefia_s1_ce4),
        .clefia_s1_ce5(clefia_s1_ce5),
        .clefia_s1_ce6(clefia_s1_ce6),
        .\ct_load_2_reg_32187_reg[7] (xor_ln124_29_fu_5300_p2),
        .\ct_load_3_reg_32218_reg[7] (xor_ln124_30_fu_5326_p2),
        .\ct_load_reg_32141_pp0_iter1_reg_reg[7] (xor_ln124_27_fu_5246_p2),
        .or_ln134_100_fu_17863_p3(or_ln134_100_fu_17863_p3),
        .or_ln134_109_fu_17693_p3(or_ln134_109_fu_17693_p3),
        .or_ln134_10_reg_32672(or_ln134_10_reg_32672),
        .or_ln134_110_fu_17699_p3(or_ln134_110_fu_17699_p3),
        .or_ln134_115_fu_20134_p3({or_ln134_115_fu_20134_p3[7:5],or_ln134_115_fu_20134_p3[2:0]}),
        .or_ln134_116_fu_20140_p3(or_ln134_116_fu_20140_p3),
        .or_ln134_125_fu_19976_p3(or_ln134_125_fu_19976_p3),
        .or_ln134_126_fu_19982_p3(or_ln134_126_fu_19982_p3),
        .or_ln134_131_fu_22722_p3(or_ln134_131_fu_22722_p3),
        .or_ln134_132_fu_22728_p3(or_ln134_132_fu_22728_p3),
        .or_ln134_141_fu_21900_p3(or_ln134_141_fu_21900_p3),
        .or_ln134_142_fu_21906_p3(or_ln134_142_fu_21906_p3),
        .or_ln134_143_fu_22898_p3(or_ln134_143_fu_22898_p3),
        .or_ln134_145_fu_22910_p3(or_ln134_145_fu_22910_p3),
        .or_ln134_146_fu_22916_p3(or_ln134_146_fu_22916_p3),
        .or_ln134_147_fu_24994_p3(or_ln134_147_fu_24994_p3),
        .or_ln134_148_fu_25000_p3(or_ln134_148_fu_25000_p3),
        .or_ln134_149_fu_25006_p3(or_ln134_149_fu_25006_p3),
        .or_ln134_155_fu_24042_p3({or_ln134_155_fu_24042_p3[7:6],or_ln134_155_fu_24042_p3[1:0]}),
        .or_ln134_156_fu_24048_p3(or_ln134_156_fu_24048_p3[7:6]),
        .or_ln134_159_fu_25170_p3(or_ln134_159_fu_25170_p3),
        .or_ln134_160_fu_25176_p3(or_ln134_160_fu_25176_p3),
        .or_ln134_163_fu_27266_p3(or_ln134_163_fu_27266_p3),
        .or_ln134_164_fu_27272_p3(or_ln134_164_fu_27272_p3),
        .or_ln134_165_fu_27278_p3(or_ln134_165_fu_27278_p3),
        .or_ln134_171_fu_26314_p3({or_ln134_171_fu_26314_p3[7:6],or_ln134_171_fu_26314_p3[1:0]}),
        .or_ln134_172_fu_26320_p3(or_ln134_172_fu_26320_p3[7:6]),
        .or_ln134_175_fu_27442_p3(or_ln134_175_fu_27442_p3),
        .or_ln134_176_fu_27448_p3(or_ln134_176_fu_27448_p3),
        .or_ln134_179_fu_29538_p3(or_ln134_179_fu_29538_p3),
        .or_ln134_180_fu_29544_p3(or_ln134_180_fu_29544_p3),
        .or_ln134_181_fu_29550_p3(or_ln134_181_fu_29550_p3),
        .or_ln134_187_fu_28586_p3({or_ln134_187_fu_28586_p3[7:6],or_ln134_187_fu_28586_p3[0]}),
        .or_ln134_188_fu_28592_p3(or_ln134_188_fu_28592_p3[7:6]),
        .or_ln134_189_fu_28598_p3({or_ln134_189_fu_28598_p3[7],or_ln134_189_fu_28598_p3[5:2]}),
        .or_ln134_190_fu_28604_p3({or_ln134_190_fu_28604_p3[7],or_ln134_190_fu_28604_p3[5:2]}),
        .or_ln134_191_fu_29714_p3(or_ln134_191_fu_29714_p3),
        .or_ln134_192_fu_29720_p3(or_ln134_192_fu_29720_p3),
        .or_ln134_193_fu_29726_p3(or_ln134_193_fu_29726_p3),
        .or_ln134_195_fu_31483_p3({or_ln134_195_fu_31483_p3[7:6],or_ln134_195_fu_31483_p3[1:0]}),
        .or_ln134_196_fu_31489_p3(or_ln134_196_fu_31489_p3[7:6]),
        .or_ln134_197_fu_31495_p3(or_ln134_197_fu_31495_p3),
        .or_ln134_19_reg_32897(or_ln134_19_reg_32897),
        .or_ln134_20_reg_32915(or_ln134_20_reg_32915),
        .or_ln134_29_fu_5856_p3(or_ln134_29_fu_5856_p3),
        .or_ln134_30_fu_5862_p3(or_ln134_30_fu_5862_p3),
        .or_ln134_31_reg_32951(or_ln134_31_reg_32951),
        .or_ln134_33_reg_32975(or_ln134_33_reg_32975),
        .or_ln134_34_reg_32981(or_ln134_34_reg_32981),
        .or_ln134_35_fu_9068_p3(or_ln134_35_fu_9068_p3),
        .or_ln134_36_fu_9074_p3(or_ln134_36_fu_9074_p3),
        .or_ln134_45_fu_8128_p3(or_ln134_45_fu_8128_p3),
        .or_ln134_46_fu_8134_p3(or_ln134_46_fu_8134_p3),
        .or_ln134_47_fu_9244_p3(or_ln134_47_fu_9244_p3),
        .or_ln134_49_fu_9256_p3(or_ln134_49_fu_9256_p3),
        .or_ln134_50_fu_9262_p3(or_ln134_50_fu_9262_p3),
        .or_ln134_51_fu_11340_p3(or_ln134_51_fu_11340_p3),
        .or_ln134_52_fu_11346_p3(or_ln134_52_fu_11346_p3),
        .or_ln134_61_fu_10400_p3(or_ln134_61_fu_10400_p3),
        .or_ln134_62_fu_10406_p3(or_ln134_62_fu_10406_p3),
        .or_ln134_63_fu_11516_p3(or_ln134_63_fu_11516_p3),
        .or_ln134_65_fu_11528_p3(or_ln134_65_fu_11528_p3),
        .or_ln134_66_fu_11534_p3(or_ln134_66_fu_11534_p3),
        .or_ln134_69_fu_13624_p3(or_ln134_69_fu_13624_p3),
        .or_ln134_70_fu_13630_p3(or_ln134_70_fu_13630_p3),
        .or_ln134_75_fu_12660_p3(or_ln134_75_fu_12660_p3[7:6]),
        .or_ln134_76_fu_12666_p3({or_ln134_76_fu_12666_p3[7:6],or_ln134_76_fu_12666_p3[1:0]}),
        .or_ln134_78_fu_12678_p3(or_ln134_78_fu_12678_p3),
        .or_ln134_79_fu_13788_p3(or_ln134_79_fu_13788_p3),
        .or_ln134_80_fu_13794_p3(or_ln134_80_fu_13794_p3),
        .or_ln134_82_fu_13806_p3(or_ln134_82_fu_13806_p3),
        .or_ln134_83_fu_15653_p3({or_ln134_83_fu_15653_p3[7:6],or_ln134_83_fu_15653_p3[4:0]}),
        .or_ln134_84_fu_15659_p3({or_ln134_84_fu_15659_p3[7:6],or_ln134_84_fu_15659_p3[4:2]}),
        .or_ln134_8_fu_5218_p3(or_ln134_8_fu_5218_p3),
        .or_ln134_93_fu_14944_p3(or_ln134_93_fu_14944_p3),
        .or_ln134_94_fu_14950_p3(or_ln134_94_fu_14950_p3),
        .or_ln134_99_fu_17857_p3(or_ln134_99_fu_17857_p3),
        .p_57_in(p_57_in),
        .pt_address0128_out(pt_address0128_out),
        .pt_address0130_out(pt_address0130_out),
        .pt_ce011(pt_ce011),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1({clefia_s1_U_n_125,clefia_s1_U_n_126,clefia_s1_U_n_127,clefia_s1_U_n_128,clefia_s1_U_n_129,clefia_s1_U_n_130,clefia_s1_U_n_131,clefia_s1_U_n_132}),
        .q0_reg_10(clefia_s1_U_n_526),
        .q0_reg_11({clefia_s1_U_n_527,clefia_s1_U_n_528}),
        .q0_reg_12({clefia_s1_U_n_529,clefia_s1_U_n_530,clefia_s1_U_n_531}),
        .q0_reg_13({xor_ln124_424_fu_32095_p2[7:6],xor_ln124_424_fu_32095_p2[4],xor_ln124_424_fu_32095_p2[1:0]}),
        .q0_reg_14(xor_ln124_251_fu_21125_p2),
        .q0_reg_15({clefia_s1_U_n_832,clefia_s1_U_n_833,clefia_s1_U_n_834,clefia_s1_U_n_835,clefia_s1_U_n_836,clefia_s1_U_n_837,clefia_s1_U_n_838,clefia_s1_U_n_839}),
        .q0_reg_16(xor_ln124_189_reg_34342),
        .q0_reg_17(xor_ln124_221_reg_34623),
        .q0_reg_2(xor_ln124_188_fu_16593_p2[5]),
        .q0_reg_3(xor_ln124_187_fu_16564_p2),
        .q0_reg_4(xor_ln124_220_fu_18876_p2[5]),
        .q0_reg_5(xor_ln124_219_fu_18847_p2),
        .q0_reg_6(xor_ln124_189_fu_16622_p2),
        .q0_reg_7(clefia_s1_U_n_375),
        .q0_reg_8(clefia_s1_U_n_522),
        .q0_reg_9({clefia_s1_U_n_523,clefia_s1_U_n_524,clefia_s1_U_n_525}),
        .q0_reg_i_11__0_0(xor_ln124_206_reg_34324),
        .q0_reg_i_12_0(xor_ln124_380_reg_36258),
        .q0_reg_i_25__0_0(x_assign_124_reg_34191),
        .q0_reg_i_43__0_0(xor_ln124_109_reg_33353),
        .q0_reg_i_59__0_0(or_ln134_194_fu_29732_p3),
        .q0_reg_i_83__0_0(xor_ln124_268_reg_34875),
        .q0_reg_i_83__0_1(reg_2436),
        .q0_reg_i_88__0_0(x_assign_268_reg_36063),
        .q0_reg_i_9__0_0(reg_2515),
        .q0_reg_i_9__0_1(xor_ln124_174_reg_34030),
        .q0_reg_i_9__0_2(xor_ln124_142_reg_33694),
        .q1_reg_0(clefia_s1_q1),
        .q1_reg_1(clefia_s1_q3),
        .q1_reg_10(clefia_s1_U_n_304),
        .q1_reg_11({clefia_s1_U_n_307,clefia_s1_U_n_308,clefia_s1_U_n_309,clefia_s1_U_n_310,clefia_s1_U_n_311,clefia_s1_U_n_312,clefia_s1_U_n_313,clefia_s1_U_n_314}),
        .q1_reg_12({clefia_s1_U_n_331,clefia_s1_U_n_332,clefia_s1_U_n_333,clefia_s1_U_n_334}),
        .q1_reg_13({clefia_s1_U_n_335,clefia_s1_U_n_336}),
        .q1_reg_14(xor_ln124_1248_fu_30819_p2),
        .q1_reg_15(xor_ln124_422_fu_32025_p2),
        .q1_reg_16({clefia_s1_U_n_365,clefia_s1_U_n_366}),
        .q1_reg_17(clefia_s1_U_n_376),
        .q1_reg_18({xor_ln124_254_fu_21212_p2[5],xor_ln124_254_fu_21212_p2[2]}),
        .q1_reg_19({xor_ln124_190_fu_16651_p2[5],xor_ln124_190_fu_16651_p2[2]}),
        .q1_reg_2({clefia_s1_U_n_58,clefia_s1_U_n_59,clefia_s1_U_n_60,clefia_s1_U_n_61,clefia_s1_U_n_62,clefia_s1_U_n_63,clefia_s1_U_n_64,clefia_s1_U_n_65}),
        .q1_reg_20(xor_ln124_317_fu_25796_p2[5]),
        .q1_reg_21(clefia_s1_U_n_644),
        .q1_reg_22(clefia_s1_U_n_725),
        .q1_reg_23(clefia_s1_U_n_741),
        .q1_reg_24({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q1_reg_25(clefia_s0_U_n_232),
        .q1_reg_26(clefia_s0_U_n_239),
        .q1_reg_27(xor_ln124_123_reg_33719),
        .q1_reg_28(xor_ln124_187_reg_34330),
        .q1_reg_29(xor_ln124_219_reg_34611),
        .q1_reg_3({clefia_s1_U_n_109,clefia_s1_U_n_110,clefia_s1_U_n_111,clefia_s1_U_n_112,clefia_s1_U_n_113,clefia_s1_U_n_114,clefia_s1_U_n_115,clefia_s1_U_n_116}),
        .q1_reg_30(xor_ln124_157_reg_34067),
        .q1_reg_31(clefia_s0_U_n_76),
        .q1_reg_4(xor_ln124_425_fu_32130_p2[4]),
        .q1_reg_5({clefia_s1_U_n_250,clefia_s1_U_n_251,clefia_s1_U_n_252,clefia_s1_U_n_253}),
        .q1_reg_6({clefia_s1_U_n_254,clefia_s1_U_n_255}),
        .q1_reg_7({clefia_s1_U_n_300,clefia_s1_U_n_301}),
        .q1_reg_8(clefia_s1_U_n_302),
        .q1_reg_9(clefia_s1_U_n_303),
        .q1_reg_i_123_0(xor_ln124_75_reg_33007),
        .q1_reg_i_124_0(xor_ln124_43_reg_32678),
        .q1_reg_i_125_0(xor_ln124_5_reg_32387),
        .q1_reg_i_127_0(xor_ln124_299_reg_35208),
        .q1_reg_i_128_0(xor_ln124_267_reg_34869),
        .q1_reg_i_137_0(or_ln134_166_fu_27284_p3),
        .q1_reg_i_168_0(xor_ln124_298_reg_35203),
        .q1_reg_i_17_0(xor_ln124_172_reg_34020),
        .q1_reg_i_17_1(xor_ln124_140_reg_33684),
        .q1_reg_i_184_0(xor_ln124_235_reg_34587),
        .q1_reg_i_19_0(xor_ln124_204_reg_34312),
        .q1_reg_i_20_0(xor_ln124_378_reg_36246),
        .q1_reg_i_51_0(xor_ln124_108_reg_33348),
        .q1_reg_i_52_0(xor_ln124_346_reg_35915),
        .q1_reg_i_52_1(xor_ln124_314_reg_35579),
        .q1_reg_i_52_2(xor_ln124_282_reg_35243),
        .q1_reg_i_52_3(xor_ln124_331_reg_35544),
        .q1_reg_i_84_0(xor_ln124_330_reg_35539),
        .q2_reg_0(clefia_s1_q2),
        .q2_reg_1(clefia_s1_q4),
        .q2_reg_10({clefia_s1_U_n_532,clefia_s1_U_n_533,clefia_s1_U_n_534,clefia_s1_U_n_535}),
        .q2_reg_11({clefia_s1_U_n_536,clefia_s1_U_n_537}),
        .q2_reg_12({clefia_s1_U_n_560,clefia_s1_U_n_561}),
        .q2_reg_13(xor_ln124_284_fu_23495_p2),
        .q2_reg_14(clefia_s1_U_n_607),
        .q2_reg_15(clefia_s1_U_n_608),
        .q2_reg_16(clefia_s1_U_n_609),
        .q2_reg_17({clefia_s1_U_n_610,clefia_s1_U_n_611,clefia_s1_U_n_612}),
        .q2_reg_18({clefia_s1_U_n_613,clefia_s1_U_n_614}),
        .q2_reg_19({clefia_s1_U_n_615,clefia_s1_U_n_616,clefia_s1_U_n_617}),
        .q2_reg_2(xor_ln124_379_fu_30283_p2[5]),
        .q2_reg_20(xor_ln124_378_fu_30254_p2),
        .q2_reg_21(xor_ln124_314_fu_25709_p2),
        .q2_reg_22(clefia_s1_U_n_774),
        .q2_reg_23(clefia_s1_U_n_775),
        .q2_reg_24(clefia_s1_U_n_794),
        .q2_reg_25(clefia_s1_U_n_802),
        .q2_reg_26(clefia_s1_U_n_804),
        .q2_reg_27(clefia_s1_U_n_809),
        .q2_reg_28(clefia_s1_U_n_810),
        .q2_reg_29(clefia_s1_U_n_811),
        .q2_reg_3(xor_ln124_156_fu_14356_p2[5]),
        .q2_reg_30(clefia_s1_U_n_812),
        .q2_reg_31(xor_ln124_198_reg_34180),
        .q2_reg_32(xor_ln124_93_reg_33395),
        .q2_reg_33(clefia_s0_U_n_233),
        .q2_reg_34(clefia_s0_U_n_234),
        .q2_reg_35(clefia_s0_U_n_237),
        .q2_reg_36(xor_ln124_155_reg_34055),
        .q2_reg_37(xor_ln124_38_reg_32588),
        .q2_reg_38(xor_ln124_125_reg_33731),
        .q2_reg_39(xor_ln124_45_reg_32690),
        .q2_reg_4(xor_ln124_347_fu_28010_p2[5]),
        .q2_reg_40(xor_ln124_61_reg_33059),
        .q2_reg_5({xor_ln124_346_fu_27981_p2[7:6],xor_ln124_346_fu_27981_p2[4:0]}),
        .q2_reg_6(xor_ln124_124_fu_12084_p2[5]),
        .q2_reg_7(xor_ln124_283_fu_23466_p2[5]),
        .q2_reg_8({xor_ln124_266_fu_20670_p2[5],xor_ln124_266_fu_20670_p2[2]}),
        .q2_reg_9(xor_ln124_44_fu_4937_p2[5]),
        .q2_reg_i_103__0_0(or_ln134_150_fu_25012_p3),
        .q2_reg_i_185__0_0(xor_ln124_237_reg_34599),
        .q2_reg_i_23_0(xor_ln124_110_reg_33358),
        .q2_reg_i_24_0(xor_ln124_348_reg_35927),
        .q2_reg_i_24_1(xor_ln124_316_reg_35591),
        .q2_reg_i_24_2(xor_ln124_284_reg_35255),
        .q2_reg_i_24_3(xor_ln124_333_reg_35554),
        .q2_reg_i_32_0(or_ln134_182_fu_29556_p3),
        .q2_reg_i_53__0_0(xor_ln124_46_reg_32696),
        .q2_reg_i_53__0_1(xor_ln124_14_reg_32472),
        .q2_reg_i_56_0(xor_ln124_78_reg_33022),
        .q2_reg_i_57_0(xor_ln124_253_reg_34899),
        .q2_reg_i_57_1(xor_ln124_238_reg_34605),
        .q2_reg_i_62__0_0(or_ln134_22_reg_32933),
        .q2_reg_i_62__0_1(or_ln134_21_reg_32927),
        .q2_reg_i_62__0_2(or_ln134_37_fu_9080_p3),
        .q2_reg_i_62__0_3(or_ln134_38_fu_9086_p3),
        .q2_reg_i_64_0(or_ln134_53_fu_11352_p3),
        .q2_reg_i_64_1(or_ln134_54_fu_11358_p3),
        .q2_reg_i_65_0(or_ln134_133_fu_22734_p3),
        .q2_reg_i_65_1(or_ln134_134_fu_22740_p3),
        .q2_reg_i_86__0_0(xor_ln124_77_reg_33017),
        .q2_reg_i_90_0(xor_ln124_301_reg_35218),
        .q2_reg_i_91_0(xor_ln124_269_reg_34881),
        .q6_reg_0(clefia_s1_q5),
        .q6_reg_1(clefia_s1_U_n_57),
        .q6_reg_10(clefia_s1_U_n_635),
        .q6_reg_11(clefia_s1_U_n_677),
        .q6_reg_12({clefia_s1_U_n_678,clefia_s1_U_n_679,clefia_s1_U_n_680}),
        .q6_reg_13({clefia_s1_U_n_735,clefia_s1_U_n_736}),
        .q6_reg_14({clefia_s1_U_n_737,clefia_s1_U_n_738,clefia_s1_U_n_739}),
        .q6_reg_15(clefia_s1_U_n_740),
        .q6_reg_16(clefia_s1_U_n_745),
        .q6_reg_17(clefia_s1_U_n_752),
        .q6_reg_18(clefia_s1_U_n_753),
        .q6_reg_19(clefia_s1_U_n_780),
        .q6_reg_2(xor_ln124_282_fu_23437_p2),
        .q6_reg_20(clefia_s1_U_n_781),
        .q6_reg_21(xor_ln124_91_reg_33383),
        .q6_reg_22(xor_ln124_59_reg_33047),
        .q6_reg_23(xor_ln124_29_reg_32755),
        .q6_reg_3({clefia_s1_U_n_415,clefia_s1_U_n_416,clefia_s1_U_n_417,clefia_s1_U_n_418}),
        .q6_reg_4({clefia_s1_U_n_419,clefia_s1_U_n_420}),
        .q6_reg_5(clefia_s1_U_n_421),
        .q6_reg_6(xor_ln124_45_fu_4966_p2),
        .q6_reg_7(clefia_s1_U_n_599),
        .q6_reg_8({clefia_s1_U_n_600,clefia_s1_U_n_601}),
        .q6_reg_9(clefia_s1_U_n_634),
        .q6_reg_i_40_0(xor_ln124_11_reg_32414),
        .q6_reg_i_42_0(xor_ln124_76_reg_33012),
        .q6_reg_i_42_1(xor_ln124_44_reg_32684),
        .q6_reg_i_43_0(xor_ln124_203_reg_34306),
        .q6_reg_i_43_1(xor_ln124_251_reg_34887),
        .q6_reg_i_43_2(xor_ln124_236_reg_34593),
        .q6_reg_i_56_0(x_assign_31_reg_32909),
        .q6_reg_i_58_0(x_assign_55_reg_33217),
        .q6_reg_i_58_1(x_assign_79_reg_33553),
        .q6_reg_i_59_0(x_assign_199_reg_35077),
        .reg_23941(reg_23941),
        .reg_2400125_out(reg_2400125_out),
        .\reg_2400_reg[7] (xor_ln124_28_fu_5273_p2),
        .\reg_2406_reg[7] (xor_ln124_260_fu_20036_p2),
        .\reg_2406_reg[7]_0 (xor_ln124_68_fu_5916_p2),
        .reg_2412123_out(reg_2412123_out),
        .reg_24122(reg_24122),
        .\reg_2412_reg[6] ({xor_ln124_139_fu_11562_p2[6],xor_ln124_139_fu_11562_p2[4],xor_ln124_139_fu_11562_p2[1:0]}),
        .\reg_2412_reg[6]_0 ({xor_ln124_75_fu_7024_p2[6:4],xor_ln124_75_fu_7024_p2[1:0]}),
        .\reg_2412_reg[7] ({xor_ln124_171_fu_13834_p2[7],xor_ln124_171_fu_13834_p2[5:3],xor_ln124_171_fu_13834_p2[1:0]}),
        .reg_24191(reg_24191),
        .reg_2419120_out(reg_2419120_out),
        .reg_24193(reg_24193),
        .\reg_2419_reg[0] (\reg_2419[7]_i_6_n_0 ),
        .\reg_2419_reg[6] ({xor_ln124_173_fu_13890_p2[6:2],xor_ln124_173_fu_13890_p2[0]}),
        .\reg_2419_reg[7] ({xor_ln124_330_fu_25216_p2[7:4],xor_ln124_330_fu_25216_p2[0]}),
        .\reg_2419_reg[7]_0 ({xor_ln124_77_fu_7076_p2[7:6],xor_ln124_77_fu_7076_p2[3:0]}),
        .\reg_2428_reg[7] (xor_ln124_291_fu_21960_p2),
        .\reg_2428_reg[7]_0 (xor_ln124_325_fu_24168_p2),
        .\reg_2428_reg[7]_1 (xor_ln124_100_fu_8188_p2),
        .\reg_2428_reg[7]_2 (xor_ln124_166_fu_12786_p2),
        .\reg_2428_reg[7]_3 (xor_ln124_70_fu_5970_p2),
        .reg_24361(reg_24361),
        .\reg_2436_reg[0] (\reg_2436[7]_i_8_n_0 ),
        .\reg_2446_reg[7] (xor_ln124_228_fu_17753_p2),
        .\reg_2446_reg[7]_0 (xor_ln124_262_fu_20090_p2),
        .\reg_2446_reg[7]_1 (xor_ln124_102_fu_8242_p2),
        .\reg_2446_reg[7]_2 (xor_ln124_196_fu_15004_p2),
        .\reg_2454_reg[7] (xor_ln124_230_fu_17807_p2),
        .\reg_2454_reg[7]_0 (xor_ln124_387_fu_28658_p2),
        .\reg_2454_reg[7]_1 (xor_ln124_134_fu_10514_p2),
        .\reg_2462_reg[7] (xor_ln124_389_fu_28712_p2),
        .\reg_2462_reg[7]_0 (xor_ln124_355_fu_26386_p2),
        .reg_24691(reg_24691),
        .reg_246914_out(reg_246914_out),
        .\reg_2469_reg[0] (\reg_2469[7]_i_5_n_0 ),
        .\reg_2469_reg[6] ({xor_ln124_362_fu_27488_p2[6:4],xor_ln124_362_fu_27488_p2[2:0]}),
        .\reg_2469_reg[6]_0 ({xor_ln124_107_fu_9290_p2[6],xor_ln124_107_fu_9290_p2[4],xor_ln124_107_fu_9290_p2[0]}),
        .reg_24781(reg_24781),
        .reg_247813_out(reg_247813_out),
        .reg_24861(reg_24861),
        .\reg_2493_reg[7] (xor_ln124_403_fu_31556_p2),
        .\reg_2493_reg[7]_0 (xor_ln124_357_fu_26440_p2),
        .\reg_2505_reg[2] (clefia_s1_U_n_771),
        .\reg_2505_reg[5] (clefia_s1_U_n_305),
        .\reg_2505_reg[7] (xor_ln124_405_fu_31610_p2),
        .\reg_2510_reg[7] ({xor_ln124_268_fu_20730_p2[7:6],xor_ln124_268_fu_20730_p2[4:0]}),
        .\reg_2515_reg[5] ({xor_ln124_238_fu_18482_p2[5],xor_ln124_238_fu_18482_p2[2]}),
        .\trunc_ln134_217_reg_34235_reg[1] (clefia_s1_U_n_797),
        .\trunc_ln134_217_reg_34235_reg[2] (clefia_s1_U_n_795),
        .\trunc_ln134_217_reg_34235_reg[3] (clefia_s1_U_n_796),
        .\trunc_ln134_454_reg_36091_reg[5] (clefia_s1_U_n_215),
        .x_assign_100_reg_33867(x_assign_100_reg_33867),
        .x_assign_102_reg_33883({x_assign_102_reg_33883[7:6],x_assign_102_reg_33883[3:0]}),
        .x_assign_103_reg_33889(x_assign_103_reg_33889),
        .x_assign_112_reg_33743({x_assign_112_reg_33743[7:6],x_assign_112_reg_33743[3:0]}),
        .x_assign_114_reg_33759({x_assign_114_reg_33759[7:6],x_assign_114_reg_33759[3:0]}),
        .x_assign_117_reg_33781(x_assign_117_reg_33781),
        .x_assign_121_reg_33937(x_assign_121_reg_33937[7]),
        .x_assign_123_reg_33969({x_assign_123_reg_33969[7:4],x_assign_123_reg_33969[0]}),
        .x_assign_126_reg_34207(x_assign_126_reg_34207),
        .x_assign_127_reg_34213({x_assign_127_reg_34213[7:6],x_assign_127_reg_34213[3:0]}),
        .x_assign_129_reg_34229(x_assign_129_reg_34229),
        .x_assign_138_reg_34095({x_assign_138_reg_34095[7:6],x_assign_138_reg_34095[3:0]}),
        .x_assign_139_reg_34101(x_assign_139_reg_34101),
        .x_assign_13_reg_32707(x_assign_13_reg_32707),
        .x_assign_144_reg_34270({x_assign_144_reg_34270[7:5],x_assign_144_reg_34270[1:0]}),
        .\x_assign_144_reg_34270_reg[7] (xor_ln124_203_fu_16110_p2),
        .x_assign_150_reg_34479(x_assign_150_reg_34479),
        .\x_assign_150_reg_34479_reg[4] (xor_ln124_236_fu_18422_p2[4:3]),
        .x_assign_151_reg_34485({x_assign_151_reg_34485[7:6],x_assign_151_reg_34485[3:0]}),
        .x_assign_153_reg_34501(x_assign_153_reg_34501),
        .\x_assign_153_reg_34501_reg[4] (clefia_s1_U_n_768),
        .\x_assign_153_reg_34501_reg[5] (clefia_s1_U_n_767),
        .\x_assign_153_reg_34501_reg[6] (clefia_s1_U_n_773),
        .\x_assign_153_reg_34501_reg[7] (clefia_s1_U_n_772),
        .x_assign_15_reg_32610({x_assign_15_reg_32610[7],x_assign_15_reg_32610[3:1]}),
        .x_assign_160_reg_34394(x_assign_160_reg_34394),
        .x_assign_163_reg_34416(x_assign_163_reg_34416),
        .x_assign_165_reg_34432({x_assign_165_reg_34432[7:6],x_assign_165_reg_34432[3:0]}),
        .x_assign_174_reg_34755(x_assign_174_reg_34755),
        .\x_assign_174_reg_34755_reg[4] (xor_ln124_267_fu_20700_p2[4:3]),
        .x_assign_175_reg_34761({x_assign_175_reg_34761[7:6],x_assign_175_reg_34761[3:0]}),
        .\x_assign_175_reg_34761_reg[0] (clefia_s1_U_n_814),
        .\x_assign_175_reg_34761_reg[1] (clefia_s1_U_n_813),
        .\x_assign_175_reg_34761_reg[6] (clefia_s1_U_n_808),
        .\x_assign_175_reg_34761_reg[7] (clefia_s1_U_n_807),
        .x_assign_177_reg_34777(x_assign_177_reg_34777),
        .\x_assign_177_reg_34777_reg[4] (clefia_s1_U_n_799),
        .\x_assign_177_reg_34777_reg[5] (clefia_s1_U_n_798),
        .\x_assign_177_reg_34777_reg[6] (clefia_s1_U_n_806),
        .\x_assign_177_reg_34777_reg[7] (clefia_s1_U_n_805),
        .x_assign_184_reg_34675(x_assign_184_reg_34675),
        .x_assign_187_reg_34697(x_assign_187_reg_34697),
        .x_assign_189_reg_34713({x_assign_189_reg_34713[7:6],x_assign_189_reg_34713[3:0]}),
        .x_assign_196_reg_35015({x_assign_196_reg_35015[7:6],x_assign_196_reg_35015[3:0]}),
        .x_assign_198_reg_35071(x_assign_198_reg_35071),
        .x_assign_201_reg_35093(x_assign_201_reg_35093),
        .x_assign_208_reg_34936(x_assign_208_reg_34936),
        .x_assign_211_reg_34958(x_assign_211_reg_34958),
        .x_assign_213_reg_34974({x_assign_213_reg_34974[7:6],x_assign_213_reg_34974[3:0]}),
        .x_assign_216_reg_35119({x_assign_216_reg_35119[7],x_assign_216_reg_35119[3:1]}),
        .x_assign_218_reg_35141(x_assign_218_reg_35141),
        .x_assign_222_reg_35407(x_assign_222_reg_35407),
        .x_assign_223_reg_35413({x_assign_223_reg_35413[7:6],x_assign_223_reg_35413[3:0]}),
        .x_assign_234_reg_35283(x_assign_234_reg_35283),
        .x_assign_235_reg_35289({x_assign_235_reg_35289[7:6],x_assign_235_reg_35289[3:0]}),
        .x_assign_237_reg_35305(x_assign_237_reg_35305),
        .x_assign_240_reg_35455(x_assign_240_reg_35455),
        .x_assign_242_reg_35477({x_assign_242_reg_35477[7],x_assign_242_reg_35477[3:1]}),
        .x_assign_243_reg_35493({x_assign_243_reg_35493[7:4],x_assign_243_reg_35493[0]}),
        .x_assign_246_reg_35743(x_assign_246_reg_35743),
        .x_assign_247_reg_35749({x_assign_247_reg_35749[7:6],x_assign_247_reg_35749[3:0]}),
        .x_assign_258_reg_35619(x_assign_258_reg_35619),
        .x_assign_259_reg_35625({x_assign_259_reg_35625[7:6],x_assign_259_reg_35625[3:0]}),
        .x_assign_261_reg_35641(x_assign_261_reg_35641),
        .x_assign_264_reg_35791(x_assign_264_reg_35791),
        .x_assign_266_reg_35813({x_assign_266_reg_35813[7],x_assign_266_reg_35813[3:1]}),
        .x_assign_267_reg_35829({x_assign_267_reg_35829[7:4],x_assign_267_reg_35829[0]}),
        .x_assign_270_reg_36079(x_assign_270_reg_36079),
        .x_assign_271_reg_36085({x_assign_271_reg_36085[7:6],x_assign_271_reg_36085[3:0]}),
        .\x_assign_271_reg_36085_reg[0] (clefia_s1_U_n_213),
        .\x_assign_271_reg_36085_reg[2] (clefia_s1_U_n_214),
        .x_assign_273_reg_36101({x_assign_273_reg_36101[7:6],x_assign_273_reg_36101[3:0]}),
        .x_assign_280_reg_35939({x_assign_280_reg_35939[7],x_assign_280_reg_35939[3:0]}),
        .x_assign_282_reg_35955({x_assign_282_reg_35955[7:6],x_assign_282_reg_35955[4:0]}),
        .x_assign_283_reg_35961({x_assign_283_reg_35961[7:6],x_assign_283_reg_35961[3:0]}),
        .x_assign_285_reg_35977({x_assign_285_reg_35977[7:6],x_assign_285_reg_35977[4:0]}),
        .x_assign_288_reg_36127(x_assign_288_reg_36127),
        .x_assign_28_reg_32891({x_assign_28_reg_32891[7:6],x_assign_28_reg_32891[3:0]}),
        .x_assign_290_reg_36149({x_assign_290_reg_36149[7],x_assign_290_reg_36149[3:1]}),
        .x_assign_291_reg_36165(x_assign_291_reg_36165[7]),
        .x_assign_294_reg_36384(x_assign_294_reg_36384),
        .x_assign_295_reg_36390({x_assign_295_reg_36390[7:6],x_assign_295_reg_36390[3:0]}),
        .x_assign_297_reg_36406({x_assign_297_reg_36406[7:6],x_assign_297_reg_36406[3:0]}),
        .x_assign_30_reg_32903(x_assign_30_reg_32903),
        .x_assign_33_reg_32921(x_assign_33_reg_32921),
        .x_assign_3_reg_32326(x_assign_3_reg_32326[4:2]),
        .x_assign_40_reg_32767(x_assign_40_reg_32767),
        .x_assign_43_reg_32789(x_assign_43_reg_32789),
        .x_assign_45_reg_32805({x_assign_45_reg_32805[7:6],x_assign_45_reg_32805[3:0]}),
        .x_assign_48_reg_32939({x_assign_48_reg_32939[7],x_assign_48_reg_32939[3:1]}),
        .x_assign_50_reg_32957(x_assign_50_reg_32957),
        .x_assign_52_reg_33195({x_assign_52_reg_33195[7:6],x_assign_52_reg_33195[3:0]}),
        .x_assign_54_reg_33211(x_assign_54_reg_33211),
        .x_assign_57_reg_33233(x_assign_57_reg_33233),
        .x_assign_64_reg_33071(x_assign_64_reg_33071),
        .x_assign_67_reg_33093(x_assign_67_reg_33093),
        .x_assign_69_reg_33109({x_assign_69_reg_33109[7:6],x_assign_69_reg_33109[3:0]}),
        .x_assign_72_reg_33259({x_assign_72_reg_33259[7],x_assign_72_reg_33259[3:1]}),
        .x_assign_74_reg_33281(x_assign_74_reg_33281),
        .x_assign_76_reg_33531({x_assign_76_reg_33531[7:6],x_assign_76_reg_33531[3:0]}),
        .x_assign_78_reg_33547(x_assign_78_reg_33547),
        .x_assign_81_reg_33569(x_assign_81_reg_33569),
        .x_assign_88_reg_33407(x_assign_88_reg_33407),
        .x_assign_91_reg_33429(x_assign_91_reg_33429),
        .x_assign_93_reg_33445({x_assign_93_reg_33445[7:6],x_assign_93_reg_33445[3:0]}),
        .x_assign_96_reg_33595({x_assign_96_reg_33595[7],x_assign_96_reg_33595[3:1]}),
        .x_assign_98_reg_33617(x_assign_98_reg_33617),
        .\xor_ln124_100_reg_33160_reg[3] (x_assign_66_reg_33087),
        .\xor_ln124_100_reg_33160_reg[7] (xor_ln124_60_reg_33053),
        .\xor_ln124_101_reg_33165_reg[7] ({xor_ln124_125_fu_12113_p2[7:6],xor_ln124_125_fu_12113_p2[4:0]}),
        .\xor_ln124_102_reg_33170_reg[5] (xor_ln124_126_fu_12142_p2[5:2]),
        .\xor_ln124_102_reg_33170_reg[7] (xor_ln124_62_reg_33065),
        .\xor_ln124_107_reg_33343_reg[4] (or_ln134_48_fu_9250_p3),
        .\xor_ln124_123_reg_33719_reg[7] ({xor_ln124_99_reg_33155[7:5],xor_ln124_99_reg_33155[2:0]}),
        .\xor_ln124_1248_reg_36322_reg[2] (clefia_s0_q1),
        .\xor_ln124_124_reg_33725_reg[4] (xor_ln124_100_reg_33160[4:3]),
        .\xor_ln124_124_reg_33725_reg[5] (clefia_s0_U_n_362),
        .\xor_ln124_124_reg_33725_reg[7] (xor_ln124_164_fu_12732_p2),
        .\xor_ln124_125_reg_33731_reg[3] (clefia_s0_U_n_601),
        .\xor_ln124_125_reg_33731_reg[7] ({xor_ln124_101_reg_33165[7:6],xor_ln124_101_reg_33165[4:0]}),
        .\xor_ln124_126_reg_33737_reg[5] (xor_ln124_102_reg_33170[5:2]),
        .\xor_ln124_131_reg_33491_reg[7] ({xor_ln124_155_fu_14327_p2[7:6],xor_ln124_155_fu_14327_p2[2:0]}),
        .\xor_ln124_132_reg_33496_reg[3] (x_assign_90_reg_33423),
        .\xor_ln124_132_reg_33496_reg[7] (xor_ln124_92_reg_33389),
        .\xor_ln124_133_reg_33501_reg[7] (xor_ln124_157_fu_14385_p2),
        .\xor_ln124_134_reg_33506_reg[5] (xor_ln124_158_fu_14414_p2[5]),
        .\xor_ln124_134_reg_33506_reg[7] ({\reg_2454_reg_n_0_[7] ,\reg_2454_reg_n_0_[6] ,\reg_2454_reg_n_0_[5] ,\reg_2454_reg_n_0_[4] ,\reg_2454_reg_n_0_[3] ,\reg_2454_reg_n_0_[2] ,\reg_2454_reg_n_0_[1] ,\reg_2454_reg_n_0_[0] }),
        .\xor_ln124_134_reg_33506_reg[7]_0 (xor_ln124_94_reg_33401),
        .\xor_ln124_139_reg_33679_reg[4] (or_ln134_64_fu_11522_p3),
        .\xor_ln124_155_reg_34055_reg[7] ({xor_ln124_131_reg_33491[7:6],xor_ln124_131_reg_33491[2:0]}),
        .\xor_ln124_156_reg_34061_reg[5] (clefia_s0_U_n_283),
        .\xor_ln124_157_reg_34067_reg[7] (xor_ln124_133_reg_33501),
        .\xor_ln124_158_reg_34073_reg[5] (xor_ln124_134_reg_33506[5]),
        .\xor_ln124_164_reg_33832_reg[3] (x_assign_115_reg_33765),
        .\xor_ln124_164_reg_33832_reg[7] (xor_ln124_124_reg_33725),
        .\xor_ln124_166_reg_33842_reg[5] (or_ln134_77_fu_12672_p3),
        .\xor_ln124_166_reg_33842_reg[7] ({\reg_2428_reg_n_0_[7] ,\reg_2428_reg_n_0_[6] ,\reg_2428_reg_n_0_[5] ,\reg_2428_reg_n_0_[4] ,\reg_2428_reg_n_0_[3] ,\reg_2428_reg_n_0_[2] ,\reg_2428_reg_n_0_[1] ,\reg_2428_reg_n_0_[0] }),
        .\xor_ln124_166_reg_33842_reg[7]_0 (xor_ln124_126_reg_33737),
        .\xor_ln124_171_reg_34015_reg[7] ({xor_ln124_235_fu_18392_p2[7:5],xor_ln124_235_fu_18392_p2[2:0]}),
        .\xor_ln124_171_reg_34015_reg[7]_0 (reg_2412),
        .\xor_ln124_171_reg_34015_reg[7]_1 (xor_ln124_107_reg_33343),
        .\xor_ln124_173_reg_34025_reg[3] (x_assign_105_reg_33905),
        .\xor_ln124_173_reg_34025_reg[3]_0 (x_assign_120_reg_33931),
        .\xor_ln124_173_reg_34025_reg[3]_1 (x_assign_122_reg_33953),
        .\xor_ln124_173_reg_34025_reg[4] (or_ln134_81_fu_13800_p3),
        .\xor_ln124_173_reg_34025_reg[5] (or_ln134_67_fu_13612_p3),
        .\xor_ln124_173_reg_34025_reg[5]_0 (or_ln134_68_fu_13618_p3),
        .\xor_ln124_187_reg_34330_reg[2] (clefia_s0_U_n_185),
        .\xor_ln124_187_reg_34330_reg[3] (clefia_s0_U_n_163),
        .\xor_ln124_187_reg_34330_reg[4] (clefia_s0_U_n_156),
        .\xor_ln124_187_reg_34330_reg[5] (clefia_s0_U_n_146),
        .\xor_ln124_187_reg_34330_reg[7] ({xor_ln124_163_reg_33827[7:6],xor_ln124_163_reg_33827[1:0]}),
        .\xor_ln124_188_reg_34336_reg[5] (clefia_s0_U_n_145),
        .\xor_ln124_189_reg_34342_reg[3] (clefia_s0_U_n_478),
        .\xor_ln124_189_reg_34342_reg[4] (clefia_s0_U_n_477),
        .\xor_ln124_189_reg_34342_reg[5] (clefia_s0_U_n_606),
        .\xor_ln124_189_reg_34342_reg[7] ({xor_ln124_165_reg_33837[7:6],xor_ln124_165_reg_33837[4:0]}),
        .\xor_ln124_190_reg_34348_reg[2] (xor_ln124_166_reg_33842[2]),
        .\xor_ln124_190_reg_34348_reg[5] (clefia_s0_U_n_476),
        .\xor_ln124_196_reg_34169_reg[7] (xor_ln124_156_reg_34061),
        .\xor_ln124_197_reg_34174_reg[7] ({xor_ln124_221_fu_18905_p2[7:5],xor_ln124_221_fu_18905_p2[2:0]}),
        .\xor_ln124_198_reg_34180_reg[5] (xor_ln124_222_fu_18934_p2[5]),
        .\xor_ln124_19_reg_32514_reg[7] (xor_ln124_43_fu_4908_p2),
        .\xor_ln124_203_reg_34306_reg[0] (clefia_s0_U_n_706),
        .\xor_ln124_203_reg_34306_reg[1] (clefia_s0_U_n_705),
        .\xor_ln124_203_reg_34306_reg[2] (clefia_s0_U_n_814),
        .\xor_ln124_203_reg_34306_reg[3] (clefia_s0_U_n_813),
        .\xor_ln124_203_reg_34306_reg[4] (clefia_s0_U_n_812),
        .\xor_ln124_203_reg_34306_reg[5] (clefia_s0_U_n_811),
        .\xor_ln124_203_reg_34306_reg[6] (clefia_s0_U_n_702),
        .\xor_ln124_203_reg_34306_reg[7] (clefia_s0_U_n_701),
        .\xor_ln124_203_reg_34306_reg[7]_0 ({xor_ln124_139_reg_33679[7:5],xor_ln124_139_reg_33679[1:0]}),
        .\xor_ln124_203_reg_34306_reg[7]_1 ({\reg_2478_reg_n_0_[7] ,\reg_2478_reg_n_0_[6] ,\reg_2478_reg_n_0_[5] ,\reg_2478_reg_n_0_[4] ,\reg_2478_reg_n_0_[3] ,\reg_2478_reg_n_0_[2] ,\reg_2478_reg_n_0_[1] ,\reg_2478_reg_n_0_[0] }),
        .\xor_ln124_204_reg_34312_reg[2] (clefia_s1_U_n_803),
        .\xor_ln124_206_reg_34324_reg[5] ({xor_ln124_269_fu_20760_p2[5],xor_ln124_269_fu_20760_p2[2]}),
        .\xor_ln124_206_reg_34324_reg[5]_0 (or_ln134_86_fu_15671_p3),
        .\xor_ln124_206_reg_34324_reg[5]_1 (or_ln134_85_fu_15665_p3),
        .\xor_ln124_219_reg_34611_reg[2] (clefia_s0_U_n_165),
        .\xor_ln124_219_reg_34611_reg[3] (clefia_s0_U_n_162),
        .\xor_ln124_219_reg_34611_reg[4] (clefia_s0_U_n_155),
        .\xor_ln124_219_reg_34611_reg[5] (clefia_s0_U_n_149),
        .\xor_ln124_219_reg_34611_reg[7] ({xor_ln124_195_reg_34163[7:6],xor_ln124_195_reg_34163[1:0]}),
        .\xor_ln124_220_reg_34617_reg[5] (clefia_s0_U_n_147),
        .\xor_ln124_221_reg_34623_reg[2] (clefia_s0_U_n_440),
        .\xor_ln124_221_reg_34623_reg[7] (clefia_s0_q0),
        .\xor_ln124_221_reg_34623_reg[7]_0 ({xor_ln124_197_reg_34174[7:5],xor_ln124_197_reg_34174[2:0]}),
        .\xor_ln124_222_reg_34629_reg[5] (clefia_s0_U_n_474),
        .\xor_ln124_228_reg_34532_reg[3] (x_assign_162_reg_34410),
        .\xor_ln124_228_reg_34532_reg[4] (xor_ln124_252_fu_21154_p2[4:2]),
        .\xor_ln124_228_reg_34532_reg[7] ({\reg_2446_reg_n_0_[7] ,\reg_2446_reg_n_0_[6] ,\reg_2446_reg_n_0_[5] ,\reg_2446_reg_n_0_[4] ,\reg_2446_reg_n_0_[3] ,\reg_2446_reg_n_0_[2] ,\reg_2446_reg_n_0_[1] ,\reg_2446_reg_n_0_[0] }),
        .\xor_ln124_228_reg_34532_reg[7]_0 (xor_ln124_188_reg_34336),
        .\xor_ln124_229_reg_34537_reg[7] ({xor_ln124_253_fu_21183_p2[7:5],xor_ln124_253_fu_21183_p2[2:0]}),
        .\xor_ln124_230_reg_34542_reg[7] (xor_ln124_190_reg_34348),
        .\xor_ln124_235_reg_34587_reg[5] (clefia_s0_U_n_363),
        .\xor_ln124_235_reg_34587_reg[6] ({xor_ln124_298_fu_22944_p2[6:4],xor_ln124_298_fu_22944_p2[1]}),
        .\xor_ln124_235_reg_34587_reg[7] ({xor_ln124_171_reg_34015[7:5],xor_ln124_171_reg_34015[2:0]}),
        .\xor_ln124_236_reg_34593_reg[3] (clefia_s0_U_n_790),
        .\xor_ln124_236_reg_34593_reg[4] (clefia_s0_U_n_789),
        .\xor_ln124_237_reg_34599_reg[2] (clefia_s0_U_n_604),
        .\xor_ln124_237_reg_34599_reg[3] ({xor_ln124_300_fu_23000_p2[3:2],xor_ln124_300_fu_23000_p2[0]}),
        .\xor_ln124_237_reg_34599_reg[3]_0 (x_assign_148_reg_34463),
        .\xor_ln124_237_reg_34599_reg[3]_1 (clefia_s0_U_n_584),
        .\xor_ln124_237_reg_34599_reg[4] (clefia_s0_U_n_573),
        .\xor_ln124_237_reg_34599_reg[7] ({z_102_reg_34458[7:6],z_102_reg_34458[4:0]}),
        .\xor_ln124_237_reg_34599_reg[7]_0 ({xor_ln124_173_reg_34025[7:6],xor_ln124_173_reg_34025[4:0]}),
        .\xor_ln124_238_reg_34605_reg[2] (clefia_s0_U_n_605),
        .\xor_ln124_238_reg_34605_reg[5] (or_ln134_102_fu_17875_p3),
        .\xor_ln124_238_reg_34605_reg[5]_0 (or_ln134_101_fu_17869_p3),
        .\xor_ln124_251_reg_34887_reg[0] (clefia_s1_U_n_76),
        .\xor_ln124_251_reg_34887_reg[1] (clefia_s1_U_n_85),
        .\xor_ln124_251_reg_34887_reg[2] (clefia_s1_U_n_86),
        .\xor_ln124_251_reg_34887_reg[2]_0 (clefia_s0_U_n_712),
        .\xor_ln124_251_reg_34887_reg[3] (clefia_s1_U_n_87),
        .\xor_ln124_251_reg_34887_reg[3]_0 (clefia_s0_U_n_694),
        .\xor_ln124_251_reg_34887_reg[4] (clefia_s1_U_n_88),
        .\xor_ln124_251_reg_34887_reg[4]_0 (clefia_s0_U_n_693),
        .\xor_ln124_251_reg_34887_reg[5] (clefia_s1_U_n_89),
        .\xor_ln124_251_reg_34887_reg[5]_0 (clefia_s0_U_n_711),
        .\xor_ln124_251_reg_34887_reg[6] (clefia_s1_U_n_90),
        .\xor_ln124_251_reg_34887_reg[7] (clefia_s1_U_n_91),
        .\xor_ln124_251_reg_34887_reg[7]_0 ({xor_ln124_227_reg_34527[7:6],xor_ln124_227_reg_34527[4:0]}),
        .\xor_ln124_252_reg_34893_reg[2] (clefia_s0_U_n_164),
        .\xor_ln124_252_reg_34893_reg[3] (clefia_s0_U_n_441),
        .\xor_ln124_252_reg_34893_reg[4] (xor_ln124_228_reg_34532[4:2]),
        .\xor_ln124_252_reg_34893_reg[4]_0 (clefia_s0_U_n_436),
        .\xor_ln124_253_reg_34899_reg[7] ({xor_ln124_229_reg_34537[7:5],xor_ln124_229_reg_34537[2:0]}),
        .\xor_ln124_254_reg_34905_reg[2] (clefia_s0_U_n_461),
        .\xor_ln124_254_reg_34905_reg[2]_0 (xor_ln124_230_reg_34542[2]),
        .\xor_ln124_254_reg_34905_reg[5] (clefia_s0_U_n_475),
        .\xor_ln124_254_reg_34905_reg[7] (xor_ln124_293_fu_22014_p2),
        .\xor_ln124_260_reg_34808_reg[3] (x_assign_186_reg_34691),
        .\xor_ln124_260_reg_34808_reg[7] (xor_ln124_220_reg_34617),
        .\xor_ln124_262_reg_34818_reg[5] (xor_ln124_285_fu_23524_p2[5:2]),
        .\xor_ln124_262_reg_34818_reg[7] (xor_ln124_222_reg_34629),
        .\xor_ln124_266_reg_34863_reg[2] (reg_2499[2]),
        .\xor_ln124_266_reg_34863_reg[5] (clefia_s0_U_n_387),
        .\xor_ln124_267_reg_34869_reg[3] (clefia_s0_U_n_810),
        .\xor_ln124_267_reg_34869_reg[4] (clefia_s0_U_n_808),
        .\xor_ln124_268_reg_34875_reg[2] (clefia_s0_U_n_602),
        .\xor_ln124_268_reg_34875_reg[3] (clefia_s0_U_n_599),
        .\xor_ln124_268_reg_34875_reg[4] (clefia_s0_U_n_574),
        .\xor_ln124_268_reg_34875_reg[6] ({xor_ln124_332_fu_25272_p2[6],xor_ln124_332_fu_25272_p2[4:2],xor_ln124_332_fu_25272_p2[0]}),
        .\xor_ln124_268_reg_34875_reg[7] (xor_ln124_205_reg_34318),
        .\xor_ln124_268_reg_34875_reg[7]_0 ({\reg_2510_reg_n_0_[7] ,\reg_2510_reg_n_0_[6] ,\reg_2510_reg_n_0_[5] ,\reg_2510_reg_n_0_[4] ,\reg_2510_reg_n_0_[3] ,\reg_2510_reg_n_0_[2] ,\reg_2510_reg_n_0_[1] ,\reg_2510_reg_n_0_[0] }),
        .\xor_ln124_269_reg_34881_reg[2] (clefia_s0_U_n_603),
        .\xor_ln124_269_reg_34881_reg[3] (x_assign_172_reg_34739),
        .\xor_ln124_269_reg_34881_reg[5] (clefia_s0_U_n_419),
        .\xor_ln124_269_reg_34881_reg[5]_0 (or_ln134_118_fu_20152_p3),
        .\xor_ln124_269_reg_34881_reg[5]_1 (or_ln134_117_fu_20146_p3),
        .\xor_ln124_27_reg_32743_reg[4] (or_ln134_5_fu_5128_p3),
        .\xor_ln124_27_reg_32743_reg[7] (reg_2406),
        .\xor_ln124_27_reg_32743_reg[7]_0 (ct_load_reg_32141_pp0_iter1_reg),
        .\xor_ln124_282_reg_35243_reg[2] (clefia_s0_U_n_770),
        .\xor_ln124_282_reg_35243_reg[3] (clefia_s0_U_n_769),
        .\xor_ln124_282_reg_35243_reg[4] (clefia_s0_U_n_766),
        .\xor_ln124_282_reg_35243_reg[5] (clefia_s0_U_n_365),
        .\xor_ln124_282_reg_35243_reg[7] ({xor_ln124_259_reg_34803[7:6],xor_ln124_259_reg_34803[1:0]}),
        .\xor_ln124_283_reg_35249_reg[4] (xor_ln124_260_reg_34808[4:3]),
        .\xor_ln124_283_reg_35249_reg[5] (clefia_s0_U_n_364),
        .\xor_ln124_283_reg_35249_reg[7] (xor_ln124_323_fu_24114_p2),
        .\xor_ln124_284_reg_35255_reg[2] (clefia_s0_U_n_393),
        .\xor_ln124_284_reg_35255_reg[3] (clefia_s0_U_n_583),
        .\xor_ln124_284_reg_35255_reg[4] (clefia_s0_U_n_572),
        .\xor_ln124_284_reg_35255_reg[7] (x_130_reg_34813),
        .\xor_ln124_285_reg_35261_reg[2] (clefia_s0_U_n_804),
        .\xor_ln124_285_reg_35261_reg[3] (clefia_s0_U_n_802),
        .\xor_ln124_285_reg_35261_reg[4] (clefia_s0_U_n_801),
        .\xor_ln124_285_reg_35261_reg[5] (xor_ln124_262_reg_34818[5:2]),
        .\xor_ln124_28_reg_32749_reg[7] (reg_2400),
        .\xor_ln124_28_reg_32749_reg[7]_0 (ct_load_1_reg_32156),
        .\xor_ln124_291_reg_35036_reg[3] (x_assign_210_reg_34952),
        .\xor_ln124_291_reg_35036_reg[5] (xor_ln124_315_fu_25738_p2[5:3]),
        .\xor_ln124_291_reg_35036_reg[7] (xor_ln124_252_reg_34893),
        .\xor_ln124_292_reg_35041_reg[7] (xor_ln124_316_fu_25767_p2),
        .\xor_ln124_293_reg_35046_reg[7] (xor_ln124_254_reg_34905),
        .\xor_ln124_298_reg_35203_reg[4] (or_ln134_144_fu_22904_p3),
        .\xor_ln124_29_reg_32755_reg[2] (\xor_ln124_29_reg_32755[2]_i_2_n_0 ),
        .\xor_ln124_29_reg_32755_reg[3] (x_assign_12_reg_32666),
        .\xor_ln124_29_reg_32755_reg[3]_0 (\xor_ln124_29_reg_32755[3]_i_2_n_0 ),
        .\xor_ln124_29_reg_32755_reg[4] (\xor_ln124_29_reg_32755[4]_i_2_n_0 ),
        .\xor_ln124_29_reg_32755_reg[7] (ct_load_2_reg_32187),
        .\xor_ln124_300_reg_35213_reg[7] ({xor_ln124_364_fu_27544_p2[7:6],xor_ln124_364_fu_27544_p2[4:2]}),
        .\xor_ln124_30_reg_32761_reg[7] (ct_load_3_reg_32218),
        .\xor_ln124_314_reg_35579_reg[5] (clefia_s0_U_n_713),
        .\xor_ln124_314_reg_35579_reg[7] ({xor_ln124_290_reg_35031[7:6],xor_ln124_290_reg_35031[4:0]}),
        .\xor_ln124_315_reg_35585_reg[5] (xor_ln124_291_reg_35036[5:3]),
        .\xor_ln124_315_reg_35585_reg[5]_0 (clefia_s0_U_n_281),
        .\xor_ln124_316_reg_35591_reg[7] (xor_ln124_292_reg_35041),
        .\xor_ln124_317_reg_35597_reg[5] (clefia_s0_U_n_524),
        .\xor_ln124_323_reg_35356_reg[7] (xor_ln124_283_reg_35249),
        .\xor_ln124_324_reg_35361_reg[7] (xor_ln124_348_fu_28039_p2),
        .\xor_ln124_325_reg_35366_reg[3] (x_assign_232_reg_35267),
        .\xor_ln124_325_reg_35366_reg[5] (xor_ln124_349_fu_28068_p2[5]),
        .\xor_ln124_325_reg_35366_reg[5]_0 (or_ln134_158_fu_24060_p3),
        .\xor_ln124_325_reg_35366_reg[5]_1 (or_ln134_157_fu_24054_p3),
        .\xor_ln124_325_reg_35366_reg[7] (xor_ln124_285_reg_35261),
        .\xor_ln124_330_reg_35539_reg[7] (xor_ln124_266_reg_34863),
        .\xor_ln124_332_reg_35549_reg[3] (x_assign_220_reg_35391),
        .\xor_ln124_332_reg_35549_reg[3]_0 (x_assign_225_reg_35429),
        .\xor_ln124_332_reg_35549_reg[4] (or_ln134_161_fu_25182_p3),
        .\xor_ln124_332_reg_35549_reg[4]_0 (or_ln134_162_fu_25188_p3),
        .\xor_ln124_332_reg_35549_reg[7] ({xor_ln124_396_fu_29817_p2[7:6],xor_ln124_396_fu_29817_p2[1:0]}),
        .\xor_ln124_346_reg_35915_reg[7] (xor_ln124_322_reg_35351),
        .\xor_ln124_347_reg_35921_reg[5] (clefia_s0_U_n_284),
        .\xor_ln124_348_reg_35927_reg[5] (clefia_s0_U_n_483),
        .\xor_ln124_348_reg_35927_reg[7] (clefia_s0_q2),
        .\xor_ln124_348_reg_35927_reg[7]_0 (xor_ln124_324_reg_35361),
        .\xor_ln124_349_reg_35933_reg[5] (xor_ln124_325_reg_35366[5]),
        .\xor_ln124_349_reg_35933_reg[5]_0 (clefia_s0_U_n_523),
        .\xor_ln124_355_reg_35692_reg[7] (reg_2462),
        .\xor_ln124_355_reg_35692_reg[7]_0 (xor_ln124_315_reg_35585),
        .\xor_ln124_356_reg_35697_reg[7] (xor_ln124_380_fu_30312_p2),
        .\xor_ln124_357_reg_35702_reg[3] (x_assign_256_reg_35603),
        .\xor_ln124_357_reg_35702_reg[5] (xor_ln124_381_fu_30341_p2[5]),
        .\xor_ln124_357_reg_35702_reg[5]_0 (or_ln134_173_fu_26326_p3),
        .\xor_ln124_357_reg_35702_reg[5]_1 (or_ln134_174_fu_26332_p3),
        .\xor_ln124_357_reg_35702_reg[7] (reg_2493),
        .\xor_ln124_357_reg_35702_reg[7]_0 (xor_ln124_317_reg_35597),
        .\xor_ln124_35_reg_32626_reg[7] ({xor_ln124_59_fu_7511_p2[7:5],xor_ln124_59_fu_7511_p2[2:0]}),
        .\xor_ln124_364_reg_35885_reg[3] (x_assign_249_reg_35765),
        .\xor_ln124_364_reg_35885_reg[3]_0 (x_assign_244_reg_35727),
        .\xor_ln124_364_reg_35885_reg[4] (or_ln134_177_fu_27454_p3),
        .\xor_ln124_364_reg_35885_reg[4]_0 (or_ln134_178_fu_27460_p3),
        .\xor_ln124_364_reg_35885_reg[7] (xor_ln124_300_reg_35213),
        .\xor_ln124_36_reg_32582_reg[5] (xor_ln124_60_fu_7540_p2[5]),
        .\xor_ln124_378_reg_36246_reg[5] (clefia_s0_U_n_714),
        .\xor_ln124_378_reg_36246_reg[7] ({xor_ln124_354_reg_35687[7:6],xor_ln124_354_reg_35687[4:0]}),
        .\xor_ln124_379_reg_36252_reg[5] (clefia_s0_U_n_282),
        .\xor_ln124_37_reg_32631_reg[7] ({xor_ln124_61_fu_7569_p2[7:6],xor_ln124_61_fu_7569_p2[4:0]}),
        .\xor_ln124_380_reg_36258_reg[2] (clefia_s0_U_n_487),
        .\xor_ln124_380_reg_36258_reg[3] (clefia_s0_U_n_494),
        .\xor_ln124_380_reg_36258_reg[4] (clefia_s0_U_n_488),
        .\xor_ln124_380_reg_36258_reg[7] (xor_ln124_356_reg_35697),
        .\xor_ln124_381_reg_36264_reg[5] (xor_ln124_357_reg_35702[5]),
        .\xor_ln124_387_reg_36028_reg[5] (xor_ln124_423_fu_32060_p2[5:3]),
        .\xor_ln124_387_reg_36028_reg[7] (xor_ln124_347_reg_35921),
        .\xor_ln124_389_reg_36038_reg[7] (xor_ln124_349_reg_35933),
        .\xor_ln124_38_reg_32588_reg[5] (xor_ln124_62_fu_7598_p2[5:2]),
        .\xor_ln124_396_reg_36216_reg[7] ({\reg_2469_reg_n_0_[7] ,\reg_2469_reg_n_0_[6] ,\reg_2469_reg_n_0_[5] ,\reg_2469_reg_n_0_[4] ,\reg_2469_reg_n_0_[3] ,\reg_2469_reg_n_0_[2] ,\reg_2469_reg_n_0_[1] ,\reg_2469_reg_n_0_[0] }),
        .\xor_ln124_396_reg_36216_reg[7]_0 (xor_ln124_332_reg_35549),
        .\xor_ln124_403_reg_36432_reg[7] (xor_ln124_363_reg_35880),
        .\xor_ln124_405_reg_36442_reg[3] (x_assign_292_reg_36368),
        .\xor_ln124_405_reg_36442_reg[5] (or_ln134_198_fu_31501_p3),
        .\xor_ln124_405_reg_36442_reg[7] (reg_2505),
        .\xor_ln124_405_reg_36442_reg[7]_0 (xor_ln124_365_reg_35890),
        .\xor_ln124_422_reg_36467_reg[3] (clefia_s0_U_n_771),
        .\xor_ln124_422_reg_36467_reg[7] ({xor_ln124_386_reg_36023[7:4],xor_ln124_386_reg_36023[2:0]}),
        .\xor_ln124_423_reg_36472_reg[3] (clefia_s0_U_n_738),
        .\xor_ln124_423_reg_36472_reg[5] (xor_ln124_387_reg_36028[5:3]),
        .\xor_ln124_423_reg_36472_reg[5]_0 (clefia_s0_U_n_148),
        .\xor_ln124_424_reg_36477_reg[7] (xor_ln124_388_reg_36033),
        .\xor_ln124_425_reg_36482_reg[4] (clefia_s0_U_n_150),
        .\xor_ln124_425_reg_36482_reg[5] (xor_ln124_389_reg_36038[5]),
        .\xor_ln124_43_reg_32678_reg[3] (clefia_s0_U_n_586),
        .\xor_ln124_43_reg_32678_reg[4] (clefia_s0_U_n_585),
        .\xor_ln124_43_reg_32678_reg[5] (clefia_s0_U_n_795),
        .\xor_ln124_43_reg_32678_reg[7] ({xor_ln124_19_reg_32514[7:6],xor_ln124_19_reg_32514[4:0]}),
        .\xor_ln124_44_reg_32684_reg[5] (clefia_s0_U_n_418),
        .\xor_ln124_45_reg_32690_reg[1] (clefia_s0_q6),
        .\xor_ln124_45_reg_32690_reg[2] (clefia_s0_U_n_785),
        .\xor_ln124_45_reg_32690_reg[3] (clefia_s0_U_n_784),
        .\xor_ln124_45_reg_32690_reg[4] (clefia_s0_U_n_781),
        .\xor_ln124_45_reg_32690_reg[5] ({xor_ln124_109_fu_9346_p2[5:4],xor_ln124_109_fu_9346_p2[2:1]}),
        .\xor_ln124_45_reg_32690_reg[5]_0 (clefia_s0_U_n_645),
        .\xor_ln124_45_reg_32690_reg[7] (clefia_s0_q5),
        .\xor_ln124_45_reg_32690_reg[7]_0 ({xor_ln124_21_reg_32599[7:6],xor_ln124_21_reg_32599[1:0]}),
        .\xor_ln124_46_reg_32696_reg[3] (clefia_s0_U_n_62),
        .\xor_ln124_46_reg_32696_reg[4] (clefia_s0_U_n_63),
        .\xor_ln124_46_reg_32696_reg[4]_0 (or_ln134_3_reg_32551[4:2]),
        .\xor_ln124_46_reg_32696_reg[5] (control_s_axi_U_n_96),
        .\xor_ln124_46_reg_32696_reg[5]_0 (or_ln134_1_reg_32546[5]),
        .\xor_ln124_46_reg_32696_reg[5]_1 (clefia_s0_U_n_654),
        .\xor_ln124_59_reg_33047_reg[0] (clefia_s1_U_n_823),
        .\xor_ln124_59_reg_33047_reg[1] (clefia_s1_U_n_825),
        .\xor_ln124_59_reg_33047_reg[2] (clefia_s1_U_n_826),
        .\xor_ln124_59_reg_33047_reg[3] (clefia_s1_U_n_827),
        .\xor_ln124_59_reg_33047_reg[4] (clefia_s1_U_n_828),
        .\xor_ln124_59_reg_33047_reg[5] (clefia_s1_U_n_829),
        .\xor_ln124_59_reg_33047_reg[6] (clefia_s1_U_n_830),
        .\xor_ln124_59_reg_33047_reg[7] (clefia_s1_U_n_831),
        .\xor_ln124_59_reg_33047_reg[7]_0 ({xor_ln124_35_reg_32626[7:5],xor_ln124_35_reg_32626[2:0]}),
        .\xor_ln124_60_reg_33053_reg[5] (xor_ln124_36_reg_32582[5]),
        .\xor_ln124_61_reg_33059_reg[7] ({xor_ln124_37_reg_32631[7:6],xor_ln124_37_reg_32631[4:0]}),
        .\xor_ln124_62_reg_33065_reg[4] (clefia_s0_q4),
        .\xor_ln124_67_reg_32851_reg[7] ({xor_ln124_91_fu_9783_p2[7:5],xor_ln124_91_fu_9783_p2[2:0]}),
        .\xor_ln124_68_reg_32856_reg[3] (x_assign_42_reg_32783),
        .\xor_ln124_68_reg_32856_reg[5] (xor_ln124_92_fu_9812_p2[5]),
        .\xor_ln124_68_reg_32856_reg[7] (xor_ln124_28_reg_32749),
        .\xor_ln124_69_reg_32861_reg[7] ({xor_ln124_93_fu_9841_p2[7:6],xor_ln124_93_fu_9841_p2[4:0]}),
        .\xor_ln124_70_reg_32866_reg[5] (xor_ln124_94_fu_9870_p2[5:2]),
        .\xor_ln124_70_reg_32866_reg[7] (xor_ln124_30_reg_32761),
        .\xor_ln124_75_reg_33007_reg[4] (or_ln134_32_reg_32963),
        .\xor_ln124_77_reg_33017_reg[2] (xor_ln124_141_fu_11618_p2[2]),
        .\xor_ln124_77_reg_33017_reg[7] ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_77_reg_33017_reg[7]_0 (xor_ln124_13_reg_32440),
        .\xor_ln124_91_reg_33383_reg[0] (clefia_s1_U_n_815),
        .\xor_ln124_91_reg_33383_reg[1] (clefia_s1_U_n_816),
        .\xor_ln124_91_reg_33383_reg[2] (clefia_s1_U_n_817),
        .\xor_ln124_91_reg_33383_reg[3] (clefia_s1_U_n_818),
        .\xor_ln124_91_reg_33383_reg[4] (clefia_s1_U_n_819),
        .\xor_ln124_91_reg_33383_reg[5] (clefia_s1_U_n_820),
        .\xor_ln124_91_reg_33383_reg[6] (clefia_s1_U_n_821),
        .\xor_ln124_91_reg_33383_reg[7] (clefia_s1_U_n_822),
        .\xor_ln124_91_reg_33383_reg[7]_0 ({xor_ln124_67_reg_32851[7:5],xor_ln124_67_reg_32851[2:0]}),
        .\xor_ln124_92_reg_33389_reg[5] (xor_ln124_68_reg_32856[5]),
        .\xor_ln124_92_reg_33389_reg[5]_0 (clefia_s0_U_n_361),
        .\xor_ln124_92_reg_33389_reg[7] (xor_ln124_132_fu_10460_p2),
        .\xor_ln124_93_reg_33395_reg[4] (clefia_s0_U_n_600),
        .\xor_ln124_93_reg_33395_reg[4]_0 (clefia_s0_U_n_575),
        .\xor_ln124_93_reg_33395_reg[7] ({xor_ln124_69_reg_32861[7:6],xor_ln124_69_reg_32861[4:0]}),
        .\xor_ln124_94_reg_33401_reg[5] (xor_ln124_70_reg_32866[5:2]),
        .\xor_ln124_99_reg_33155_reg[7] ({xor_ln124_123_fu_12055_p2[7:5],xor_ln124_123_fu_12055_p2[2:0]}),
        .\z_102_reg_34458_reg[7] ({xor_ln124_237_fu_18452_p2[7:6],xor_ln124_237_fu_18452_p2[4:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi control_s_axi_U
       (.ADDRARDADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .ADDRBWRADDR({control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92,control_s_axi_U_n_93,control_s_axi_U_n_94,control_s_axi_U_n_95}),
        .D({xor_ln124_35_fu_4354_p2[7],xor_ln124_35_fu_4354_p2[4:0]}),
        .E(reg_2428),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_106),
        .\ap_CS_fsm_reg[0]_0 (control_s_axi_U_n_112),
        .\ap_CS_fsm_reg[12] (control_s_axi_U_n_108),
        .\ap_CS_fsm_reg[13] ({control_s_axi_U_n_99,ap_NS_fsm}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[3] (control_s_axi_U_n_114),
        .\ap_CS_fsm_reg[4] (reg_24360),
        .\ap_CS_fsm_reg[6] (reg_2419),
        .\ap_CS_fsm_reg[6]_0 (ct_ce014),
        .\ap_CS_fsm_reg[7] (ct_ce015),
        .\ap_CS_fsm_reg[8] (ct_ce01541_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ct_ce012),
        .ap_enable_reg_pp0_iter0_reg_reg_0(ct_ce09),
        .ap_enable_reg_pp0_iter0_reg_reg_1(ct_ce01),
        .ap_enable_reg_pp0_iter0_reg_reg_2(ct_ce05),
        .ap_enable_reg_pp0_iter0_reg_reg_3(ct_ce03),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce25(ce25),
        .ce43(ce43),
        .clefia_s0_address0115_out(clefia_s0_address0115_out),
        .clefia_s0_address2110_out(clefia_s0_address2110_out),
        .clefia_s0_address2112_out(clefia_s0_address2112_out),
        .clefia_s0_address2113_out(clefia_s0_address2113_out),
        .clefia_s0_address415_out(clefia_s0_address415_out),
        .clefia_s0_address51(clefia_s0_address51),
        .clefia_s0_ce5(clefia_s0_ce5),
        .clefia_s0_ce6(clefia_s0_ce6),
        .clefia_s1_ce4(clefia_s1_ce4),
        .clefia_s1_ce5(clefia_s1_ce5),
        .clefia_s1_ce6(clefia_s1_ce6),
        .ct_q0(ct_q0),
        .int_ap_start_reg_0(control_s_axi_U_n_123),
        .interrupt(interrupt),
        .mem_reg_0_3_0_0_i_1__0(clefia_s0_U_n_144),
        .mem_reg_0_3_0_0_i_1__0_0(clefia_s1_U_n_213),
        .mem_reg_0_3_1_1_i_1(clefia_s0_U_n_143),
        .mem_reg_0_3_2_2_i_1(clefia_s0_U_n_142),
        .mem_reg_0_3_2_2_i_1_0(clefia_s1_U_n_214),
        .mem_reg_0_3_4_4_i_1(clefia_s1_U_n_215),
        .mem_reg_0_3_5_5_i_1(clefia_s0_U_n_141),
        .mem_reg_0_3_7_7_i_1(xor_ln124_429_reg_36363),
        .mem_reg_0_3_7_7_i_1_0(xor_ln124_403_reg_36432),
        .mem_reg_0_3_7_7_i_1_1(xor_ln124_397_reg_36221),
        .mem_reg_0_3_7_7_i_1_2(clefia_s0_U_n_137),
        .mem_reg_0_3_7_7_i_1_3(xor_ln124_422_reg_36467),
        .mem_reg_0_3_7_7_i_1_4(xor_ln124_404_reg_36437),
        .mem_reg_0_3_7_7_i_1_5(xor_ln124_405_reg_36442),
        .mem_reg_0_3_7_7_i_1_6(xor_ln124_396_reg_36216),
        .mem_reg_0_3_7_7_i_1_7(xor_ln124_395_reg_36211),
        .mem_reg_0_3_7_7_i_5(xor_ln124_425_reg_36482),
        .mem_reg_0_3_7_7_i_5_0(xor_ln124_423_reg_36472),
        .mem_reg_0_3_7_7_i_5_1(xor_ln124_424_reg_36477),
        .mem_reg_0_3_7_7_i_5_2(xor_ln124_428_reg_36358),
        .mem_reg_0_3_7_7_i_5_3(xor_ln124_426_reg_36348),
        .mem_reg_0_3_7_7_i_5_4(xor_ln124_427_reg_36353),
        .mem_reg_0_3_7_7_i_7({xor_ln124_330_reg_35539[7:5],xor_ln124_330_reg_35539[3],xor_ln124_330_reg_35539[1]}),
        .mem_reg_0_3_7_7_i_7_0({reg_2462[7:5],reg_2462[3],reg_2462[1]}),
        .or_ln134_179_fu_29538_p3({or_ln134_179_fu_29538_p3[7:5],or_ln134_179_fu_29538_p3[3],or_ln134_179_fu_29538_p3[1]}),
        .or_ln134_180_fu_29544_p3({or_ln134_180_fu_29544_p3[7:5],or_ln134_180_fu_29544_p3[3]}),
        .or_ln134_191_fu_29714_p3({or_ln134_191_fu_29714_p3[7:5],or_ln134_191_fu_29714_p3[3],or_ln134_191_fu_29714_p3[1]}),
        .or_ln134_192_fu_29720_p3({or_ln134_192_fu_29720_p3[7:5],or_ln134_192_fu_29720_p3[3],or_ln134_192_fu_29720_p3[1]}),
        .or_ln134_2_fu_3253_p3(or_ln134_2_fu_3253_p3),
        .or_ln134_6_fu_3464_p3(or_ln134_6_fu_3464_p3),
        .or_ln_fu_3470_p3(or_ln_fu_3470_p3),
        .p_42_in(p_42_in),
        .p_43_in(p_43_in),
        .pt_address0128_out(pt_address0128_out),
        .pt_address0129_out(pt_address0129_out),
        .pt_address0130_out(pt_address0130_out),
        .pt_ce011(pt_ce011),
        .q6_reg(xor_ln124_19_reg_32514),
        .q6_reg_0(xor_ln124_22_reg_32656),
        .q6_reg_1(xor_ln124_27_reg_32743),
        .q6_reg_10(clefia_s1_U_n_816),
        .q6_reg_11(clefia_s1_U_n_85),
        .q6_reg_12(clefia_s1_U_n_826),
        .q6_reg_13(clefia_s1_U_n_817),
        .q6_reg_14(clefia_s1_U_n_86),
        .q6_reg_15(clefia_s1_U_n_827),
        .q6_reg_16(clefia_s1_U_n_818),
        .q6_reg_17(clefia_s1_U_n_87),
        .q6_reg_18(clefia_s1_U_n_828),
        .q6_reg_19(clefia_s1_U_n_819),
        .q6_reg_2(xor_ln124_14_reg_32472),
        .q6_reg_20(clefia_s1_U_n_88),
        .q6_reg_21(clefia_s0_U_n_822),
        .q6_reg_22(clefia_s1_U_n_829),
        .q6_reg_23(clefia_s1_U_n_820),
        .q6_reg_24(clefia_s1_U_n_89),
        .q6_reg_25(clefia_s0_U_n_550),
        .q6_reg_26(clefia_s1_U_n_830),
        .q6_reg_27(clefia_s1_U_n_821),
        .q6_reg_28(clefia_s1_U_n_90),
        .q6_reg_29(clefia_s1_U_n_831),
        .q6_reg_3(xor_ln124_11_reg_32414),
        .q6_reg_30(clefia_s1_U_n_822),
        .q6_reg_31(clefia_s1_U_n_91),
        .q6_reg_32(clefia_s1_U_n_243),
        .q6_reg_33(clefia_s0_U_n_86),
        .q6_reg_34(xor_ln124_20_reg_32556),
        .q6_reg_35(xor_ln124_5_reg_32387),
        .q6_reg_36(xor_ln124_13_reg_32440),
        .q6_reg_37(xor_ln124_43_reg_32678),
        .q6_reg_38(xor_ln124_36_reg_32582),
        .q6_reg_39(clefia_s0_U_n_821),
        .q6_reg_4(clefia_s1_U_n_823),
        .q6_reg_5(clefia_s0_U_n_76),
        .q6_reg_6(clefia_s1_U_n_815),
        .q6_reg_7(clefia_s1_U_n_66),
        .q6_reg_8(clefia_s1_U_n_76),
        .q6_reg_9(clefia_s1_U_n_825),
        .reg_23941(reg_23941),
        .\reg_2394_reg[5] (control_s_axi_U_n_96),
        .\reg_2394_reg[7] (xor_ln124_5_fu_3293_p2),
        .reg_24001(reg_24001),
        .reg_2400125_out(reg_2400125_out),
        .reg_24061(reg_24061),
        .reg_2406124_out(reg_2406124_out),
        .\reg_2406_reg[7] (xor_ln124_13_fu_3504_p2),
        .reg_24121(reg_24121),
        .reg_2412123_out(reg_2412123_out),
        .reg_24122(reg_24122),
        .reg_241221_out(reg_241221_out),
        .\reg_2412_reg[7] (xor_ln124_14_fu_3664_p2),
        .reg_24191(reg_24191),
        .reg_2419120_out(reg_2419120_out),
        .reg_24193(reg_24193),
        .reg_24281(reg_24281),
        .reg_2428118_out(reg_2428118_out),
        .reg_2428119_out(reg_2428119_out),
        .reg_24361(reg_24361),
        .\reg_2436_reg[7] (xor_ln124_21_fu_4229_p2),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\tmp_5_reg_32244_reg[0] (xor_ln124_11_fu_3448_p2),
        .x_assign_1_reg_32259(x_assign_1_reg_32259),
        .x_assign_270_reg_36079({x_assign_270_reg_36079[7:5],x_assign_270_reg_36079[3],x_assign_270_reg_36079[1]}),
        .x_assign_271_reg_36085({x_assign_271_reg_36085[7:6],x_assign_271_reg_36085[3],x_assign_271_reg_36085[1]}),
        .x_assign_288_reg_36127({x_assign_288_reg_36127[7:5],x_assign_288_reg_36127[3],x_assign_288_reg_36127[1]}),
        .x_assign_290_reg_36149({x_assign_290_reg_36149[7],x_assign_290_reg_36149[3],x_assign_290_reg_36149[1]}),
        .x_assign_3_reg_32326(x_assign_3_reg_32326),
        .\x_assign_3_reg_32326_reg[5] (xor_ln124_19_fu_3833_p2),
        .x_assign_9_reg_32295(x_assign_9_reg_32295),
        .\x_assign_9_reg_32295_reg[5] (xor_ln124_20_fu_4002_p2),
        .\x_assign_9_reg_32295_reg[7] (xor_ln124_22_fu_4449_p2),
        .x_assign_s_reg_32202({x_assign_s_reg_32202[7],x_assign_s_reg_32202[3:1]}),
        .\xor_ln124_11_reg_32414_reg[3] (x_assign_6_reg_32233),
        .\xor_ln124_11_reg_32414_reg[3]_0 (x_assign_2_reg_32171),
        .\xor_ln124_11_reg_32414_reg[7] (or_ln134_4_reg_32382),
        .\xor_ln124_11_reg_32414_reg[7]_0 (or_ln134_2_reg_32377),
        .\xor_ln124_11_reg_32414_reg[7]_1 (reg_2400),
        .\xor_ln124_13_reg_32440_reg[7] (reg_2406),
        .\xor_ln124_14_reg_32472_reg[7] (reg_2412),
        .\xor_ln124_14_reg_32472_reg[7]_0 (or_ln134_6_reg_32430),
        .\xor_ln124_14_reg_32472_reg[7]_1 (or_ln_reg_32435),
        .\xor_ln124_19_reg_32514_reg[5] (or_ln134_9_fu_3798_p3),
        .\xor_ln124_19_reg_32514_reg[7] (xor_ln124_42_reg_32403),
        .\xor_ln124_19_reg_32514_reg[7]_0 (or_ln134_s_fu_3804_p3),
        .\xor_ln124_19_reg_32514_reg[7]_1 ({\reg_2419_reg_n_0_[7] ,\reg_2419_reg_n_0_[6] ,\reg_2419_reg_n_0_[5] ,\reg_2419_reg_n_0_[4] ,\reg_2419_reg_n_0_[3] ,\reg_2419_reg_n_0_[2] ,\reg_2419_reg_n_0_[1] ,\reg_2419_reg_n_0_[0] }),
        .\xor_ln124_20_reg_32556_reg[5] (or_ln134_1_fu_3967_p3),
        .\xor_ln124_20_reg_32556_reg[7] (or_ln134_3_fu_3973_p3),
        .\xor_ln124_20_reg_32556_reg[7]_0 ({\reg_2428_reg_n_0_[7] ,\reg_2428_reg_n_0_[6] ,\reg_2428_reg_n_0_[5] ,\reg_2428_reg_n_0_[4] ,\reg_2428_reg_n_0_[3] ,\reg_2428_reg_n_0_[2] ,\reg_2428_reg_n_0_[1] ,\reg_2428_reg_n_0_[0] }),
        .\xor_ln124_21_reg_32599_reg[7] (reg_2436),
        .\xor_ln124_21_reg_32599_reg[7]_0 (or_ln134_9_reg_32504),
        .\xor_ln124_21_reg_32599_reg[7]_1 (or_ln134_s_reg_32509),
        .\xor_ln124_22_reg_32656_reg[7] ({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15}),
        .\xor_ln124_22_reg_32656_reg[7]_0 (or_ln134_1_reg_32546),
        .\xor_ln124_22_reg_32656_reg[7]_1 (or_ln134_3_reg_32551),
        .xor_ln124_402_fu_31528_p2({xor_ln124_402_fu_31528_p2[6],xor_ln124_402_fu_31528_p2[4:3]}),
        .\xor_ln124_46_reg_32696_reg[5] (clefia_s0_q6[4]),
        .\xor_ln124_5_reg_32387_reg[4] (or_ln134_4_fu_3259_p3),
        .\xor_ln124_5_reg_32387_reg[7] (reg_2394));
  FDRE \ct_load_10_reg_32311_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[0]),
        .Q(ct_load_10_reg_32311[0]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[1]),
        .Q(ct_load_10_reg_32311[1]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[2]),
        .Q(ct_load_10_reg_32311[2]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[3]),
        .Q(ct_load_10_reg_32311[3]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[4]),
        .Q(ct_load_10_reg_32311[4]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[5]),
        .Q(ct_load_10_reg_32311[5]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[6]),
        .Q(ct_load_10_reg_32311[6]),
        .R(1'b0));
  FDRE \ct_load_10_reg_32311_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce015),
        .D(ct_q0[7]),
        .Q(ct_load_10_reg_32311[7]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[0]),
        .Q(ct_load_11_reg_32347[0]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[1]),
        .Q(ct_load_11_reg_32347[1]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[2]),
        .Q(ct_load_11_reg_32347[2]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[3]),
        .Q(ct_load_11_reg_32347[3]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[4]),
        .Q(ct_load_11_reg_32347[4]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[5]),
        .Q(ct_load_11_reg_32347[5]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[6]),
        .Q(ct_load_11_reg_32347[6]),
        .R(1'b0));
  FDRE \ct_load_11_reg_32347_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce01541_out),
        .D(ct_q0[7]),
        .Q(ct_load_11_reg_32347[7]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[0]),
        .Q(ct_load_1_reg_32156[0]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[1]),
        .Q(ct_load_1_reg_32156[1]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[2]),
        .Q(ct_load_1_reg_32156[2]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[3]),
        .Q(ct_load_1_reg_32156[3]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[4]),
        .Q(ct_load_1_reg_32156[4]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[5]),
        .Q(ct_load_1_reg_32156[5]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[6]),
        .Q(ct_load_1_reg_32156[6]),
        .R(1'b0));
  FDRE \ct_load_1_reg_32156_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce01),
        .D(ct_q0[7]),
        .Q(ct_load_1_reg_32156[7]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[0]),
        .Q(ct_load_2_reg_32187[0]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[1]),
        .Q(ct_load_2_reg_32187[1]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[2]),
        .Q(ct_load_2_reg_32187[2]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[3]),
        .Q(ct_load_2_reg_32187[3]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[4]),
        .Q(ct_load_2_reg_32187[4]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[5]),
        .Q(ct_load_2_reg_32187[5]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[6]),
        .Q(ct_load_2_reg_32187[6]),
        .R(1'b0));
  FDRE \ct_load_2_reg_32187_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce05),
        .D(ct_q0[7]),
        .Q(ct_load_2_reg_32187[7]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[0]),
        .Q(ct_load_3_reg_32218[0]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[1]),
        .Q(ct_load_3_reg_32218[1]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[2]),
        .Q(ct_load_3_reg_32218[2]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[3]),
        .Q(ct_load_3_reg_32218[3]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[4]),
        .Q(ct_load_3_reg_32218[4]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[5]),
        .Q(ct_load_3_reg_32218[5]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[6]),
        .Q(ct_load_3_reg_32218[6]),
        .R(1'b0));
  FDRE \ct_load_3_reg_32218_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce09),
        .D(ct_q0[7]),
        .Q(ct_load_3_reg_32218[7]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[0]),
        .Q(ct_load_8_reg_32249[0]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[1]),
        .Q(ct_load_8_reg_32249[1]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[2]),
        .Q(ct_load_8_reg_32249[2]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[3]),
        .Q(ct_load_8_reg_32249[3]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[4]),
        .Q(ct_load_8_reg_32249[4]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[5]),
        .Q(ct_load_8_reg_32249[5]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[6]),
        .Q(ct_load_8_reg_32249[6]),
        .R(1'b0));
  FDRE \ct_load_8_reg_32249_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce012),
        .D(ct_q0[7]),
        .Q(ct_load_8_reg_32249[7]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[0]),
        .Q(ct_load_9_reg_32280[0]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[1]),
        .Q(ct_load_9_reg_32280[1]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[2]),
        .Q(ct_load_9_reg_32280[2]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[3]),
        .Q(ct_load_9_reg_32280[3]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[4]),
        .Q(ct_load_9_reg_32280[4]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[5]),
        .Q(ct_load_9_reg_32280[5]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[6]),
        .Q(ct_load_9_reg_32280[6]),
        .R(1'b0));
  FDRE \ct_load_9_reg_32280_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce014),
        .D(ct_q0[7]),
        .Q(ct_load_9_reg_32280[7]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[0]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[1]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[2]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[3]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[4]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[5]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[6]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ct_load_reg_32141[7]),
        .Q(ct_load_reg_32141_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[0]),
        .Q(ct_load_reg_32141[0]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[1]),
        .Q(ct_load_reg_32141[1]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[2]),
        .Q(ct_load_reg_32141[2]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[3]),
        .Q(ct_load_reg_32141[3]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[4]),
        .Q(ct_load_reg_32141[4]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[5]),
        .Q(ct_load_reg_32141[5]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[6]),
        .Q(ct_load_reg_32141[6]),
        .R(1'b0));
  FDRE \ct_load_reg_32141_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce03),
        .D(ct_q0[7]),
        .Q(ct_load_reg_32141[7]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_10_reg_32672[0]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q6[7]),
        .Q(or_ln134_10_reg_32672[1]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_680),
        .Q(or_ln134_10_reg_32672[2]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_679),
        .Q(or_ln134_10_reg_32672[3]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_10_reg_32672[4]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_677),
        .Q(or_ln134_10_reg_32672[5]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_10_reg_32672[6]),
        .R(1'b0));
  FDRE \or_ln134_10_reg_32672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_10_reg_32672[7]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_19_reg_32897[2]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_19_reg_32897[3]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_19_reg_32897[4]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_19_reg_32897[5]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_809),
        .Q(or_ln134_19_reg_32897[6]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_32897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_19_reg_32897[7]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_32295[6]),
        .Q(or_ln134_1_reg_32546[0]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_32295[7]),
        .Q(or_ln134_1_reg_32546[1]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3967_p3[2]),
        .Q(or_ln134_1_reg_32546[2]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3967_p3[3]),
        .Q(or_ln134_1_reg_32546[3]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3967_p3[4]),
        .Q(or_ln134_1_reg_32546[4]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3967_p3[5]),
        .Q(or_ln134_1_reg_32546[5]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_32295[4]),
        .Q(or_ln134_1_reg_32546[6]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_32546_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_32295[5]),
        .Q(or_ln134_1_reg_32546[7]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_20_reg_32915[0]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_20_reg_32915[1]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_20_reg_32915[2]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_20_reg_32915[3]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_20_reg_32915[4]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_20_reg_32915[5]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_380),
        .Q(or_ln134_20_reg_32915[6]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_32915_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_20_reg_32915[7]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_739),
        .Q(or_ln134_21_reg_32927[2]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_738),
        .Q(or_ln134_21_reg_32927[3]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_737),
        .Q(or_ln134_21_reg_32927[4]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_32927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_21_reg_32927[5]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_22_reg_32933[2]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_22_reg_32933[3]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32933_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_22_reg_32933[4]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_32933_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_22_reg_32933[5]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[0]),
        .Q(or_ln134_2_reg_32377[0]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[1]),
        .Q(or_ln134_2_reg_32377[1]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[2]),
        .Q(or_ln134_2_reg_32377[2]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[3]),
        .Q(or_ln134_2_reg_32377[3]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[4]),
        .Q(or_ln134_2_reg_32377[4]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[5]),
        .Q(or_ln134_2_reg_32377[5]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[6]),
        .Q(or_ln134_2_reg_32377[6]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_32377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_3253_p3[7]),
        .Q(or_ln134_2_reg_32377[7]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_31_reg_32951[0]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[7]),
        .Q(or_ln134_31_reg_32951[1]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_288),
        .Q(or_ln134_31_reg_32951[2]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_287),
        .Q(or_ln134_31_reg_32951[3]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_31_reg_32951[4]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_31_reg_32951[5]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_31_reg_32951[6]),
        .R(1'b0));
  FDRE \or_ln134_31_reg_32951_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_31_reg_32951[7]),
        .R(1'b0));
  FDRE \or_ln134_32_reg_32963_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_255),
        .Q(or_ln134_32_reg_32963[2]),
        .R(1'b0));
  FDRE \or_ln134_32_reg_32963_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_254),
        .Q(or_ln134_32_reg_32963[3]),
        .R(1'b0));
  FDRE \or_ln134_32_reg_32963_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_32_reg_32963[4]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_33_reg_32975[0]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_33_reg_32975[1]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_33_reg_32975[2]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_33_reg_32975[3]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_33_reg_32975[4]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_33_reg_32975[5]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_33_reg_32975[6]),
        .R(1'b0));
  FDRE \or_ln134_33_reg_32975_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_33_reg_32975[7]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[7]),
        .Q(or_ln134_34_reg_32981[1]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_537),
        .Q(or_ln134_34_reg_32981[2]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_536),
        .Q(or_ln134_34_reg_32981[3]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_34_reg_32981[4]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_794),
        .Q(or_ln134_34_reg_32981[5]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_34_reg_32981[6]),
        .R(1'b0));
  FDRE \or_ln134_34_reg_32981_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_34_reg_32981[7]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[0]),
        .Q(or_ln134_3_reg_32551[0]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[1]),
        .Q(or_ln134_3_reg_32551[1]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[2]),
        .Q(or_ln134_3_reg_32551[2]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[3]),
        .Q(or_ln134_3_reg_32551[3]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[4]),
        .Q(or_ln134_3_reg_32551[4]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[5]),
        .Q(or_ln134_3_reg_32551[5]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[6]),
        .Q(or_ln134_3_reg_32551[6]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_32551_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3973_p3[7]),
        .Q(or_ln134_3_reg_32551[7]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32259[7]),
        .Q(or_ln134_4_reg_32382[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32259[0]),
        .Q(or_ln134_4_reg_32382[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3259_p3[2]),
        .Q(or_ln134_4_reg_32382[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3259_p3[3]),
        .Q(or_ln134_4_reg_32382[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_3259_p3[4]),
        .Q(or_ln134_4_reg_32382[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32259[4]),
        .Q(or_ln134_4_reg_32382[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32259[5]),
        .Q(or_ln134_4_reg_32382[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_32382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_32259[6]),
        .Q(or_ln134_4_reg_32382[7]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[0]),
        .Q(or_ln134_6_reg_32430[0]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[1]),
        .Q(or_ln134_6_reg_32430[1]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[2]),
        .Q(or_ln134_6_reg_32430[2]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[3]),
        .Q(or_ln134_6_reg_32430[3]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[4]),
        .Q(or_ln134_6_reg_32430[4]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[5]),
        .Q(or_ln134_6_reg_32430[5]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[6]),
        .Q(or_ln134_6_reg_32430[6]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_32430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3464_p3[7]),
        .Q(or_ln134_6_reg_32430[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_32326[6]),
        .Q(or_ln134_9_reg_32504[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_32326[7]),
        .Q(or_ln134_9_reg_32504[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3798_p3[2]),
        .Q(or_ln134_9_reg_32504[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3798_p3[3]),
        .Q(or_ln134_9_reg_32504[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3798_p3[4]),
        .Q(or_ln134_9_reg_32504[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3798_p3[5]),
        .Q(or_ln134_9_reg_32504[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_32326[4]),
        .Q(or_ln134_9_reg_32504[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_32504_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_32326[5]),
        .Q(or_ln134_9_reg_32504[7]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[0]),
        .Q(or_ln134_s_reg_32509[0]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[1]),
        .Q(or_ln134_s_reg_32509[1]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[2]),
        .Q(or_ln134_s_reg_32509[2]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[3]),
        .Q(or_ln134_s_reg_32509[3]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[4]),
        .Q(or_ln134_s_reg_32509[4]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[5]),
        .Q(or_ln134_s_reg_32509[5]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[6]),
        .Q(or_ln134_s_reg_32509[6]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_32509_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3804_p3[7]),
        .Q(or_ln134_s_reg_32509[7]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_32202[7]),
        .Q(or_ln_reg_32435[0]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[1]),
        .Q(or_ln_reg_32435[1]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[2]),
        .Q(or_ln_reg_32435[2]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[3]),
        .Q(or_ln_reg_32435[3]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[4]),
        .Q(or_ln_reg_32435[4]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[5]),
        .Q(or_ln_reg_32435[5]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[6]),
        .Q(or_ln_reg_32435[6]),
        .R(1'b0));
  FDRE \or_ln_reg_32435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3470_p3[7]),
        .Q(or_ln_reg_32435[7]),
        .R(1'b0));
  FDRE \reg_2394_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_304),
        .Q(reg_2394[0]),
        .R(1'b0));
  FDRE \reg_2394_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_303),
        .Q(reg_2394[1]),
        .R(1'b0));
  FDRE \reg_2394_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_302),
        .Q(reg_2394[2]),
        .R(1'b0));
  FDRE \reg_2394_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_301),
        .Q(reg_2394[3]),
        .R(1'b0));
  FDRE \reg_2394_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_300),
        .Q(reg_2394[4]),
        .R(1'b0));
  FDRE \reg_2394_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_299),
        .Q(reg_2394[5]),
        .R(1'b0));
  FDRE \reg_2394_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_298),
        .Q(reg_2394[6]),
        .R(1'b0));
  FDRE \reg_2394_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_112),
        .D(clefia_s0_U_n_297),
        .Q(reg_2394[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2400[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage10),
        .O(reg_24001));
  FDRE \reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_314),
        .Q(reg_2400[0]),
        .R(1'b0));
  FDRE \reg_2400_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_313),
        .Q(reg_2400[1]),
        .R(1'b0));
  FDRE \reg_2400_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_312),
        .Q(reg_2400[2]),
        .R(1'b0));
  FDRE \reg_2400_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_311),
        .Q(reg_2400[3]),
        .R(1'b0));
  FDRE \reg_2400_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_310),
        .Q(reg_2400[4]),
        .R(1'b0));
  FDRE \reg_2400_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_309),
        .Q(reg_2400[5]),
        .R(1'b0));
  FDRE \reg_2400_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_308),
        .Q(reg_2400[6]),
        .R(1'b0));
  FDRE \reg_2400_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_114),
        .D(clefia_s1_U_n_307),
        .Q(reg_2400[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2406[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_24061));
  FDRE \reg_2406_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_333),
        .Q(reg_2406[0]),
        .R(1'b0));
  FDRE \reg_2406_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_332),
        .Q(reg_2406[1]),
        .R(1'b0));
  FDRE \reg_2406_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_331),
        .Q(reg_2406[2]),
        .R(1'b0));
  FDRE \reg_2406_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_330),
        .Q(reg_2406[3]),
        .R(1'b0));
  FDRE \reg_2406_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_329),
        .Q(reg_2406[4]),
        .R(1'b0));
  FDRE \reg_2406_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_328),
        .Q(reg_2406[5]),
        .R(1'b0));
  FDRE \reg_2406_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_327),
        .Q(reg_2406[6]),
        .R(1'b0));
  FDRE \reg_2406_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_108),
        .D(clefia_s0_U_n_326),
        .Q(reg_2406[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2412[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(reg_2412123_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2412[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(reg_24121));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2412[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage12),
        .O(reg_24122));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2412[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_2400125_out));
  FDRE \reg_2412_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_65),
        .Q(reg_2412[0]),
        .R(1'b0));
  FDRE \reg_2412_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_64),
        .Q(reg_2412[1]),
        .R(1'b0));
  FDRE \reg_2412_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_63),
        .Q(reg_2412[2]),
        .R(1'b0));
  FDRE \reg_2412_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_62),
        .Q(reg_2412[3]),
        .R(1'b0));
  FDRE \reg_2412_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_61),
        .Q(reg_2412[4]),
        .R(1'b0));
  FDRE \reg_2412_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_60),
        .Q(reg_2412[5]),
        .R(1'b0));
  FDRE \reg_2412_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_59),
        .Q(reg_2412[6]),
        .R(1'b0));
  FDRE \reg_2412_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_58),
        .Q(reg_2412[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \reg_2419[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage14),
        .O(reg_24191));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2419[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(reg_241221_out));
  LUT6 #(
    .INIT(64'hFFFFFFEAEAEAEAEA)) 
    \reg_2419[7]_i_6 
       (.I0(reg_2419120_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\reg_2419[7]_i_6_n_0 ));
  FDRE \reg_2419_reg[0] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_176),
        .Q(\reg_2419_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2419_reg[1] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_175),
        .Q(\reg_2419_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2419_reg[2] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_174),
        .Q(\reg_2419_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2419_reg[3] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_173),
        .Q(\reg_2419_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2419_reg[4] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_172),
        .Q(\reg_2419_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2419_reg[5] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_171),
        .Q(\reg_2419_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2419_reg[6] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_170),
        .Q(\reg_2419_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2419_reg[7] 
       (.C(ap_clk),
        .CE(reg_2419),
        .D(clefia_s1_U_n_169),
        .Q(\reg_2419_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2428[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter3),
        .O(reg_2406124_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2428[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .O(reg_24281));
  FDRE \reg_2428_reg[0] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_248),
        .Q(\reg_2428_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2428_reg[1] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_247),
        .Q(\reg_2428_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2428_reg[2] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_246),
        .Q(\reg_2428_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2428_reg[3] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_245),
        .Q(\reg_2428_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2428_reg[4] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_244),
        .Q(\reg_2428_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2428_reg[5] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_243),
        .Q(\reg_2428_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2428_reg[6] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_242),
        .Q(\reg_2428_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2428_reg[7] 
       (.C(ap_clk),
        .CE(reg_2428),
        .D(clefia_s0_U_n_241),
        .Q(\reg_2428_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2436[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(reg_24361));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2436[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_2419120_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2436[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(reg_23941));
  LUT6 #(
    .INIT(64'hFFFF8888FFF88888)) 
    \reg_2436[7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\reg_2436[7]_i_8_n_0 ));
  FDRE \reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_184),
        .Q(reg_2436[0]),
        .R(1'b0));
  FDRE \reg_2436_reg[1] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_183),
        .Q(reg_2436[1]),
        .R(1'b0));
  FDRE \reg_2436_reg[2] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_182),
        .Q(reg_2436[2]),
        .R(1'b0));
  FDRE \reg_2436_reg[3] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_181),
        .Q(reg_2436[3]),
        .R(1'b0));
  FDRE \reg_2436_reg[4] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_180),
        .Q(reg_2436[4]),
        .R(1'b0));
  FDRE \reg_2436_reg[5] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_179),
        .Q(reg_2436[5]),
        .R(1'b0));
  FDRE \reg_2436_reg[6] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_178),
        .Q(reg_2436[6]),
        .R(1'b0));
  FDRE \reg_2436_reg[7] 
       (.C(ap_clk),
        .CE(reg_24360),
        .D(clefia_s1_U_n_177),
        .Q(reg_2436[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2446[7]_i_1 
       (.I0(reg_24192),
        .I1(reg_24461),
        .I2(reg_2428119_out),
        .I3(reg_2428118_out),
        .I4(clefia_s0_address0117_out),
        .I5(reg_2446116_out),
        .O(reg_2446));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2446[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(reg_24192));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_2446[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(reg_24461));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_2446[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(reg_2428119_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2446[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_2428118_out));
  LUT6 #(
    .INIT(64'hFFFFFFEAC0C0C0C0)) 
    \reg_2446[7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(ap_enable_reg_pp0_iter3),
        .O(reg_2446116_out));
  FDRE \reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_256),
        .Q(\reg_2446_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2446_reg[1] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_255),
        .Q(\reg_2446_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2446_reg[2] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_254),
        .Q(\reg_2446_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2446_reg[3] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_253),
        .Q(\reg_2446_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2446_reg[4] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_252),
        .Q(\reg_2446_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2446_reg[5] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_251),
        .Q(\reg_2446_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2446_reg[6] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_250),
        .Q(\reg_2446_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2446_reg[7] 
       (.C(ap_clk),
        .CE(reg_2446),
        .D(clefia_s0_U_n_249),
        .Q(\reg_2446_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \reg_2454[7]_i_1 
       (.I0(reg_24192),
        .I1(reg_2446116_out),
        .I2(reg_24461),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(reg_24541),
        .O(reg_2454));
  LUT6 #(
    .INIT(64'hFFFF8888FFF88888)) 
    \reg_2454[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(reg_24541));
  FDRE \reg_2454_reg[0] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_193),
        .Q(\reg_2454_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2454_reg[1] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_192),
        .Q(\reg_2454_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2454_reg[2] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_191),
        .Q(\reg_2454_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2454_reg[3] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_190),
        .Q(\reg_2454_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2454_reg[4] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_189),
        .Q(\reg_2454_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2454_reg[5] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_188),
        .Q(\reg_2454_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2454_reg[6] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_187),
        .Q(\reg_2454_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2454_reg[7] 
       (.C(ap_clk),
        .CE(reg_2454),
        .D(clefia_s0_U_n_186),
        .Q(\reg_2454_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \reg_2462[7]_i_1 
       (.I0(reg_2462111_out),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(reg_246219_out),
        .O(\reg_2462[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2462[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter3),
        .O(reg_2462111_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFAAFEAA)) 
    \reg_2462[7]_i_4 
       (.I0(clefia_s0_address2112_out),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(reg_246219_out));
  FDRE \reg_2462_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_2462[0]),
        .R(1'b0));
  FDRE \reg_2462_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_2462[1]),
        .R(1'b0));
  FDRE \reg_2462_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(reg_2462[2]),
        .R(1'b0));
  FDRE \reg_2462_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(reg_2462[3]),
        .R(1'b0));
  FDRE \reg_2462_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(reg_2462[4]),
        .R(1'b0));
  FDRE \reg_2462_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(reg_2462[5]),
        .R(1'b0));
  FDRE \reg_2462_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(reg_2462[6]),
        .R(1'b0));
  FDRE \reg_2462_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2462[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(reg_2462[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF88F888)) 
    \reg_2469[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(\reg_2469[7]_i_3_n_0 ),
        .O(reg_2469));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAF8)) 
    \reg_2469[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(reg_24122),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(reg_24691),
        .I5(reg_246914_out),
        .O(\reg_2469[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8A8A8)) 
    \reg_2469[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(reg_24193),
        .O(\reg_2469[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFAFFFAFEFA)) 
    \reg_2469[7]_i_7 
       (.I0(reg_24121),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(reg_241930_out),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(reg_24691));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2469[7]_i_8 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(reg_241930_out));
  FDRE \reg_2469_reg[0] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_224),
        .Q(\reg_2469_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2469_reg[1] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_223),
        .Q(\reg_2469_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2469_reg[2] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_222),
        .Q(\reg_2469_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2469_reg[3] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_221),
        .Q(\reg_2469_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2469_reg[4] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_220),
        .Q(\reg_2469_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2469_reg[5] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_219),
        .Q(\reg_2469_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2469_reg[6] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_218),
        .Q(\reg_2469_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2469_reg[7] 
       (.C(ap_clk),
        .CE(reg_2469),
        .D(clefia_s1_U_n_217),
        .Q(\reg_2469_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2478[7]_i_1 
       (.I0(reg_247813_out),
        .I1(reg_24781),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(reg_246914_out),
        .I5(reg_24193),
        .O(reg_2478));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2478[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_24781));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2478[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_enable_reg_pp0_iter2),
        .O(reg_246914_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2478[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage5),
        .O(reg_24193));
  FDRE \reg_2478_reg[0] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_124),
        .Q(\reg_2478_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2478_reg[1] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_123),
        .Q(\reg_2478_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2478_reg[2] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_122),
        .Q(\reg_2478_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2478_reg[3] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_121),
        .Q(\reg_2478_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2478_reg[4] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_120),
        .Q(\reg_2478_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2478_reg[5] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_119),
        .Q(\reg_2478_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2478_reg[6] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_118),
        .Q(\reg_2478_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2478_reg[7] 
       (.C(ap_clk),
        .CE(reg_2478),
        .D(clefia_s1_U_n_117),
        .Q(\reg_2478_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFAEA)) 
    \reg_2486[7]_i_1 
       (.I0(reg_247813_out),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(reg_24861),
        .O(\reg_2486[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \reg_2486[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(reg_247813_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \reg_2486[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_enable_reg_pp0_iter3),
        .O(reg_24861));
  FDRE \reg_2486_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_132),
        .Q(reg_2486[0]),
        .R(1'b0));
  FDRE \reg_2486_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_131),
        .Q(reg_2486[1]),
        .R(1'b0));
  FDRE \reg_2486_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_130),
        .Q(reg_2486[2]),
        .R(1'b0));
  FDRE \reg_2486_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_129),
        .Q(reg_2486[3]),
        .R(1'b0));
  FDRE \reg_2486_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_128),
        .Q(reg_2486[4]),
        .R(1'b0));
  FDRE \reg_2486_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_127),
        .Q(reg_2486[5]),
        .R(1'b0));
  FDRE \reg_2486_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_126),
        .Q(reg_2486[6]),
        .R(1'b0));
  FDRE \reg_2486_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2486[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_125),
        .Q(reg_2486[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_2493[7]_i_1 
       (.I0(reg_2462111_out),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(pt_address0129_out),
        .I5(clefia_s0_address41),
        .O(\reg_2493[7]_i_1_n_0 ));
  FDRE \reg_2493_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_127),
        .Q(reg_2493[0]),
        .R(1'b0));
  FDRE \reg_2493_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_126),
        .Q(reg_2493[1]),
        .R(1'b0));
  FDRE \reg_2493_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_125),
        .Q(reg_2493[2]),
        .R(1'b0));
  FDRE \reg_2493_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_124),
        .Q(reg_2493[3]),
        .R(1'b0));
  FDRE \reg_2493_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_123),
        .Q(reg_2493[4]),
        .R(1'b0));
  FDRE \reg_2493_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_122),
        .Q(reg_2493[5]),
        .R(1'b0));
  FDRE \reg_2493_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_121),
        .Q(reg_2493[6]),
        .R(1'b0));
  FDRE \reg_2493_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2493[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_120),
        .Q(reg_2493[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_2499[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(reg_24861),
        .O(\reg_2499[7]_i_1_n_0 ));
  FDRE \reg_2499_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_116),
        .Q(reg_2499[0]),
        .R(1'b0));
  FDRE \reg_2499_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_115),
        .Q(reg_2499[1]),
        .R(1'b0));
  FDRE \reg_2499_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_114),
        .Q(reg_2499[2]),
        .R(1'b0));
  FDRE \reg_2499_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_113),
        .Q(reg_2499[3]),
        .R(1'b0));
  FDRE \reg_2499_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_112),
        .Q(reg_2499[4]),
        .R(1'b0));
  FDRE \reg_2499_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_111),
        .Q(reg_2499[5]),
        .R(1'b0));
  FDRE \reg_2499_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_110),
        .Q(reg_2499[6]),
        .R(1'b0));
  FDRE \reg_2499_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2499[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_109),
        .Q(reg_2499[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    \reg_2505[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(\reg_2505[7]_i_1_n_0 ));
  FDRE \reg_2505_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_102),
        .Q(reg_2505[0]),
        .R(1'b0));
  FDRE \reg_2505_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_101),
        .Q(reg_2505[1]),
        .R(1'b0));
  FDRE \reg_2505_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_100),
        .Q(reg_2505[2]),
        .R(1'b0));
  FDRE \reg_2505_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_99),
        .Q(reg_2505[3]),
        .R(1'b0));
  FDRE \reg_2505_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_98),
        .Q(reg_2505[4]),
        .R(1'b0));
  FDRE \reg_2505_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_97),
        .Q(reg_2505[5]),
        .R(1'b0));
  FDRE \reg_2505_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_96),
        .Q(reg_2505[6]),
        .R(1'b0));
  FDRE \reg_2505_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2505[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_95),
        .Q(reg_2505[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \reg_2510[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage12),
        .O(reg_2510));
  FDRE \reg_2510_reg[0] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_839),
        .Q(\reg_2510_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2510_reg[1] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_838),
        .Q(\reg_2510_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2510_reg[2] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_837),
        .Q(\reg_2510_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2510_reg[3] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_836),
        .Q(\reg_2510_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2510_reg[4] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_835),
        .Q(\reg_2510_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2510_reg[5] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_834),
        .Q(\reg_2510_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2510_reg[6] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_833),
        .Q(\reg_2510_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2510_reg[7] 
       (.C(ap_clk),
        .CE(reg_2510),
        .D(clefia_s1_U_n_832),
        .Q(\reg_2510_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_2515_reg[0] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[0]),
        .Q(reg_2515[0]),
        .R(1'b0));
  FDRE \reg_2515_reg[1] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[1]),
        .Q(reg_2515[1]),
        .R(1'b0));
  FDRE \reg_2515_reg[2] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[2]),
        .Q(reg_2515[2]),
        .R(1'b0));
  FDRE \reg_2515_reg[3] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[3]),
        .Q(reg_2515[3]),
        .R(1'b0));
  FDRE \reg_2515_reg[4] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[4]),
        .Q(reg_2515[4]),
        .R(1'b0));
  FDRE \reg_2515_reg[5] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[5]),
        .Q(reg_2515[5]),
        .R(1'b0));
  FDRE \reg_2515_reg[6] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[6]),
        .Q(reg_2515[6]),
        .R(1'b0));
  FDRE \reg_2515_reg[7] 
       (.C(ap_clk),
        .CE(reg_25051),
        .D(clefia_s0_q0[7]),
        .Q(reg_2515[7]),
        .R(1'b0));
  FDRE \tmp_1021_reg_36275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_203_fu_30865_p3[0]),
        .R(1'b0));
  FDRE \tmp_1035_reg_36307_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_205_fu_30877_p3[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_32182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_6_fu_3464_p3[0]),
        .R(1'b0));
  FDRE \tmp_159_reg_32826_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_30_fu_5862_p3[0]),
        .R(1'b0));
  FDRE \tmp_189_reg_33228_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_36_fu_9074_p3[0]),
        .R(1'b0));
  FDRE \tmp_239_reg_33130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_46_fu_8134_p3[0]),
        .R(1'b0));
  FDRE \tmp_245_reg_33276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_47_fu_9244_p3[0]),
        .R(1'b0));
  FDRE \tmp_253_reg_33308_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_49_fu_9256_p3[0]),
        .R(1'b0));
  FDRE \tmp_269_reg_33564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_52_fu_11346_p3[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_32398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_s_fu_3804_p3[0]),
        .R(1'b0));
  FDRE \tmp_319_reg_33466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_62_fu_10406_p3[0]),
        .R(1'b0));
  FDRE \tmp_325_reg_33612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_63_fu_11516_p3[0]),
        .R(1'b0));
  FDRE \tmp_333_reg_33644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_65_fu_11528_p3[0]),
        .R(1'b0));
  FDRE \tmp_355_reg_33916_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_69_fu_13624_p3[0]),
        .R(1'b0));
  FDRE \tmp_389_reg_33776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_76_fu_12666_p3[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_32367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_3_fu_3973_p3[0]),
        .R(1'b0));
  FDRE \tmp_409_reg_33964_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_80_fu_13794_p3[0]),
        .R(1'b0));
  FDRE \tmp_415_reg_33990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_82_fu_13806_p3[0]),
        .R(1'b0));
  FDRE \tmp_421_reg_34202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_83_fu_15653_p3[0]),
        .R(1'b0));
  FDRE \tmp_475_reg_34128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_93_fu_14944_p3[0]),
        .R(1'b0));
  FDRE \tmp_501_reg_34474_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_99_fu_17857_p3[0]),
        .R(1'b0));
  FDRE \tmp_559_reg_34453_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_110_fu_17699_p3[0]),
        .R(1'b0));
  FDRE \tmp_581_reg_34750_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_115_fu_20134_p3[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_32244_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_2_fu_3253_p3[0]),
        .R(1'b0));
  FDRE \tmp_639_reg_34734_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_126_fu_19982_p3[0]),
        .R(1'b0));
  FDRE \tmp_669_reg_35088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_132_fu_22728_p3[0]),
        .R(1'b0));
  FDRE \tmp_69_reg_32577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_12_fu_4327_p3[0]),
        .R(1'b0));
  FDRE \tmp_719_reg_34995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_142_fu_21906_p3[0]),
        .R(1'b0));
  FDRE \tmp_725_reg_35136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_143_fu_22898_p3[0]),
        .R(1'b0));
  FDRE \tmp_733_reg_35168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_145_fu_22910_p3[0]),
        .R(1'b0));
  FDRE \tmp_741_reg_35402_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_147_fu_24994_p3[0]),
        .R(1'b0));
  FDRE \tmp_755_reg_35440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_149_fu_25006_p3[0]),
        .R(1'b0));
  FDRE \tmp_781_reg_35278_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_155_fu_24042_p3[0]),
        .R(1'b0));
  FDRE \tmp_79_reg_32536_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q6[5]),
        .Q(or_ln134_14_fu_4142_p3[0]),
        .R(1'b0));
  FDRE \tmp_805_reg_35472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_159_fu_25170_p3[0]),
        .R(1'b0));
  FDRE \tmp_821_reg_35738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_163_fu_27266_p3[0]),
        .R(1'b0));
  FDRE \tmp_835_reg_35776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_165_fu_27278_p3[0]),
        .R(1'b0));
  FDRE \tmp_861_reg_35614_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_171_fu_26314_p3[0]),
        .R(1'b0));
  FDRE \tmp_885_reg_35808_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_175_fu_27442_p3[0]),
        .R(1'b0));
  FDRE \tmp_901_reg_36074_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_179_fu_29538_p3[0]),
        .R(1'b0));
  FDRE \tmp_941_reg_35950_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_187_fu_28586_p3[0]),
        .R(1'b0));
  FDRE \tmp_965_reg_36144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_191_fu_29714_p3[0]),
        .R(1'b0));
  FDRE \tmp_981_reg_36379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_195_fu_31483_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32332_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_658),
        .Q(or_ln134_9_fu_3798_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32332_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_657),
        .Q(or_ln134_9_fu_3798_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_656),
        .Q(or_ln134_9_fu_3798_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_32332_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_9_fu_3798_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33077_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_43_fu_8116_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33077_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_43_fu_8116_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33077_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_43_fu_8116_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_33077_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_43_fu_8116_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_44_fu_8122_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_44_fu_8122_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_44_fu_8122_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_33099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_44_fu_8122_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_45_fu_8128_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_45_fu_8128_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_45_fu_8128_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_45_fu_8128_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_45_fu_8128_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_33115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_45_fu_8128_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_46_fu_8134_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_46_fu_8134_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_46_fu_8134_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_46_fu_8134_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_46_fu_8134_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_609),
        .Q(or_ln134_46_fu_8134_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_33125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_46_fu_8134_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[7]),
        .Q(or_ln134_47_fu_9244_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_288),
        .Q(or_ln134_47_fu_9244_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_287),
        .Q(or_ln134_47_fu_9244_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_47_fu_9244_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_47_fu_9244_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_47_fu_9244_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_33271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_47_fu_9244_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33287_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_612),
        .Q(or_ln134_48_fu_9250_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33287_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_611),
        .Q(or_ln134_48_fu_9250_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_33287_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_48_fu_9250_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_49_fu_9256_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_49_fu_9256_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_49_fu_9256_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_49_fu_9256_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_49_fu_9256_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_49_fu_9256_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_33303_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_49_fu_9256_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_50_fu_9262_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_255),
        .Q(or_ln134_50_fu_9262_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_254),
        .Q(or_ln134_50_fu_9262_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_50_fu_9262_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_50_fu_9262_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_50_fu_9262_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_33313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_50_fu_9262_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_51_fu_11340_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_51_fu_11340_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_51_fu_11340_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_51_fu_11340_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_809),
        .Q(or_ln134_51_fu_11340_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_33537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_51_fu_11340_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_52_fu_11346_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_52_fu_11346_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_52_fu_11346_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_52_fu_11346_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_52_fu_11346_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_380),
        .Q(or_ln134_52_fu_11346_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_33559_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_52_fu_11346_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33575_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_53_fu_11352_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33575_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_53_fu_11352_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33575_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_53_fu_11352_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_33575_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_53_fu_11352_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_54_fu_11358_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_54_fu_11358_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_54_fu_11358_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_33585_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_54_fu_11358_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_s_fu_3804_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_658),
        .Q(or_ln134_s_fu_3804_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_657),
        .Q(or_ln134_s_fu_3804_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_656),
        .Q(or_ln134_s_fu_3804_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_s_fu_3804_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_654),
        .Q(or_ln134_s_fu_3804_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_32393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_s_fu_3804_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_59_fu_10388_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_59_fu_10388_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_59_fu_10388_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_33413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_59_fu_10388_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_60_fu_10394_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_60_fu_10394_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_60_fu_10394_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_33435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_60_fu_10394_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_61_fu_10400_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_61_fu_10400_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_61_fu_10400_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_61_fu_10400_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_61_fu_10400_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_33451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_61_fu_10400_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_62_fu_10406_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_62_fu_10406_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_62_fu_10406_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_62_fu_10406_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_62_fu_10406_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_609),
        .Q(or_ln134_62_fu_10406_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_33461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_62_fu_10406_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[7]),
        .Q(or_ln134_63_fu_11516_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_288),
        .Q(or_ln134_63_fu_11516_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_287),
        .Q(or_ln134_63_fu_11516_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_63_fu_11516_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_63_fu_11516_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_63_fu_11516_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_33607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_63_fu_11516_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33623_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_612),
        .Q(or_ln134_64_fu_11522_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33623_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_611),
        .Q(or_ln134_64_fu_11522_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_33623_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_64_fu_11522_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_65_fu_11528_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_65_fu_11528_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_65_fu_11528_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_65_fu_11528_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_65_fu_11528_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_65_fu_11528_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_33639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_65_fu_11528_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_66_fu_11534_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_255),
        .Q(or_ln134_66_fu_11534_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_254),
        .Q(or_ln134_66_fu_11534_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_66_fu_11534_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_66_fu_11534_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_66_fu_11534_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_33649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_66_fu_11534_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33873_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_67_fu_13612_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33873_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_67_fu_13612_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33873_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_67_fu_13612_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_33873_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_67_fu_13612_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_68_fu_13618_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_68_fu_13618_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_68_fu_13618_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_33895_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_68_fu_13618_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_69_fu_13624_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_69_fu_13624_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_69_fu_13624_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_69_fu_13624_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_69_fu_13624_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_69_fu_13624_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_33911_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_69_fu_13624_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_70_fu_13630_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_70_fu_13630_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_70_fu_13630_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_70_fu_13630_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_609),
        .Q(or_ln134_70_fu_13630_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_33921_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_70_fu_13630_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_739),
        .Q(or_ln134_1_fu_3967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_738),
        .Q(or_ln134_1_fu_3967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_737),
        .Q(or_ln134_1_fu_3967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_32301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_1_fu_3967_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_75_fu_12660_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_75_fu_12660_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_75_fu_12660_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_75_fu_12660_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_75_fu_12660_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_33749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_75_fu_12660_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[6]),
        .Q(or_ln134_76_fu_12666_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_76_fu_12666_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_76_fu_12666_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_76_fu_12666_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_76_fu_12666_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_76_fu_12666_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_33771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_76_fu_12666_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_33787_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_77_fu_12672_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_33787_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_77_fu_12672_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_33787_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_77_fu_12672_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_33787_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_77_fu_12672_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_78_fu_12678_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_78_fu_12678_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_78_fu_12678_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_78_fu_12678_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_609),
        .Q(or_ln134_78_fu_12678_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_33797_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_78_fu_12678_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_3_fu_3973_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_739),
        .Q(or_ln134_3_fu_3973_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_738),
        .Q(or_ln134_3_fu_3973_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_737),
        .Q(or_ln134_3_fu_3973_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_3_fu_3973_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_677),
        .Q(or_ln134_3_fu_3973_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_32362_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_3_fu_3973_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_79_fu_13788_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_440),
        .Q(or_ln134_79_fu_13788_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_439),
        .Q(or_ln134_79_fu_13788_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_79_fu_13788_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_79_fu_13788_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_79_fu_13788_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_202_reg_33943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_79_fu_13788_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_80_fu_13794_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_525),
        .Q(or_ln134_80_fu_13794_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_80_fu_13794_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_80_fu_13794_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_80_fu_13794_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_80_fu_13794_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_33959_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_80_fu_13794_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33975_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_288),
        .Q(or_ln134_81_fu_13800_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33975_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_287),
        .Q(or_ln134_81_fu_13800_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_33975_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_81_fu_13800_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[7]),
        .Q(or_ln134_82_fu_13806_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_82_fu_13806_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_82_fu_13806_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_82_fu_13806_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_82_fu_13806_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_82_fu_13806_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_33985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[5]),
        .Q(or_ln134_82_fu_13806_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_83_fu_15653_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_83_fu_15653_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_83_fu_15653_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_83_fu_15653_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_83_fu_15653_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_83_fu_15653_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_34197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_83_fu_15653_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_84_fu_15659_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_84_fu_15659_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_84_fu_15659_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_84_fu_15659_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_84_fu_15659_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_34219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_84_fu_15659_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34235_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_85_fu_15665_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_85_fu_15665_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_85_fu_15665_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_34235_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_85_fu_15665_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34245_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_86_fu_15671_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34245_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_86_fu_15671_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34245_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_86_fu_15671_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_34245_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_86_fu_15671_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32713_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_393),
        .Q(or_ln134_5_fu_5128_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_392),
        .Q(or_ln134_5_fu_5128_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_32713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_5_fu_5128_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_91_fu_14932_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_91_fu_14932_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_91_fu_14932_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_34085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_91_fu_14932_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_92_fu_14938_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_92_fu_14938_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_92_fu_14938_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_34107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_92_fu_14938_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_93_fu_14944_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_93_fu_14944_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_93_fu_14944_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_93_fu_14944_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_93_fu_14944_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_93_fu_14944_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_34123_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_93_fu_14944_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_94_fu_14950_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_94_fu_14950_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_94_fu_14950_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_94_fu_14950_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_94_fu_14950_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_34133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_94_fu_14950_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_34276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_525),
        .Q(or_ln134_98_fu_16081_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_34276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_98_fu_16081_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_247_reg_34276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_98_fu_16081_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_99_fu_17857_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_99_fu_17857_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_99_fu_17857_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_99_fu_17857_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_99_fu_17857_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_99_fu_17857_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_34469_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_99_fu_17857_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_100_fu_17863_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_100_fu_17863_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_100_fu_17863_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_100_fu_17863_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_100_fu_17863_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_34491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_100_fu_17863_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_101_fu_17869_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_101_fu_17869_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_101_fu_17869_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_34507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_101_fu_17869_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_102_fu_17875_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_102_fu_17875_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_102_fu_17875_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_34517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_102_fu_17875_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q6[7]),
        .Q(or_ln134_8_fu_5218_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_3088_p3[2]),
        .Q(or_ln134_8_fu_5218_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_3088_p3[3]),
        .Q(or_ln134_8_fu_5218_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_8_fu_5218_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_654),
        .Q(or_ln134_8_fu_5218_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_8_fu_5218_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_32616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_8_fu_5218_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_107_fu_17681_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_107_fu_17681_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_107_fu_17681_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_34400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_107_fu_17681_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_108_fu_17687_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_108_fu_17687_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_108_fu_17687_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_34422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_108_fu_17687_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_109_fu_17693_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_109_fu_17693_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_109_fu_17693_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_109_fu_17693_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_57),
        .Q(or_ln134_109_fu_17693_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_34438_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_109_fu_17693_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_110_fu_17699_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_110_fu_17699_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_110_fu_17699_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_110_fu_17699_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_110_fu_17699_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_794),
        .Q(or_ln134_110_fu_17699_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_34448_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_110_fu_17699_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_115_fu_20134_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_115_fu_20134_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_115_fu_20134_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_115_fu_20134_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_115_fu_20134_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_115_fu_20134_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_34745_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_115_fu_20134_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_116_fu_20140_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_116_fu_20140_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_116_fu_20140_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_116_fu_20140_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_116_fu_20140_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_34767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_116_fu_20140_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34783_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_117_fu_20146_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_117_fu_20146_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34783_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_117_fu_20146_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_34783_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_117_fu_20146_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34793_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_118_fu_20152_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34793_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_118_fu_20152_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34793_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_118_fu_20152_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_34793_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_118_fu_20152_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[7]),
        .Q(or_ln134_2_fu_3253_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3088_p3[2]),
        .Q(or_ln134_2_fu_3253_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3088_p3[3]),
        .Q(or_ln134_2_fu_3253_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_2_fu_3253_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_654),
        .Q(or_ln134_2_fu_3253_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_2_fu_3253_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_32239_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_2_fu_3253_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32489_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_658),
        .Q(or_ln134_11_fu_4321_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32489_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_657),
        .Q(or_ln134_11_fu_4321_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_656),
        .Q(or_ln134_11_fu_4321_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_32489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_11_fu_4321_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34681_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_123_fu_19964_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34681_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_123_fu_19964_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34681_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_123_fu_19964_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_34681_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_123_fu_19964_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_124_fu_19970_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_124_fu_19970_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_124_fu_19970_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_34703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_124_fu_19970_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_125_fu_19976_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_125_fu_19976_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_125_fu_19976_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_125_fu_19976_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_57),
        .Q(or_ln134_125_fu_19976_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_34719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_125_fu_19976_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_126_fu_19982_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_126_fu_19982_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_126_fu_19982_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_126_fu_19982_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_126_fu_19982_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_794),
        .Q(or_ln134_126_fu_19982_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_34729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_126_fu_19982_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_131_fu_22722_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_131_fu_22722_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_131_fu_22722_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_131_fu_22722_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_131_fu_22722_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_35021_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_131_fu_22722_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_132_fu_22728_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_132_fu_22728_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_132_fu_22728_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_132_fu_22728_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_132_fu_22728_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_380),
        .Q(or_ln134_132_fu_22728_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_35083_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_132_fu_22728_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_133_fu_22734_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_133_fu_22734_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_133_fu_22734_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_35099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_133_fu_22734_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_134_fu_22740_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_134_fu_22740_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_134_fu_22740_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_35109_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_134_fu_22740_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q6[6]),
        .Q(or_ln134_12_fu_4327_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_658),
        .Q(or_ln134_12_fu_4327_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_657),
        .Q(or_ln134_12_fu_4327_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_656),
        .Q(or_ln134_12_fu_4327_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_12_fu_4327_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_654),
        .Q(or_ln134_12_fu_4327_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_34_reg_32572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_12_fu_4327_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_34942_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_139_fu_21888_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_34942_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_139_fu_21888_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_34942_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_139_fu_21888_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_34942_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_139_fu_21888_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_34964_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_140_fu_21894_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_34964_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_140_fu_21894_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_34964_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_140_fu_21894_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_34964_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_140_fu_21894_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_141_fu_21900_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_141_fu_21900_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_141_fu_21900_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_141_fu_21900_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_57),
        .Q(or_ln134_141_fu_21900_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_34980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_141_fu_21900_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_142_fu_21906_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_142_fu_21906_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_142_fu_21906_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_142_fu_21906_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_142_fu_21906_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_794),
        .Q(or_ln134_142_fu_21906_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_34990_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_142_fu_21906_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q2[7]),
        .Q(or_ln134_143_fu_22898_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_288),
        .Q(or_ln134_143_fu_22898_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_287),
        .Q(or_ln134_143_fu_22898_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_143_fu_22898_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_143_fu_22898_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_143_fu_22898_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_35131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q2[5]),
        .Q(or_ln134_143_fu_22898_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_612),
        .Q(or_ln134_144_fu_22904_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_611),
        .Q(or_ln134_144_fu_22904_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_35147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_144_fu_22904_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_145_fu_22910_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_145_fu_22910_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_145_fu_22910_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_145_fu_22910_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_145_fu_22910_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_145_fu_22910_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_35163_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_145_fu_22910_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_146_fu_22916_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_255),
        .Q(or_ln134_146_fu_22916_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_254),
        .Q(or_ln134_146_fu_22916_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_146_fu_22916_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_146_fu_22916_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_146_fu_22916_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_35173_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_146_fu_22916_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_147_fu_24994_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_147_fu_24994_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_147_fu_24994_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_147_fu_24994_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_147_fu_24994_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_147_fu_24994_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_35397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_147_fu_24994_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_148_fu_25000_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_148_fu_25000_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_148_fu_25000_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_148_fu_25000_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_148_fu_25000_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_35419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_148_fu_25000_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_149_fu_25006_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_149_fu_25006_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_149_fu_25006_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_149_fu_25006_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_149_fu_25006_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_149_fu_25006_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_35435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_149_fu_25006_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_150_fu_25012_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_150_fu_25012_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_150_fu_25012_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_35445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_150_fu_25012_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_739),
        .Q(or_ln134_13_fu_4136_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_738),
        .Q(or_ln134_13_fu_4136_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_737),
        .Q(or_ln134_13_fu_4136_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_13_fu_4136_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_677),
        .Q(or_ln134_13_fu_4136_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_32457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_13_fu_4136_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_155_fu_24042_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_155_fu_24042_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_155_fu_24042_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_155_fu_24042_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_155_fu_24042_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_155_fu_24042_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_35273_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_155_fu_24042_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_156_fu_24048_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_156_fu_24048_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_156_fu_24048_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_156_fu_24048_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_156_fu_24048_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_35295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_156_fu_24048_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35311_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_157_fu_24054_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35311_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_157_fu_24054_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35311_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_157_fu_24054_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_35311_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_157_fu_24054_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35321_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_158_fu_24060_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35321_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_158_fu_24060_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35321_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_158_fu_24060_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_35321_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_158_fu_24060_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q6[6]),
        .Q(or_ln134_14_fu_4142_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_739),
        .Q(or_ln134_14_fu_4142_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_738),
        .Q(or_ln134_14_fu_4142_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_737),
        .Q(or_ln134_14_fu_4142_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_678),
        .Q(or_ln134_14_fu_4142_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_677),
        .Q(or_ln134_14_fu_4142_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_32531_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q6[4]),
        .Q(or_ln134_14_fu_4142_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_159_fu_25170_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_154),
        .Q(or_ln134_159_fu_25170_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_153),
        .Q(or_ln134_159_fu_25170_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_159_fu_25170_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_159_fu_25170_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_159_fu_25170_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_402_reg_35467_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_159_fu_25170_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_160_fu_25176_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_525),
        .Q(or_ln134_160_fu_25176_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_160_fu_25176_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_160_fu_25176_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_160_fu_25176_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_160_fu_25176_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_404_reg_35483_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_160_fu_25176_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_440),
        .Q(or_ln134_161_fu_25182_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_439),
        .Q(or_ln134_161_fu_25182_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_35499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_161_fu_25182_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_162_fu_25188_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_162_fu_25188_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_35509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_162_fu_25188_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_163_fu_27266_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_163_fu_27266_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_163_fu_27266_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_163_fu_27266_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_163_fu_27266_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_163_fu_27266_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_35733_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_163_fu_27266_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_164_fu_27272_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_164_fu_27272_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_164_fu_27272_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_164_fu_27272_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_164_fu_27272_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_35755_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_164_fu_27272_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_165_fu_27278_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_165_fu_27278_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_165_fu_27278_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_165_fu_27278_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_165_fu_27278_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_165_fu_27278_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_35771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_165_fu_27278_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_166_fu_27284_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_166_fu_27284_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_166_fu_27284_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_35781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_166_fu_27284_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_171_fu_26314_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_171_fu_26314_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_171_fu_26314_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_171_fu_26314_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_171_fu_26314_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_171_fu_26314_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_35609_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_171_fu_26314_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_172_fu_26320_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_172_fu_26320_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_172_fu_26320_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_172_fu_26320_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_172_fu_26320_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_35631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_172_fu_26320_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_35647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_173_fu_26326_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_35647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_173_fu_26326_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_35647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_173_fu_26326_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_35647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_173_fu_26326_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_35657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_174_fu_26332_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_35657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_174_fu_26332_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_35657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_174_fu_26332_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_35657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_174_fu_26332_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_175_fu_27442_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_154),
        .Q(or_ln134_175_fu_27442_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_153),
        .Q(or_ln134_175_fu_27442_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_175_fu_27442_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_175_fu_27442_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_175_fu_27442_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_442_reg_35803_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_175_fu_27442_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_176_fu_27448_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_525),
        .Q(or_ln134_176_fu_27448_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_176_fu_27448_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_176_fu_27448_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_176_fu_27448_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_176_fu_27448_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_444_reg_35819_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_176_fu_27448_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_440),
        .Q(or_ln134_177_fu_27454_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_439),
        .Q(or_ln134_177_fu_27454_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_446_reg_35835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_177_fu_27454_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35845_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_178_fu_27460_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35845_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_178_fu_27460_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_447_reg_35845_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_178_fu_27460_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_179_fu_29538_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_493),
        .Q(or_ln134_179_fu_29538_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_492),
        .Q(or_ln134_179_fu_29538_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_491),
        .Q(or_ln134_179_fu_29538_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_485),
        .Q(or_ln134_179_fu_29538_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_484),
        .Q(or_ln134_179_fu_29538_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_450_reg_36069_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_179_fu_29538_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_293),
        .Q(or_ln134_180_fu_29544_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_292),
        .Q(or_ln134_180_fu_29544_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_291),
        .Q(or_ln134_180_fu_29544_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_286),
        .Q(or_ln134_180_fu_29544_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_285),
        .Q(or_ln134_180_fu_29544_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_454_reg_36091_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[4]),
        .Q(or_ln134_180_fu_29544_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_253),
        .Q(or_ln134_181_fu_29550_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_252),
        .Q(or_ln134_181_fu_29550_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_251),
        .Q(or_ln134_181_fu_29550_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_250),
        .Q(or_ln134_181_fu_29550_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_303),
        .Q(or_ln134_181_fu_29550_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_457_reg_36107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_181_fu_29550_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_617),
        .Q(or_ln134_182_fu_29556_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_616),
        .Q(or_ln134_182_fu_29556_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_615),
        .Q(or_ln134_182_fu_29556_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_459_reg_36117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_610),
        .Q(or_ln134_182_fu_29556_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_187_fu_28586_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_187_fu_28586_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_187_fu_28586_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_187_fu_28586_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_187_fu_28586_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_470_reg_35945_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_187_fu_28586_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_188_fu_28592_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_188_fu_28592_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_188_fu_28592_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_188_fu_28592_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_188_fu_28592_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_474_reg_35967_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_188_fu_28592_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_35983_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_189_fu_28598_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_35983_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_189_fu_28598_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_35983_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_189_fu_28598_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_35983_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_189_fu_28598_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_477_reg_35983_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_189_fu_28598_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_35993_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_190_fu_28604_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_35993_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_190_fu_28604_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_35993_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_190_fu_28604_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_35993_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_190_fu_28604_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_479_reg_35993_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_190_fu_28604_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_191_fu_29714_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_154),
        .Q(or_ln134_191_fu_29714_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_153),
        .Q(or_ln134_191_fu_29714_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_191_fu_29714_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_191_fu_29714_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_191_fu_29714_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_482_reg_36139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_191_fu_29714_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_192_fu_29720_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_525),
        .Q(or_ln134_192_fu_29720_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_524),
        .Q(or_ln134_192_fu_29720_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_192_fu_29720_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_192_fu_29720_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_192_fu_29720_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_484_reg_36155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_192_fu_29720_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_193_fu_29726_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_440),
        .Q(or_ln134_193_fu_29726_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_439),
        .Q(or_ln134_193_fu_29726_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_193_fu_29726_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_193_fu_29726_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_193_fu_29726_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_486_reg_36171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_193_fu_29726_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_194_fu_29732_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_194_fu_29732_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_487_reg_36181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_194_fu_29732_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_195_fu_31483_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_195_fu_31483_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_195_fu_31483_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_195_fu_31483_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_195_fu_31483_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_195_fu_31483_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_490_reg_36374_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_195_fu_31483_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_196_fu_31489_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_196_fu_31489_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_196_fu_31489_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_196_fu_31489_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_196_fu_31489_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_494_reg_36396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_196_fu_31489_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_197_fu_31495_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_197_fu_31495_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_197_fu_31495_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_197_fu_31495_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_197_fu_31495_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_497_reg_36412_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_197_fu_31495_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_198_fu_31501_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_198_fu_31501_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_198_fu_31501_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_499_reg_36422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_198_fu_31501_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32265_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_420),
        .Q(or_ln134_4_fu_3259_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_419),
        .Q(or_ln134_4_fu_3259_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_32265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_4_fu_3259_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_203_fu_30865_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_446),
        .Q(or_ln134_203_fu_30865_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_445),
        .Q(or_ln134_203_fu_30865_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_444),
        .Q(or_ln134_203_fu_30865_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_438),
        .Q(or_ln134_203_fu_30865_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_437),
        .Q(or_ln134_203_fu_30865_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_510_reg_36270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_203_fu_30865_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_161),
        .Q(or_ln134_204_fu_30871_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_160),
        .Q(or_ln134_204_fu_30871_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_159),
        .Q(or_ln134_204_fu_30871_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_152),
        .Q(or_ln134_204_fu_30871_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_151),
        .Q(or_ln134_204_fu_30871_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_514_reg_36292_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_204_fu_30871_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[6]),
        .Q(or_ln134_205_fu_30877_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_205_fu_30877_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_205_fu_30877_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_205_fu_30877_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_205_fu_30877_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_376),
        .Q(or_ln134_205_fu_30877_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_517_reg_36302_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q1[4]),
        .Q(or_ln134_205_fu_30877_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_531),
        .Q(or_ln134_206_fu_30883_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_530),
        .Q(or_ln134_206_fu_30883_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_529),
        .Q(or_ln134_206_fu_30883_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_523),
        .Q(or_ln134_206_fu_30883_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_522),
        .Q(or_ln134_206_fu_30883_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_519_reg_36312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_206_fu_30883_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[7]),
        .Q(or_ln134_6_fu_3464_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3088_p3[2]),
        .Q(or_ln134_6_fu_3464_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3088_p3[3]),
        .Q(or_ln134_6_fu_3464_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_3088_p3[4]),
        .Q(or_ln134_6_fu_3464_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_654),
        .Q(or_ln134_6_fu_3464_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[4]),
        .Q(or_ln134_6_fu_3464_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_32177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[5]),
        .Q(or_ln134_6_fu_3464_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_32773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_27_fu_5844_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_32773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_27_fu_5844_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_32773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_27_fu_5844_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_32773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_27_fu_5844_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_32795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_28_fu_5850_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_32795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_28_fu_5850_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_32795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_28_fu_5850_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_32795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_28_fu_5850_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_29_fu_5856_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_29_fu_5856_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_29_fu_5856_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_29_fu_5856_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_57),
        .Q(or_ln134_29_fu_5856_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_32811_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_29_fu_5856_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[6]),
        .Q(or_ln134_30_fu_5862_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_30_fu_5862_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_30_fu_5862_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_30_fu_5862_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_30_fu_5862_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_794),
        .Q(or_ln134_30_fu_5862_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_32821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_30_fu_5862_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[7]),
        .Q(or_ln_fu_3470_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_680),
        .Q(or_ln_fu_3470_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_679),
        .Q(or_ln_fu_3470_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_678),
        .Q(or_ln_fu_3470_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_677),
        .Q(or_ln_fu_3470_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[4]),
        .Q(or_ln_fu_3470_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_32208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[5]),
        .Q(or_ln_fu_3470_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_391),
        .Q(or_ln134_35_fu_9068_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_390),
        .Q(or_ln134_35_fu_9068_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_389),
        .Q(or_ln134_35_fu_9068_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_388),
        .Q(or_ln134_35_fu_9068_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_809),
        .Q(or_ln134_35_fu_9068_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_33201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_35_fu_9068_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_36_fu_9074_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_664),
        .Q(or_ln134_36_fu_9074_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_663),
        .Q(or_ln134_36_fu_9074_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_662),
        .Q(or_ln134_36_fu_9074_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_661),
        .Q(or_ln134_36_fu_9074_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_380),
        .Q(or_ln134_36_fu_9074_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_33223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_36_fu_9074_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_418),
        .Q(or_ln134_37_fu_9080_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_417),
        .Q(or_ln134_37_fu_9080_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_416),
        .Q(or_ln134_37_fu_9080_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_33239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_415),
        .Q(or_ln134_37_fu_9080_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_535),
        .Q(or_ln134_38_fu_9086_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_534),
        .Q(or_ln134_38_fu_9086_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_533),
        .Q(or_ln134_38_fu_9086_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_33249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_532),
        .Q(or_ln134_38_fu_9086_p3[5]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[0]),
        .Q(x_130_reg_34813[0]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[1]),
        .Q(x_130_reg_34813[1]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[2]),
        .Q(x_130_reg_34813[2]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[3]),
        .Q(x_130_reg_34813[3]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[4]),
        .Q(x_130_reg_34813[4]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[5]),
        .Q(x_130_reg_34813[5]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[6]),
        .Q(x_130_reg_34813[6]),
        .R(1'b0));
  FDRE \x_130_reg_34813_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(zext_ln152_16_fu_20124_p1[7]),
        .Q(x_130_reg_34813[7]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_100_reg_33867[0]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_100_reg_33867[1]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_100_reg_33867[2]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_100_reg_33867[3]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_100_reg_33867[4]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_100_reg_33867[5]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_100_reg_33867[6]),
        .R(1'b0));
  FDRE \x_assign_100_reg_33867_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_100_reg_33867[7]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_102_reg_33883[0]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_102_reg_33883[1]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_102_reg_33883[2]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_102_reg_33883[3]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_102_reg_33883[6]),
        .R(1'b0));
  FDRE \x_assign_102_reg_33883_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_102_reg_33883[7]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_103_reg_33889[0]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_103_reg_33889[1]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_103_reg_33889[2]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_103_reg_33889[3]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_484),
        .Q(x_assign_103_reg_33889[4]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_103_reg_33889[5]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_103_reg_33889[6]),
        .R(1'b0));
  FDRE \x_assign_103_reg_33889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_103_reg_33889[7]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33905_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_105_reg_33905[0]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33905_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_105_reg_33905[1]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33905_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_105_reg_33905[2]),
        .R(1'b0));
  FDRE \x_assign_105_reg_33905_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_105_reg_33905[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_112_reg_33743[0]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_112_reg_33743[1]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_112_reg_33743[2]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_112_reg_33743[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_112_reg_33743[6]),
        .R(1'b0));
  FDRE \x_assign_112_reg_33743_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_112_reg_33743[7]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_114_reg_33759[0]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_114_reg_33759[1]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_114_reg_33759[2]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_114_reg_33759[3]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_114_reg_33759[6]),
        .R(1'b0));
  FDRE \x_assign_114_reg_33759_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_114_reg_33759[7]),
        .R(1'b0));
  FDRE \x_assign_115_reg_33765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_115_reg_33765[0]),
        .R(1'b0));
  FDRE \x_assign_115_reg_33765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_115_reg_33765[1]),
        .R(1'b0));
  FDRE \x_assign_115_reg_33765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_115_reg_33765[2]),
        .R(1'b0));
  FDRE \x_assign_115_reg_33765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_115_reg_33765[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_117_reg_33781[0]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_117_reg_33781[1]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_117_reg_33781[2]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_117_reg_33781[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_303),
        .Q(x_assign_117_reg_33781[4]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_117_reg_33781[5]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_117_reg_33781[6]),
        .R(1'b0));
  FDRE \x_assign_117_reg_33781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_117_reg_33781[7]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33931_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_120_reg_33931[1]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33931_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_120_reg_33931[2]),
        .R(1'b0));
  FDRE \x_assign_120_reg_33931_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_120_reg_33931[3]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_121_reg_33937[1]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_121_reg_33937[2]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_121_reg_33937[3]),
        .R(1'b0));
  FDRE \x_assign_121_reg_33937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_121_reg_33937[7]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33953_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_122_reg_33953[1]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33953_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_122_reg_33953[2]),
        .R(1'b0));
  FDRE \x_assign_122_reg_33953_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_122_reg_33953[3]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_123_reg_33969[0]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_123_reg_33969[1]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_123_reg_33969[2]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_123_reg_33969[3]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_285),
        .Q(x_assign_123_reg_33969[4]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_123_reg_33969[5]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_123_reg_33969[6]),
        .R(1'b0));
  FDRE \x_assign_123_reg_33969_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_123_reg_33969[7]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_124_reg_34191[0]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_124_reg_34191[1]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_124_reg_34191[2]),
        .R(1'b0));
  FDRE \x_assign_124_reg_34191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_124_reg_34191[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_126_reg_34207[0]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_126_reg_34207[1]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_126_reg_34207[2]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_126_reg_34207[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_126_reg_34207[4]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_126_reg_34207[5]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_126_reg_34207[6]),
        .R(1'b0));
  FDRE \x_assign_126_reg_34207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_126_reg_34207[7]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_127_reg_34213[0]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_127_reg_34213[1]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_127_reg_34213[2]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_127_reg_34213[3]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_127_reg_34213[6]),
        .R(1'b0));
  FDRE \x_assign_127_reg_34213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_127_reg_34213[7]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_129_reg_34229[0]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_129_reg_34229[1]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_129_reg_34229[2]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_129_reg_34229[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_129_reg_34229[4]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_129_reg_34229[5]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_129_reg_34229[6]),
        .R(1'b0));
  FDRE \x_assign_129_reg_34229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_129_reg_34229[7]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32666_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_12_reg_32666[1]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32666_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_12_reg_32666[2]),
        .R(1'b0));
  FDRE \x_assign_12_reg_32666_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_12_reg_32666[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_136_reg_34079[0]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_136_reg_34079[1]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_136_reg_34079[2]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_136_reg_34079[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_437),
        .Q(x_assign_136_reg_34079[4]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_136_reg_34079[5]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_136_reg_34079[6]),
        .R(1'b0));
  FDRE \x_assign_136_reg_34079_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_136_reg_34079[7]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_138_reg_34095[0]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_138_reg_34095[1]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_138_reg_34095[2]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_138_reg_34095[3]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_138_reg_34095[6]),
        .R(1'b0));
  FDRE \x_assign_138_reg_34095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_138_reg_34095[7]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_139_reg_34101[0]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_139_reg_34101[1]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_139_reg_34101[2]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_139_reg_34101[3]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_151),
        .Q(x_assign_139_reg_34101[4]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_139_reg_34101[5]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_139_reg_34101[6]),
        .R(1'b0));
  FDRE \x_assign_139_reg_34101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_139_reg_34101[7]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_13_reg_32707[0]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_13_reg_32707[1]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_13_reg_32707[2]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_13_reg_32707[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_809),
        .Q(x_assign_13_reg_32707[4]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_13_reg_32707[5]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_13_reg_32707[6]),
        .R(1'b0));
  FDRE \x_assign_13_reg_32707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_13_reg_32707[7]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_141_reg_34117[0]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_141_reg_34117[1]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_141_reg_34117[2]),
        .R(1'b0));
  FDRE \x_assign_141_reg_34117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_141_reg_34117[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_144_reg_34270[0]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_144_reg_34270[1]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_144_reg_34270[2]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_144_reg_34270[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_144_reg_34270[4]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_144_reg_34270[5]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_144_reg_34270[6]),
        .R(1'b0));
  FDRE \x_assign_144_reg_34270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_144_reg_34270[7]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_148_reg_34463[0]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_148_reg_34463[1]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_148_reg_34463[2]),
        .R(1'b0));
  FDRE \x_assign_148_reg_34463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_148_reg_34463[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_150_reg_34479[0]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_150_reg_34479[1]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_150_reg_34479[2]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_150_reg_34479[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_150_reg_34479[4]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_150_reg_34479[5]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_150_reg_34479[6]),
        .R(1'b0));
  FDRE \x_assign_150_reg_34479_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_150_reg_34479[7]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_151_reg_34485[0]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_151_reg_34485[1]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_151_reg_34485[2]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_151_reg_34485[3]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_151_reg_34485[6]),
        .R(1'b0));
  FDRE \x_assign_151_reg_34485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_151_reg_34485[7]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_153_reg_34501[0]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_153_reg_34501[1]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_153_reg_34501[2]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_153_reg_34501[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_153_reg_34501[4]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_153_reg_34501[5]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_153_reg_34501[6]),
        .R(1'b0));
  FDRE \x_assign_153_reg_34501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_153_reg_34501[7]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_15_reg_32610[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_15_reg_32610[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_15_reg_32610[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_32610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_15_reg_32610[7]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_160_reg_34394[0]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_160_reg_34394[1]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_160_reg_34394[2]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_160_reg_34394[3]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_809),
        .Q(x_assign_160_reg_34394[4]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_160_reg_34394[5]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_160_reg_34394[6]),
        .R(1'b0));
  FDRE \x_assign_160_reg_34394_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_160_reg_34394[7]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_162_reg_34410[0]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_162_reg_34410[1]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_162_reg_34410[2]),
        .R(1'b0));
  FDRE \x_assign_162_reg_34410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_162_reg_34410[3]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_163_reg_34416[0]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_163_reg_34416[1]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_163_reg_34416[2]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_163_reg_34416[3]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_163_reg_34416[4]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_163_reg_34416[5]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_163_reg_34416[6]),
        .R(1'b0));
  FDRE \x_assign_163_reg_34416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_163_reg_34416[7]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_165_reg_34432[0]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_165_reg_34432[1]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_165_reg_34432[2]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_165_reg_34432[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_165_reg_34432[6]),
        .R(1'b0));
  FDRE \x_assign_165_reg_34432_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_165_reg_34432[7]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_16_reg_32483[0]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_16_reg_32483[1]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_16_reg_32483[2]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_16_reg_32483[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_654),
        .Q(x_assign_16_reg_32483[4]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q6[4]),
        .Q(x_assign_16_reg_32483[5]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_16_reg_32483[6]),
        .R(1'b0));
  FDRE \x_assign_16_reg_32483_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_16_reg_32483[7]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34739_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_172_reg_34739[0]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34739_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_172_reg_34739[1]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34739_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_172_reg_34739[2]),
        .R(1'b0));
  FDRE \x_assign_172_reg_34739_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_172_reg_34739[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_174_reg_34755[0]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_174_reg_34755[1]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_174_reg_34755[2]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_174_reg_34755[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_174_reg_34755[4]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_174_reg_34755[5]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_174_reg_34755[6]),
        .R(1'b0));
  FDRE \x_assign_174_reg_34755_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_174_reg_34755[7]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_175_reg_34761[0]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_175_reg_34761[1]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_175_reg_34761[2]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_175_reg_34761[3]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_175_reg_34761[6]),
        .R(1'b0));
  FDRE \x_assign_175_reg_34761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_175_reg_34761[7]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_177_reg_34777[0]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_177_reg_34777[1]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_177_reg_34777[2]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_177_reg_34777[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_177_reg_34777[4]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_177_reg_34777[5]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_177_reg_34777[6]),
        .R(1'b0));
  FDRE \x_assign_177_reg_34777_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_177_reg_34777[7]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_184_reg_34675[0]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_184_reg_34675[1]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_184_reg_34675[2]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_184_reg_34675[3]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_809),
        .Q(x_assign_184_reg_34675[4]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_184_reg_34675[5]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_184_reg_34675[6]),
        .R(1'b0));
  FDRE \x_assign_184_reg_34675_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_184_reg_34675[7]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_186_reg_34691[0]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_186_reg_34691[1]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_186_reg_34691[2]),
        .R(1'b0));
  FDRE \x_assign_186_reg_34691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_186_reg_34691[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_187_reg_34697[0]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_187_reg_34697[1]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_187_reg_34697[2]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_187_reg_34697[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_187_reg_34697[4]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_187_reg_34697[5]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_187_reg_34697[6]),
        .R(1'b0));
  FDRE \x_assign_187_reg_34697_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_187_reg_34697[7]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_189_reg_34713[0]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_189_reg_34713[1]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_189_reg_34713[2]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_189_reg_34713[3]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_189_reg_34713[6]),
        .R(1'b0));
  FDRE \x_assign_189_reg_34713_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_189_reg_34713[7]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_18_reg_32525[0]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_18_reg_32525[1]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_18_reg_32525[2]),
        .R(1'b0));
  FDRE \x_assign_18_reg_32525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_18_reg_32525[3]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_196_reg_35015[0]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_196_reg_35015[1]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_196_reg_35015[2]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_196_reg_35015[3]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_196_reg_35015[6]),
        .R(1'b0));
  FDRE \x_assign_196_reg_35015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_196_reg_35015[7]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_198_reg_35071[0]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_198_reg_35071[1]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_198_reg_35071[2]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_198_reg_35071[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_794),
        .Q(x_assign_198_reg_35071[4]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_198_reg_35071[5]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_198_reg_35071[6]),
        .R(1'b0));
  FDRE \x_assign_198_reg_35071_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_198_reg_35071[7]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_199_reg_35077[0]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_199_reg_35077[1]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_199_reg_35077[2]),
        .R(1'b0));
  FDRE \x_assign_199_reg_35077_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_199_reg_35077[3]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_19_reg_32567[0]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32567_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_19_reg_32567[1]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32567_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_19_reg_32567[2]),
        .R(1'b0));
  FDRE \x_assign_19_reg_32567_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_19_reg_32567[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_1_reg_32259[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_1_reg_32259[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_1_reg_32259[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_1_reg_32259[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_57),
        .Q(x_assign_1_reg_32259[4]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_1_reg_32259[5]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_1_reg_32259[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_32259_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_1_reg_32259[7]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_201_reg_35093[0]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_201_reg_35093[1]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_201_reg_35093[2]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_201_reg_35093[3]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_57),
        .Q(x_assign_201_reg_35093[4]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_201_reg_35093[5]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_201_reg_35093[6]),
        .R(1'b0));
  FDRE \x_assign_201_reg_35093_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_201_reg_35093[7]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_208_reg_34936[0]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_208_reg_34936[1]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_208_reg_34936[2]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_208_reg_34936[3]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_809),
        .Q(x_assign_208_reg_34936[4]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_208_reg_34936[5]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_208_reg_34936[6]),
        .R(1'b0));
  FDRE \x_assign_208_reg_34936_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_208_reg_34936[7]),
        .R(1'b0));
  FDRE \x_assign_210_reg_34952_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_210_reg_34952[0]),
        .R(1'b0));
  FDRE \x_assign_210_reg_34952_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_210_reg_34952[1]),
        .R(1'b0));
  FDRE \x_assign_210_reg_34952_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_210_reg_34952[2]),
        .R(1'b0));
  FDRE \x_assign_210_reg_34952_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_210_reg_34952[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_211_reg_34958[0]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_211_reg_34958[1]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_211_reg_34958[2]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_211_reg_34958[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_211_reg_34958[4]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_211_reg_34958[5]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_211_reg_34958[6]),
        .R(1'b0));
  FDRE \x_assign_211_reg_34958_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_211_reg_34958[7]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_213_reg_34974[0]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_213_reg_34974[1]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_213_reg_34974[2]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_213_reg_34974[3]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_213_reg_34974[6]),
        .R(1'b0));
  FDRE \x_assign_213_reg_34974_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_213_reg_34974[7]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35119_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_216_reg_35119[1]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35119_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_216_reg_35119[2]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35119_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_216_reg_35119[3]),
        .R(1'b0));
  FDRE \x_assign_216_reg_35119_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_216_reg_35119[7]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_217_reg_35125[1]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_217_reg_35125[2]),
        .R(1'b0));
  FDRE \x_assign_217_reg_35125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_217_reg_35125[3]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_218_reg_35141[0]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_218_reg_35141[1]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_218_reg_35141[2]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_218_reg_35141[3]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_218_reg_35141[4]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_218_reg_35141[5]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_218_reg_35141[6]),
        .R(1'b0));
  FDRE \x_assign_218_reg_35141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_218_reg_35141[7]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35157_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_219_reg_35157[1]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35157_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_219_reg_35157[2]),
        .R(1'b0));
  FDRE \x_assign_219_reg_35157_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_219_reg_35157[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_21_reg_32451[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_21_reg_32451[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_21_reg_32451[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_21_reg_32451[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q6[5]),
        .Q(x_assign_21_reg_32451[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_32451_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_21_reg_32451[7]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_220_reg_35391[0]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_220_reg_35391[1]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_220_reg_35391[2]),
        .R(1'b0));
  FDRE \x_assign_220_reg_35391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_220_reg_35391[3]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_222_reg_35407[0]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_222_reg_35407[1]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_222_reg_35407[2]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_222_reg_35407[3]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_222_reg_35407[4]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_222_reg_35407[5]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_222_reg_35407[6]),
        .R(1'b0));
  FDRE \x_assign_222_reg_35407_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_222_reg_35407[7]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_223_reg_35413[0]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_223_reg_35413[1]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_223_reg_35413[2]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_223_reg_35413[3]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_223_reg_35413[6]),
        .R(1'b0));
  FDRE \x_assign_223_reg_35413_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_223_reg_35413[7]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_225_reg_35429[0]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_225_reg_35429[1]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_225_reg_35429[2]),
        .R(1'b0));
  FDRE \x_assign_225_reg_35429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_225_reg_35429[3]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_232_reg_35267[0]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_232_reg_35267[1]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_232_reg_35267[2]),
        .R(1'b0));
  FDRE \x_assign_232_reg_35267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_232_reg_35267[3]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_234_reg_35283[0]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_234_reg_35283[1]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_234_reg_35283[2]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_234_reg_35283[3]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_234_reg_35283[4]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_234_reg_35283[5]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_234_reg_35283[6]),
        .R(1'b0));
  FDRE \x_assign_234_reg_35283_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_234_reg_35283[7]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_235_reg_35289[0]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_235_reg_35289[1]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_235_reg_35289[2]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_235_reg_35289[3]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_235_reg_35289[6]),
        .R(1'b0));
  FDRE \x_assign_235_reg_35289_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_235_reg_35289[7]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_237_reg_35305[0]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_237_reg_35305[1]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_237_reg_35305[2]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_237_reg_35305[3]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_303),
        .Q(x_assign_237_reg_35305[4]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_237_reg_35305[5]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_237_reg_35305[6]),
        .R(1'b0));
  FDRE \x_assign_237_reg_35305_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_237_reg_35305[7]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_240_reg_35455[0]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_240_reg_35455[1]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_240_reg_35455[2]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_240_reg_35455[3]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_240_reg_35455[4]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_240_reg_35455[5]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_240_reg_35455[6]),
        .R(1'b0));
  FDRE \x_assign_240_reg_35455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_240_reg_35455[7]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_241_reg_35461[1]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_241_reg_35461[2]),
        .R(1'b0));
  FDRE \x_assign_241_reg_35461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_241_reg_35461[3]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35477_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_242_reg_35477[1]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35477_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_242_reg_35477[2]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35477_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_242_reg_35477[3]),
        .R(1'b0));
  FDRE \x_assign_242_reg_35477_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_242_reg_35477[7]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_243_reg_35493[0]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_243_reg_35493[1]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_243_reg_35493[2]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_243_reg_35493[3]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_437),
        .Q(x_assign_243_reg_35493[4]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_243_reg_35493[5]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_243_reg_35493[6]),
        .R(1'b0));
  FDRE \x_assign_243_reg_35493_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_243_reg_35493[7]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_244_reg_35727[0]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_244_reg_35727[1]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_244_reg_35727[2]),
        .R(1'b0));
  FDRE \x_assign_244_reg_35727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_244_reg_35727[3]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_246_reg_35743[0]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_246_reg_35743[1]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_246_reg_35743[2]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_246_reg_35743[3]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_246_reg_35743[4]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_246_reg_35743[5]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_246_reg_35743[6]),
        .R(1'b0));
  FDRE \x_assign_246_reg_35743_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_246_reg_35743[7]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_247_reg_35749[0]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_247_reg_35749[1]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_247_reg_35749[2]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_247_reg_35749[3]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_247_reg_35749[6]),
        .R(1'b0));
  FDRE \x_assign_247_reg_35749_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_247_reg_35749[7]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_249_reg_35765[0]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_249_reg_35765[1]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_249_reg_35765[2]),
        .R(1'b0));
  FDRE \x_assign_249_reg_35765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_249_reg_35765[3]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_256_reg_35603[0]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_256_reg_35603[1]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_256_reg_35603[2]),
        .R(1'b0));
  FDRE \x_assign_256_reg_35603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_256_reg_35603[3]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_258_reg_35619[0]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_258_reg_35619[1]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_258_reg_35619[2]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_258_reg_35619[3]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_258_reg_35619[4]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_258_reg_35619[5]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_258_reg_35619[6]),
        .R(1'b0));
  FDRE \x_assign_258_reg_35619_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_258_reg_35619[7]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_259_reg_35625[0]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_259_reg_35625[1]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_259_reg_35625[2]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_259_reg_35625[3]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_259_reg_35625[6]),
        .R(1'b0));
  FDRE \x_assign_259_reg_35625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_259_reg_35625[7]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_261_reg_35641[0]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_261_reg_35641[1]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_261_reg_35641[2]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_261_reg_35641[3]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_261_reg_35641[4]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_261_reg_35641[5]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_261_reg_35641[6]),
        .R(1'b0));
  FDRE \x_assign_261_reg_35641_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_261_reg_35641[7]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_264_reg_35791[0]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_264_reg_35791[1]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_264_reg_35791[2]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_264_reg_35791[3]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_264_reg_35791[4]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_264_reg_35791[5]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_264_reg_35791[6]),
        .R(1'b0));
  FDRE \x_assign_264_reg_35791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_264_reg_35791[7]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_265_reg_35797[1]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_265_reg_35797[2]),
        .R(1'b0));
  FDRE \x_assign_265_reg_35797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_265_reg_35797[3]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35813_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_266_reg_35813[1]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35813_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_266_reg_35813[2]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35813_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_266_reg_35813[3]),
        .R(1'b0));
  FDRE \x_assign_266_reg_35813_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_266_reg_35813[7]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_267_reg_35829[0]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_267_reg_35829[1]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_267_reg_35829[2]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_267_reg_35829[3]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_437),
        .Q(x_assign_267_reg_35829[4]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_267_reg_35829[5]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_267_reg_35829[6]),
        .R(1'b0));
  FDRE \x_assign_267_reg_35829_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_267_reg_35829[7]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_268_reg_36063[0]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_268_reg_36063[1]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_268_reg_36063[2]),
        .R(1'b0));
  FDRE \x_assign_268_reg_36063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_268_reg_36063[3]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_270_reg_36079[0]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_270_reg_36079[1]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_270_reg_36079[2]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_270_reg_36079[3]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_270_reg_36079[4]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_270_reg_36079[5]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_270_reg_36079[6]),
        .R(1'b0));
  FDRE \x_assign_270_reg_36079_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_270_reg_36079[7]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_271_reg_36085[0]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_271_reg_36085[1]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_271_reg_36085[2]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_271_reg_36085[3]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_271_reg_36085[6]),
        .R(1'b0));
  FDRE \x_assign_271_reg_36085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_271_reg_36085[7]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_273_reg_36101[0]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_273_reg_36101[1]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_273_reg_36101[2]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_273_reg_36101[3]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_273_reg_36101[6]),
        .R(1'b0));
  FDRE \x_assign_273_reg_36101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_273_reg_36101[7]),
        .R(1'b0));
  FDRE \x_assign_280_reg_35939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_280_reg_35939[0]),
        .R(1'b0));
  FDRE \x_assign_280_reg_35939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_280_reg_35939[1]),
        .R(1'b0));
  FDRE \x_assign_280_reg_35939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_280_reg_35939[2]),
        .R(1'b0));
  FDRE \x_assign_280_reg_35939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_280_reg_35939[3]),
        .R(1'b0));
  FDRE \x_assign_280_reg_35939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_280_reg_35939[7]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_282_reg_35955[0]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_282_reg_35955[1]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_282_reg_35955[2]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_282_reg_35955[3]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_282_reg_35955[4]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_282_reg_35955[6]),
        .R(1'b0));
  FDRE \x_assign_282_reg_35955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_282_reg_35955[7]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_283_reg_35961[0]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_283_reg_35961[1]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_283_reg_35961[2]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_283_reg_35961[3]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_283_reg_35961[6]),
        .R(1'b0));
  FDRE \x_assign_283_reg_35961_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_283_reg_35961[7]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_285_reg_35977[0]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_285_reg_35977[1]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_285_reg_35977[2]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_285_reg_35977[3]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_285_reg_35977[4]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_285_reg_35977[6]),
        .R(1'b0));
  FDRE \x_assign_285_reg_35977_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_285_reg_35977[7]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_288_reg_36127[0]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_288_reg_36127[1]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_288_reg_36127[2]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_288_reg_36127[3]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_376),
        .Q(x_assign_288_reg_36127[4]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[4]),
        .Q(x_assign_288_reg_36127[5]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_288_reg_36127[6]),
        .R(1'b0));
  FDRE \x_assign_288_reg_36127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_288_reg_36127[7]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_289_reg_36133[1]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_289_reg_36133[2]),
        .R(1'b0));
  FDRE \x_assign_289_reg_36133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_289_reg_36133[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_28_reg_32891[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_28_reg_32891[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_28_reg_32891[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_28_reg_32891[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_28_reg_32891[6]),
        .R(1'b0));
  FDRE \x_assign_28_reg_32891_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_28_reg_32891[7]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36149_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_290_reg_36149[1]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36149_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_290_reg_36149[2]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36149_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_290_reg_36149[3]),
        .R(1'b0));
  FDRE \x_assign_290_reg_36149_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_290_reg_36149[7]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_291_reg_36165[1]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_291_reg_36165[2]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_291_reg_36165[3]),
        .R(1'b0));
  FDRE \x_assign_291_reg_36165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_291_reg_36165[7]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36368_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_292_reg_36368[0]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36368_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_292_reg_36368[1]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36368_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_443),
        .Q(x_assign_292_reg_36368[2]),
        .R(1'b0));
  FDRE \x_assign_292_reg_36368_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_442),
        .Q(x_assign_292_reg_36368[3]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_294_reg_36384[0]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_294_reg_36384[1]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_294_reg_36384[2]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_294_reg_36384[3]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_522),
        .Q(x_assign_294_reg_36384[4]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_294_reg_36384[5]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_294_reg_36384[6]),
        .R(1'b0));
  FDRE \x_assign_294_reg_36384_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_294_reg_36384[7]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_295_reg_36390[0]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_295_reg_36390[1]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_295_reg_36390[2]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_295_reg_36390[3]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_295_reg_36390[6]),
        .R(1'b0));
  FDRE \x_assign_295_reg_36390_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_295_reg_36390[7]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[7]),
        .Q(x_assign_297_reg_36406[0]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[0]),
        .Q(x_assign_297_reg_36406[1]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_366),
        .Q(x_assign_297_reg_36406[2]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_365),
        .Q(x_assign_297_reg_36406[3]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[5]),
        .Q(x_assign_297_reg_36406[6]),
        .R(1'b0));
  FDRE \x_assign_297_reg_36406_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q1[6]),
        .Q(x_assign_297_reg_36406[7]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_2_reg_32171[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_2_reg_32171[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_32171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_2_reg_32171[3]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_306_reg_36280[0]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_306_reg_36280[1]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_528),
        .Q(x_assign_306_reg_36280[2]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_527),
        .Q(x_assign_306_reg_36280[3]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_306_reg_36280[6]),
        .R(1'b0));
  FDRE \x_assign_306_reg_36280_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_306_reg_36280[7]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_307_reg_36286[0]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_307_reg_36286[1]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_158),
        .Q(x_assign_307_reg_36286[2]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_157),
        .Q(x_assign_307_reg_36286[3]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_307_reg_36286[6]),
        .R(1'b0));
  FDRE \x_assign_307_reg_36286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_307_reg_36286[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_30_reg_32903[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_30_reg_32903[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_30_reg_32903[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_30_reg_32903[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_57),
        .Q(x_assign_30_reg_32903[4]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_30_reg_32903[5]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_30_reg_32903[6]),
        .R(1'b0));
  FDRE \x_assign_30_reg_32903_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_30_reg_32903[7]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_31_reg_32909[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_31_reg_32909[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_31_reg_32909[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_32909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_31_reg_32909[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_33_reg_32921[0]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_33_reg_32921[1]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_33_reg_32921[2]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_33_reg_32921[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_677),
        .Q(x_assign_33_reg_32921[4]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q6[4]),
        .Q(x_assign_33_reg_32921[5]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q6[5]),
        .Q(x_assign_33_reg_32921[6]),
        .R(1'b0));
  FDRE \x_assign_33_reg_32921_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_33_reg_32921[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[7]),
        .Q(x_assign_3_reg_32326[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_3_reg_32326[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_3_reg_32326[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_3_reg_32326[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_654),
        .Q(x_assign_3_reg_32326[4]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[4]),
        .Q(x_assign_3_reg_32326[5]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[5]),
        .Q(x_assign_3_reg_32326[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_32326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q6[6]),
        .Q(x_assign_3_reg_32326[7]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_40_reg_32767[0]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_40_reg_32767[1]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_40_reg_32767[2]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_40_reg_32767[3]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_809),
        .Q(x_assign_40_reg_32767[4]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_40_reg_32767[5]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_40_reg_32767[6]),
        .R(1'b0));
  FDRE \x_assign_40_reg_32767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_40_reg_32767[7]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32783_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_42_reg_32783[0]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32783_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_42_reg_32783[1]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_42_reg_32783[2]),
        .R(1'b0));
  FDRE \x_assign_42_reg_32783_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_42_reg_32783[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_43_reg_32789[0]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_43_reg_32789[1]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_43_reg_32789[2]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_43_reg_32789[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_43_reg_32789[4]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_43_reg_32789[5]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_43_reg_32789[6]),
        .R(1'b0));
  FDRE \x_assign_43_reg_32789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_43_reg_32789[7]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_45_reg_32805[0]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_45_reg_32805[1]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_45_reg_32805[2]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_45_reg_32805[3]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_45_reg_32805[6]),
        .R(1'b0));
  FDRE \x_assign_45_reg_32805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_45_reg_32805[7]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_48_reg_32939[1]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_48_reg_32939[2]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_48_reg_32939[3]),
        .R(1'b0));
  FDRE \x_assign_48_reg_32939_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_48_reg_32939[7]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_49_reg_32945[1]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_49_reg_32945[2]),
        .R(1'b0));
  FDRE \x_assign_49_reg_32945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_49_reg_32945[3]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_50_reg_32957[0]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_50_reg_32957[1]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_50_reg_32957[2]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_50_reg_32957[3]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_303),
        .Q(x_assign_50_reg_32957[4]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_50_reg_32957[5]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_50_reg_32957[6]),
        .R(1'b0));
  FDRE \x_assign_50_reg_32957_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_50_reg_32957[7]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32969_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_51_reg_32969[1]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32969_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_51_reg_32969[2]),
        .R(1'b0));
  FDRE \x_assign_51_reg_32969_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_51_reg_32969[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_52_reg_33195[0]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_52_reg_33195[1]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_52_reg_33195[2]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_52_reg_33195[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_52_reg_33195[6]),
        .R(1'b0));
  FDRE \x_assign_52_reg_33195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_52_reg_33195[7]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_54_reg_33211[0]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_54_reg_33211[1]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_54_reg_33211[2]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_54_reg_33211[3]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_794),
        .Q(x_assign_54_reg_33211[4]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_54_reg_33211[5]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_54_reg_33211[6]),
        .R(1'b0));
  FDRE \x_assign_54_reg_33211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_54_reg_33211[7]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_55_reg_33217[0]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_55_reg_33217[1]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_55_reg_33217[2]),
        .R(1'b0));
  FDRE \x_assign_55_reg_33217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_55_reg_33217[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_57_reg_33233[0]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_57_reg_33233[1]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_57_reg_33233[2]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_57_reg_33233[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_57),
        .Q(x_assign_57_reg_33233[4]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_57_reg_33233[5]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_57_reg_33233[6]),
        .R(1'b0));
  FDRE \x_assign_57_reg_33233_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_57_reg_33233[7]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_5_reg_32357[0]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_5_reg_32357[1]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_5_reg_32357[2]),
        .R(1'b0));
  FDRE \x_assign_5_reg_32357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_5_reg_32357[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_64_reg_33071[0]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_64_reg_33071[1]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_64_reg_33071[2]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_64_reg_33071[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_484),
        .Q(x_assign_64_reg_33071[4]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_64_reg_33071[5]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_64_reg_33071[6]),
        .R(1'b0));
  FDRE \x_assign_64_reg_33071_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_64_reg_33071[7]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_66_reg_33087[0]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_66_reg_33087[1]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_66_reg_33087[2]),
        .R(1'b0));
  FDRE \x_assign_66_reg_33087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_66_reg_33087[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_67_reg_33093[0]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_67_reg_33093[1]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_67_reg_33093[2]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_67_reg_33093[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_285),
        .Q(x_assign_67_reg_33093[4]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_67_reg_33093[5]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_67_reg_33093[6]),
        .R(1'b0));
  FDRE \x_assign_67_reg_33093_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_67_reg_33093[7]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_69_reg_33109[0]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_69_reg_33109[1]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_69_reg_33109[2]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_69_reg_33109[3]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_69_reg_33109[6]),
        .R(1'b0));
  FDRE \x_assign_69_reg_33109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_69_reg_33109[7]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q6[0]),
        .Q(x_assign_6_reg_32233[1]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_783),
        .Q(x_assign_6_reg_32233[2]),
        .R(1'b0));
  FDRE \x_assign_6_reg_32233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_782),
        .Q(x_assign_6_reg_32233[3]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33259_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_72_reg_33259[1]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33259_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_72_reg_33259[2]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33259_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_72_reg_33259[3]),
        .R(1'b0));
  FDRE \x_assign_72_reg_33259_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_72_reg_33259[7]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33265_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_73_reg_33265[1]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_73_reg_33265[2]),
        .R(1'b0));
  FDRE \x_assign_73_reg_33265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_73_reg_33265[3]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_74_reg_33281[0]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_74_reg_33281[1]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_74_reg_33281[2]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_74_reg_33281[3]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_74_reg_33281[4]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_74_reg_33281[5]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_74_reg_33281[6]),
        .R(1'b0));
  FDRE \x_assign_74_reg_33281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_74_reg_33281[7]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33297_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_75_reg_33297[1]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33297_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_75_reg_33297[2]),
        .R(1'b0));
  FDRE \x_assign_75_reg_33297_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_75_reg_33297[3]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_76_reg_33531[0]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_76_reg_33531[1]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_804),
        .Q(x_assign_76_reg_33531[2]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_803),
        .Q(x_assign_76_reg_33531[3]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_76_reg_33531[6]),
        .R(1'b0));
  FDRE \x_assign_76_reg_33531_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_76_reg_33531[7]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_78_reg_33547[0]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_78_reg_33547[1]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_561),
        .Q(x_assign_78_reg_33547[2]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_560),
        .Q(x_assign_78_reg_33547[3]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_794),
        .Q(x_assign_78_reg_33547[4]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_78_reg_33547[5]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_78_reg_33547[6]),
        .R(1'b0));
  FDRE \x_assign_78_reg_33547_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_78_reg_33547[7]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_79_reg_33553[0]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_79_reg_33553[1]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_768),
        .Q(x_assign_79_reg_33553[2]),
        .R(1'b0));
  FDRE \x_assign_79_reg_33553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_767),
        .Q(x_assign_79_reg_33553[3]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_81_reg_33569[0]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_81_reg_33569[1]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_601),
        .Q(x_assign_81_reg_33569[2]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_600),
        .Q(x_assign_81_reg_33569[3]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_57),
        .Q(x_assign_81_reg_33569[4]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_81_reg_33569[5]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_81_reg_33569[6]),
        .R(1'b0));
  FDRE \x_assign_81_reg_33569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_81_reg_33569[7]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_88_reg_33407[0]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_88_reg_33407[1]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_88_reg_33407[2]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_88_reg_33407[3]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_484),
        .Q(x_assign_88_reg_33407[4]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_88_reg_33407[5]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_88_reg_33407[6]),
        .R(1'b0));
  FDRE \x_assign_88_reg_33407_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_88_reg_33407[7]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_90_reg_33423[0]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33423_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_90_reg_33423[1]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33423_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_90_reg_33423[2]),
        .R(1'b0));
  FDRE \x_assign_90_reg_33423_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_90_reg_33423[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_91_reg_33429[0]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_91_reg_33429[1]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_91_reg_33429[2]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_91_reg_33429[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_285),
        .Q(x_assign_91_reg_33429[4]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_91_reg_33429[5]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_91_reg_33429[6]),
        .R(1'b0));
  FDRE \x_assign_91_reg_33429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_91_reg_33429[7]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_93_reg_33445[0]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_93_reg_33445[1]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_93_reg_33445[2]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_93_reg_33445[3]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_93_reg_33445[6]),
        .R(1'b0));
  FDRE \x_assign_93_reg_33445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_93_reg_33445[7]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_96_reg_33595[1]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_96_reg_33595[2]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_96_reg_33595[3]),
        .R(1'b0));
  FDRE \x_assign_96_reg_33595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_96_reg_33595[7]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_97_reg_33601[1]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_290),
        .Q(x_assign_97_reg_33601[2]),
        .R(1'b0));
  FDRE \x_assign_97_reg_33601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_289),
        .Q(x_assign_97_reg_33601[3]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_98_reg_33617[0]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_98_reg_33617[1]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_614),
        .Q(x_assign_98_reg_33617[2]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_613),
        .Q(x_assign_98_reg_33617[3]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_609),
        .Q(x_assign_98_reg_33617[4]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_98_reg_33617[5]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_98_reg_33617[6]),
        .R(1'b0));
  FDRE \x_assign_98_reg_33617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_98_reg_33617[7]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_99_reg_33633[1]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_490),
        .Q(x_assign_99_reg_33633[2]),
        .R(1'b0));
  FDRE \x_assign_99_reg_33633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_489),
        .Q(x_assign_99_reg_33633[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[7]),
        .Q(x_assign_9_reg_32295[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_9_reg_32295[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_9_reg_32295[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_9_reg_32295[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_677),
        .Q(x_assign_9_reg_32295[4]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[4]),
        .Q(x_assign_9_reg_32295[5]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[5]),
        .Q(x_assign_9_reg_32295[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_32295_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_9_reg_32295[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[0]),
        .Q(x_assign_s_reg_32202[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_736),
        .Q(x_assign_s_reg_32202[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_735),
        .Q(x_assign_s_reg_32202[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_32202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q6[6]),
        .Q(x_assign_s_reg_32202[7]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[0]),
        .Q(xor_ln124_100_reg_33160[0]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[1]),
        .Q(xor_ln124_100_reg_33160[1]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[2]),
        .Q(xor_ln124_100_reg_33160[2]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[3]),
        .Q(xor_ln124_100_reg_33160[3]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[4]),
        .Q(xor_ln124_100_reg_33160[4]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[5]),
        .Q(xor_ln124_100_reg_33160[5]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[6]),
        .Q(xor_ln124_100_reg_33160[6]),
        .R(1'b0));
  FDRE \xor_ln124_100_reg_33160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_100_fu_8188_p2[7]),
        .Q(xor_ln124_100_reg_33160[7]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[0]),
        .Q(xor_ln124_101_reg_33165[0]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[1]),
        .Q(xor_ln124_101_reg_33165[1]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[2]),
        .Q(xor_ln124_101_reg_33165[2]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[3]),
        .Q(xor_ln124_101_reg_33165[3]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[4]),
        .Q(xor_ln124_101_reg_33165[4]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[5]),
        .Q(xor_ln124_101_reg_33165[5]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[6]),
        .Q(xor_ln124_101_reg_33165[6]),
        .R(1'b0));
  FDRE \xor_ln124_101_reg_33165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_101_fu_8215_p2[7]),
        .Q(xor_ln124_101_reg_33165[7]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[0]),
        .Q(xor_ln124_102_reg_33170[0]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[1]),
        .Q(xor_ln124_102_reg_33170[1]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[2]),
        .Q(xor_ln124_102_reg_33170[2]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[3]),
        .Q(xor_ln124_102_reg_33170[3]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[4]),
        .Q(xor_ln124_102_reg_33170[4]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[5]),
        .Q(xor_ln124_102_reg_33170[5]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[6]),
        .Q(xor_ln124_102_reg_33170[6]),
        .R(1'b0));
  FDRE \xor_ln124_102_reg_33170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_102_fu_8242_p2[7]),
        .Q(xor_ln124_102_reg_33170[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[1]_i_1 
       (.I0(\reg_2469_reg_n_0_[1] ),
        .I1(xor_ln124_43_reg_32678[1]),
        .I2(x_assign_55_reg_33217[1]),
        .I3(\xor_ln124_107_reg_33343[1]_i_2_n_0 ),
        .I4(x_assign_52_reg_33195[7]),
        .I5(or_ln134_36_fu_9074_p3[1]),
        .O(xor_ln124_107_fu_9290_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[1]_i_2 
       (.I0(reg_2462[1]),
        .I1(x_assign_54_reg_33211[1]),
        .I2(or_ln134_47_fu_9244_p3[1]),
        .I3(x_assign_74_reg_33281[0]),
        .I4(x_assign_72_reg_33259[1]),
        .I5(x_assign_74_reg_33281[1]),
        .O(\xor_ln124_107_reg_33343[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[2]_i_1 
       (.I0(\reg_2469_reg_n_0_[2] ),
        .I1(xor_ln124_43_reg_32678[2]),
        .I2(x_assign_55_reg_33217[2]),
        .I3(\xor_ln124_107_reg_33343[2]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[2]),
        .I5(or_ln134_36_fu_9074_p3[2]),
        .O(xor_ln124_107_fu_9290_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[2]_i_2 
       (.I0(reg_2462[2]),
        .I1(x_assign_54_reg_33211[2]),
        .I2(or_ln134_47_fu_9244_p3[2]),
        .I3(or_ln134_48_fu_9250_p3[2]),
        .I4(x_assign_72_reg_33259[2]),
        .I5(x_assign_74_reg_33281[2]),
        .O(\xor_ln124_107_reg_33343[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[3]_i_1 
       (.I0(\reg_2469_reg_n_0_[3] ),
        .I1(xor_ln124_43_reg_32678[3]),
        .I2(x_assign_55_reg_33217[3]),
        .I3(\xor_ln124_107_reg_33343[3]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[3]),
        .I5(or_ln134_36_fu_9074_p3[3]),
        .O(xor_ln124_107_fu_9290_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[3]_i_2 
       (.I0(reg_2462[3]),
        .I1(x_assign_54_reg_33211[3]),
        .I2(or_ln134_47_fu_9244_p3[3]),
        .I3(or_ln134_48_fu_9250_p3[3]),
        .I4(x_assign_72_reg_33259[3]),
        .I5(x_assign_74_reg_33281[3]),
        .O(\xor_ln124_107_reg_33343[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[5]_i_1 
       (.I0(\reg_2469_reg_n_0_[5] ),
        .I1(xor_ln124_43_reg_32678[5]),
        .I2(or_ln134_36_fu_9074_p3[7]),
        .I3(\xor_ln124_107_reg_33343[5]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[5]),
        .I5(or_ln134_36_fu_9074_p3[5]),
        .O(xor_ln124_107_fu_9290_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[5]_i_2 
       (.I0(reg_2462[5]),
        .I1(x_assign_54_reg_33211[5]),
        .I2(or_ln134_47_fu_9244_p3[5]),
        .I3(x_assign_74_reg_33281[4]),
        .I4(or_ln134_50_fu_9262_p3[6]),
        .I5(x_assign_74_reg_33281[5]),
        .O(\xor_ln124_107_reg_33343[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[7]_i_1 
       (.I0(\reg_2469_reg_n_0_[7] ),
        .I1(xor_ln124_43_reg_32678[7]),
        .I2(or_ln134_36_fu_9074_p3[1]),
        .I3(\xor_ln124_107_reg_33343[7]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[7]),
        .I5(or_ln134_36_fu_9074_p3[7]),
        .O(xor_ln124_107_fu_9290_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[7]_i_2 
       (.I0(reg_2462[7]),
        .I1(x_assign_54_reg_33211[7]),
        .I2(or_ln134_47_fu_9244_p3[7]),
        .I3(x_assign_74_reg_33281[6]),
        .I4(x_assign_72_reg_33259[7]),
        .I5(x_assign_74_reg_33281[7]),
        .O(\xor_ln124_107_reg_33343[7]_i_2_n_0 ));
  FDRE \xor_ln124_107_reg_33343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[0]),
        .Q(xor_ln124_107_reg_33343[0]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[1]),
        .Q(xor_ln124_107_reg_33343[1]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[2]),
        .Q(xor_ln124_107_reg_33343[2]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[3]),
        .Q(xor_ln124_107_reg_33343[3]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[4]),
        .Q(xor_ln124_107_reg_33343[4]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[5]),
        .Q(xor_ln124_107_reg_33343[5]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[6]),
        .Q(xor_ln124_107_reg_33343[6]),
        .R(1'b0));
  FDRE \xor_ln124_107_reg_33343_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_107_fu_9290_p2[7]),
        .Q(xor_ln124_107_reg_33343[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[0]_i_1 
       (.I0(xor_ln124_44_reg_32684[0]),
        .I1(\reg_2446_reg_n_0_[0] ),
        .I2(x_assign_55_reg_33217[0]),
        .I3(\xor_ln124_108_reg_33348[0]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[6]),
        .I5(x_assign_54_reg_33211[6]),
        .O(xor_ln124_108_fu_9318_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[0]_i_2 
       (.I0(reg_2486[0]),
        .I1(x_assign_54_reg_33211[0]),
        .I2(or_ln134_47_fu_9244_p3[1]),
        .I3(or_ln134_49_fu_9256_p3[1]),
        .I4(or_ln134_47_fu_9244_p3[0]),
        .I5(x_assign_74_reg_33281[7]),
        .O(\xor_ln124_108_reg_33348[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[4]_i_1 
       (.I0(xor_ln124_44_reg_32684[4]),
        .I1(\reg_2446_reg_n_0_[4] ),
        .I2(or_ln134_36_fu_9074_p3[6]),
        .I3(\xor_ln124_108_reg_33348[4]_i_2_n_0 ),
        .I4(or_ln134_37_fu_9080_p3[4]),
        .I5(or_ln134_38_fu_9086_p3[4]),
        .O(xor_ln124_108_fu_9318_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[4]_i_2 
       (.I0(reg_2486[4]),
        .I1(x_assign_54_reg_33211[4]),
        .I2(or_ln134_47_fu_9244_p3[5]),
        .I3(or_ln134_49_fu_9256_p3[5]),
        .I4(or_ln134_47_fu_9244_p3[4]),
        .I5(or_ln134_48_fu_9250_p3[4]),
        .O(\xor_ln124_108_reg_33348[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[5]_i_1 
       (.I0(xor_ln124_44_reg_32684[5]),
        .I1(\reg_2446_reg_n_0_[5] ),
        .I2(or_ln134_36_fu_9074_p3[7]),
        .I3(\xor_ln124_108_reg_33348[5]_i_2_n_0 ),
        .I4(or_ln134_37_fu_9080_p3[5]),
        .I5(or_ln134_38_fu_9086_p3[5]),
        .O(xor_ln124_108_fu_9318_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[5]_i_2 
       (.I0(reg_2486[5]),
        .I1(x_assign_54_reg_33211[5]),
        .I2(or_ln134_47_fu_9244_p3[6]),
        .I3(or_ln134_49_fu_9256_p3[6]),
        .I4(or_ln134_47_fu_9244_p3[5]),
        .I5(x_assign_74_reg_33281[4]),
        .O(\xor_ln124_108_reg_33348[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[6]_i_1 
       (.I0(xor_ln124_44_reg_32684[6]),
        .I1(\reg_2446_reg_n_0_[6] ),
        .I2(or_ln134_36_fu_9074_p3[0]),
        .I3(\xor_ln124_108_reg_33348[6]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[4]),
        .I5(x_assign_54_reg_33211[4]),
        .O(xor_ln124_108_fu_9318_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[6]_i_2 
       (.I0(reg_2486[6]),
        .I1(x_assign_54_reg_33211[6]),
        .I2(or_ln134_47_fu_9244_p3[7]),
        .I3(or_ln134_49_fu_9256_p3[7]),
        .I4(or_ln134_47_fu_9244_p3[6]),
        .I5(x_assign_74_reg_33281[5]),
        .O(\xor_ln124_108_reg_33348[6]_i_2_n_0 ));
  FDRE \xor_ln124_108_reg_33348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[0]),
        .Q(xor_ln124_108_reg_33348[0]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[1]),
        .Q(xor_ln124_108_reg_33348[1]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[2]),
        .Q(xor_ln124_108_reg_33348[2]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[3]),
        .Q(xor_ln124_108_reg_33348[3]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[4]),
        .Q(xor_ln124_108_reg_33348[4]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[5]),
        .Q(xor_ln124_108_reg_33348[5]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[6]),
        .Q(xor_ln124_108_reg_33348[6]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_33348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_9318_p2[7]),
        .Q(xor_ln124_108_reg_33348[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[0]_i_1 
       (.I0(xor_ln124_45_reg_32690[0]),
        .I1(reg_2493[0]),
        .I2(x_assign_52_reg_33195[0]),
        .I3(\xor_ln124_109_reg_33353[0]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[0] ),
        .I5(x_assign_57_reg_33233[0]),
        .O(xor_ln124_109_fu_9346_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[0]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[0]),
        .I1(x_assign_52_reg_33195[6]),
        .I2(x_assign_72_reg_33259[7]),
        .I3(or_ln134_49_fu_9256_p3[0]),
        .I4(or_ln134_50_fu_9262_p3[1]),
        .I5(x_assign_74_reg_33281[0]),
        .O(\xor_ln124_109_reg_33353[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[3]_i_1 
       (.I0(xor_ln124_45_reg_32690[3]),
        .I1(reg_2493[3]),
        .I2(x_assign_52_reg_33195[3]),
        .I3(\xor_ln124_109_reg_33353[3]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[3] ),
        .I5(x_assign_57_reg_33233[3]),
        .O(xor_ln124_109_fu_9346_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[3]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[3]),
        .I1(or_ln134_35_fu_9068_p3[3]),
        .I2(or_ln134_50_fu_9262_p3[3]),
        .I3(or_ln134_49_fu_9256_p3[3]),
        .I4(x_assign_72_reg_33259[3]),
        .I5(x_assign_74_reg_33281[3]),
        .O(\xor_ln124_109_reg_33353[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[6]_i_1 
       (.I0(xor_ln124_45_reg_32690[6]),
        .I1(reg_2493[6]),
        .I2(x_assign_52_reg_33195[6]),
        .I3(\xor_ln124_109_reg_33353[6]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[6] ),
        .I5(x_assign_57_reg_33233[6]),
        .O(xor_ln124_109_fu_9346_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[6]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[6]),
        .I1(or_ln134_35_fu_9068_p3[6]),
        .I2(or_ln134_50_fu_9262_p3[6]),
        .I3(or_ln134_49_fu_9256_p3[6]),
        .I4(or_ln134_50_fu_9262_p3[7]),
        .I5(x_assign_74_reg_33281[6]),
        .O(\xor_ln124_109_reg_33353[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[7]_i_1 
       (.I0(xor_ln124_45_reg_32690[7]),
        .I1(reg_2493[7]),
        .I2(x_assign_52_reg_33195[7]),
        .I3(\xor_ln124_109_reg_33353[7]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[7] ),
        .I5(x_assign_57_reg_33233[7]),
        .O(xor_ln124_109_fu_9346_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[7]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[7]),
        .I1(or_ln134_35_fu_9068_p3[7]),
        .I2(or_ln134_50_fu_9262_p3[7]),
        .I3(or_ln134_49_fu_9256_p3[7]),
        .I4(x_assign_72_reg_33259[7]),
        .I5(x_assign_74_reg_33281[7]),
        .O(\xor_ln124_109_reg_33353[7]_i_2_n_0 ));
  FDRE \xor_ln124_109_reg_33353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[0]),
        .Q(xor_ln124_109_reg_33353[0]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[1]),
        .Q(xor_ln124_109_reg_33353[1]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[2]),
        .Q(xor_ln124_109_reg_33353[2]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[3]),
        .Q(xor_ln124_109_reg_33353[3]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[4]),
        .Q(xor_ln124_109_reg_33353[4]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[5]),
        .Q(xor_ln124_109_reg_33353[5]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[6]),
        .Q(xor_ln124_109_reg_33353[6]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_33353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_9346_p2[7]),
        .Q(xor_ln124_109_reg_33353[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[1]_i_1 
       (.I0(xor_ln124_46_reg_32696[1]),
        .I1(\reg_2454_reg_n_0_[1] ),
        .I2(x_assign_57_reg_33233[7]),
        .I3(\xor_ln124_110_reg_33358[1]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[1]),
        .I5(x_assign_52_reg_33195[1]),
        .O(xor_ln124_110_fu_9374_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[1]_i_2 
       (.I0(reg_2499[1]),
        .I1(x_assign_54_reg_33211[7]),
        .I2(x_assign_73_reg_33265[1]),
        .I3(x_assign_75_reg_33297[1]),
        .I4(or_ln134_50_fu_9262_p3[1]),
        .I5(or_ln134_49_fu_9256_p3[1]),
        .O(\xor_ln124_110_reg_33358[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[2]_i_1 
       (.I0(xor_ln124_46_reg_32696[2]),
        .I1(\reg_2454_reg_n_0_[2] ),
        .I2(or_ln134_37_fu_9080_p3[2]),
        .I3(\xor_ln124_110_reg_33358[2]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[2]),
        .I5(x_assign_52_reg_33195[2]),
        .O(xor_ln124_110_fu_9374_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[2]_i_2 
       (.I0(reg_2499[2]),
        .I1(or_ln134_38_fu_9086_p3[2]),
        .I2(x_assign_73_reg_33265[2]),
        .I3(x_assign_75_reg_33297[2]),
        .I4(or_ln134_50_fu_9262_p3[2]),
        .I5(or_ln134_49_fu_9256_p3[2]),
        .O(\xor_ln124_110_reg_33358[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[4]_i_1 
       (.I0(xor_ln124_46_reg_32696[4]),
        .I1(\reg_2454_reg_n_0_[4] ),
        .I2(or_ln134_37_fu_9080_p3[4]),
        .I3(\xor_ln124_110_reg_33358[4]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[4]),
        .I5(or_ln134_35_fu_9068_p3[6]),
        .O(xor_ln124_110_fu_9374_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[4]_i_2 
       (.I0(reg_2499[4]),
        .I1(or_ln134_38_fu_9086_p3[4]),
        .I2(or_ln134_47_fu_9244_p3[5]),
        .I3(or_ln134_49_fu_9256_p3[5]),
        .I4(or_ln134_50_fu_9262_p3[4]),
        .I5(or_ln134_49_fu_9256_p3[4]),
        .O(\xor_ln124_110_reg_33358[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[5]_i_1 
       (.I0(xor_ln124_46_reg_32696[5]),
        .I1(\reg_2454_reg_n_0_[5] ),
        .I2(or_ln134_37_fu_9080_p3[5]),
        .I3(\xor_ln124_110_reg_33358[5]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[5]),
        .I5(or_ln134_35_fu_9068_p3[7]),
        .O(xor_ln124_110_fu_9374_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[5]_i_2 
       (.I0(reg_2499[5]),
        .I1(or_ln134_38_fu_9086_p3[5]),
        .I2(or_ln134_47_fu_9244_p3[6]),
        .I3(or_ln134_49_fu_9256_p3[6]),
        .I4(or_ln134_50_fu_9262_p3[5]),
        .I5(or_ln134_49_fu_9256_p3[5]),
        .O(\xor_ln124_110_reg_33358[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[6]_i_1 
       (.I0(xor_ln124_46_reg_32696[6]),
        .I1(\reg_2454_reg_n_0_[6] ),
        .I2(x_assign_57_reg_33233[4]),
        .I3(\xor_ln124_110_reg_33358[6]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[6]),
        .I5(x_assign_52_reg_33195[6]),
        .O(xor_ln124_110_fu_9374_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[6]_i_2 
       (.I0(reg_2499[6]),
        .I1(x_assign_54_reg_33211[4]),
        .I2(or_ln134_47_fu_9244_p3[7]),
        .I3(or_ln134_49_fu_9256_p3[7]),
        .I4(or_ln134_50_fu_9262_p3[6]),
        .I5(or_ln134_49_fu_9256_p3[6]),
        .O(\xor_ln124_110_reg_33358[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[7]_i_1 
       (.I0(xor_ln124_46_reg_32696[7]),
        .I1(\reg_2454_reg_n_0_[7] ),
        .I2(x_assign_57_reg_33233[5]),
        .I3(\xor_ln124_110_reg_33358[7]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_52_reg_33195[7]),
        .O(xor_ln124_110_fu_9374_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[7]_i_2 
       (.I0(reg_2499[7]),
        .I1(x_assign_54_reg_33211[5]),
        .I2(or_ln134_47_fu_9244_p3[0]),
        .I3(or_ln134_49_fu_9256_p3[0]),
        .I4(or_ln134_50_fu_9262_p3[7]),
        .I5(or_ln134_49_fu_9256_p3[7]),
        .O(\xor_ln124_110_reg_33358[7]_i_2_n_0 ));
  FDRE \xor_ln124_110_reg_33358_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[0]),
        .Q(xor_ln124_110_reg_33358[0]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[1]),
        .Q(xor_ln124_110_reg_33358[1]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[2]),
        .Q(xor_ln124_110_reg_33358[2]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[3]),
        .Q(xor_ln124_110_reg_33358[3]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[4]),
        .Q(xor_ln124_110_reg_33358[4]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[5]),
        .Q(xor_ln124_110_reg_33358[5]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[6]),
        .Q(xor_ln124_110_reg_33358[6]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_33358_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_9374_p2[7]),
        .Q(xor_ln124_110_reg_33358[7]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[0]),
        .Q(xor_ln124_11_reg_32414[0]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[1]),
        .Q(xor_ln124_11_reg_32414[1]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[2]),
        .Q(xor_ln124_11_reg_32414[2]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[3]),
        .Q(xor_ln124_11_reg_32414[3]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[4]),
        .Q(xor_ln124_11_reg_32414[4]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[5]),
        .Q(xor_ln124_11_reg_32414[5]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[6]),
        .Q(xor_ln124_11_reg_32414[6]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_32414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3448_p2[7]),
        .Q(xor_ln124_11_reg_32414[7]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[0]),
        .Q(xor_ln124_123_reg_33719[0]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[1]),
        .Q(xor_ln124_123_reg_33719[1]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[2]),
        .Q(xor_ln124_123_reg_33719[2]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[3]),
        .Q(xor_ln124_123_reg_33719[3]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[4]),
        .Q(xor_ln124_123_reg_33719[4]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[5]),
        .Q(xor_ln124_123_reg_33719[5]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[6]),
        .Q(xor_ln124_123_reg_33719[6]),
        .R(1'b0));
  FDRE \xor_ln124_123_reg_33719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_123_fu_12055_p2[7]),
        .Q(xor_ln124_123_reg_33719[7]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[0]),
        .Q(xor_ln124_1248_reg_36322[0]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[1]),
        .Q(xor_ln124_1248_reg_36322[1]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[2]),
        .Q(xor_ln124_1248_reg_36322[2]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[3]),
        .Q(xor_ln124_1248_reg_36322[3]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[4]),
        .Q(xor_ln124_1248_reg_36322[4]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[5]),
        .Q(xor_ln124_1248_reg_36322[5]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[6]),
        .Q(xor_ln124_1248_reg_36322[6]),
        .R(1'b0));
  FDRE \xor_ln124_1248_reg_36322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_1248_fu_30819_p2[7]),
        .Q(xor_ln124_1248_reg_36322[7]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[0]),
        .Q(xor_ln124_124_reg_33725[0]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[1]),
        .Q(xor_ln124_124_reg_33725[1]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[2]),
        .Q(xor_ln124_124_reg_33725[2]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[3]),
        .Q(xor_ln124_124_reg_33725[3]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[4]),
        .Q(xor_ln124_124_reg_33725[4]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[5]),
        .Q(xor_ln124_124_reg_33725[5]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[6]),
        .Q(xor_ln124_124_reg_33725[6]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_33725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_124_fu_12084_p2[7]),
        .Q(xor_ln124_124_reg_33725[7]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[0]),
        .Q(xor_ln124_125_reg_33731[0]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[1]),
        .Q(xor_ln124_125_reg_33731[1]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[2]),
        .Q(xor_ln124_125_reg_33731[2]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[3]),
        .Q(xor_ln124_125_reg_33731[3]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[4]),
        .Q(xor_ln124_125_reg_33731[4]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[5]),
        .Q(xor_ln124_125_reg_33731[5]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[6]),
        .Q(xor_ln124_125_reg_33731[6]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_33731_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_125_fu_12113_p2[7]),
        .Q(xor_ln124_125_reg_33731[7]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[0]),
        .Q(xor_ln124_126_reg_33737[0]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[1]),
        .Q(xor_ln124_126_reg_33737[1]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[2]),
        .Q(xor_ln124_126_reg_33737[2]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[3]),
        .Q(xor_ln124_126_reg_33737[3]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[4]),
        .Q(xor_ln124_126_reg_33737[4]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[5]),
        .Q(xor_ln124_126_reg_33737[5]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[6]),
        .Q(xor_ln124_126_reg_33737[6]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_33737_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_126_fu_12142_p2[7]),
        .Q(xor_ln124_126_reg_33737[7]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[0]),
        .Q(xor_ln124_131_reg_33491[0]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[1]),
        .Q(xor_ln124_131_reg_33491[1]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[2]),
        .Q(xor_ln124_131_reg_33491[2]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[3]),
        .Q(xor_ln124_131_reg_33491[3]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[4]),
        .Q(xor_ln124_131_reg_33491[4]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[5]),
        .Q(xor_ln124_131_reg_33491[5]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[6]),
        .Q(xor_ln124_131_reg_33491[6]),
        .R(1'b0));
  FDRE \xor_ln124_131_reg_33491_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_131_fu_10433_p2[7]),
        .Q(xor_ln124_131_reg_33491[7]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[0]),
        .Q(xor_ln124_132_reg_33496[0]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[1]),
        .Q(xor_ln124_132_reg_33496[1]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[2]),
        .Q(xor_ln124_132_reg_33496[2]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[3]),
        .Q(xor_ln124_132_reg_33496[3]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[4]),
        .Q(xor_ln124_132_reg_33496[4]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[5]),
        .Q(xor_ln124_132_reg_33496[5]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[6]),
        .Q(xor_ln124_132_reg_33496[6]),
        .R(1'b0));
  FDRE \xor_ln124_132_reg_33496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_132_fu_10460_p2[7]),
        .Q(xor_ln124_132_reg_33496[7]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[0]),
        .Q(xor_ln124_133_reg_33501[0]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[1]),
        .Q(xor_ln124_133_reg_33501[1]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[2]),
        .Q(xor_ln124_133_reg_33501[2]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[3]),
        .Q(xor_ln124_133_reg_33501[3]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[4]),
        .Q(xor_ln124_133_reg_33501[4]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[5]),
        .Q(xor_ln124_133_reg_33501[5]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[6]),
        .Q(xor_ln124_133_reg_33501[6]),
        .R(1'b0));
  FDRE \xor_ln124_133_reg_33501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_133_fu_10487_p2[7]),
        .Q(xor_ln124_133_reg_33501[7]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[0]),
        .Q(xor_ln124_134_reg_33506[0]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[1]),
        .Q(xor_ln124_134_reg_33506[1]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[2]),
        .Q(xor_ln124_134_reg_33506[2]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[3]),
        .Q(xor_ln124_134_reg_33506[3]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[4]),
        .Q(xor_ln124_134_reg_33506[4]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[5]),
        .Q(xor_ln124_134_reg_33506[5]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[6]),
        .Q(xor_ln124_134_reg_33506[6]),
        .R(1'b0));
  FDRE \xor_ln124_134_reg_33506_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_134_fu_10514_p2[7]),
        .Q(xor_ln124_134_reg_33506[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[2]_i_1 
       (.I0(reg_2412[2]),
        .I1(reg_2462[2]),
        .I2(x_assign_78_reg_33547[2]),
        .I3(\xor_ln124_139_reg_33679[2]_i_2_n_0 ),
        .I4(xor_ln124_75_reg_33007[2]),
        .I5(x_assign_79_reg_33553[2]),
        .O(xor_ln124_139_fu_11562_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[2]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[2]),
        .I1(or_ln134_52_fu_11346_p3[2]),
        .I2(or_ln134_64_fu_11522_p3[2]),
        .I3(or_ln134_63_fu_11516_p3[2]),
        .I4(x_assign_98_reg_33617[2]),
        .I5(x_assign_96_reg_33595[2]),
        .O(\xor_ln124_139_reg_33679[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[3]_i_1 
       (.I0(reg_2412[3]),
        .I1(reg_2462[3]),
        .I2(x_assign_78_reg_33547[3]),
        .I3(\xor_ln124_139_reg_33679[3]_i_2_n_0 ),
        .I4(xor_ln124_75_reg_33007[3]),
        .I5(x_assign_79_reg_33553[3]),
        .O(xor_ln124_139_fu_11562_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[3]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[3]),
        .I1(or_ln134_52_fu_11346_p3[3]),
        .I2(or_ln134_64_fu_11522_p3[3]),
        .I3(or_ln134_63_fu_11516_p3[3]),
        .I4(x_assign_98_reg_33617[3]),
        .I5(x_assign_96_reg_33595[3]),
        .O(\xor_ln124_139_reg_33679[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[5]_i_1 
       (.I0(reg_2412[5]),
        .I1(reg_2462[5]),
        .I2(x_assign_78_reg_33547[5]),
        .I3(\xor_ln124_139_reg_33679[5]_i_2_n_0 ),
        .I4(xor_ln124_75_reg_33007[5]),
        .I5(or_ln134_52_fu_11346_p3[7]),
        .O(xor_ln124_139_fu_11562_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[5]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[5]),
        .I1(or_ln134_52_fu_11346_p3[5]),
        .I2(x_assign_98_reg_33617[4]),
        .I3(or_ln134_63_fu_11516_p3[5]),
        .I4(x_assign_98_reg_33617[5]),
        .I5(or_ln134_66_fu_11534_p3[6]),
        .O(\xor_ln124_139_reg_33679[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[7]_i_1 
       (.I0(reg_2412[7]),
        .I1(reg_2462[7]),
        .I2(x_assign_78_reg_33547[7]),
        .I3(\xor_ln124_139_reg_33679[7]_i_2_n_0 ),
        .I4(xor_ln124_75_reg_33007[7]),
        .I5(or_ln134_52_fu_11346_p3[1]),
        .O(xor_ln124_139_fu_11562_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[7]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[7]),
        .I1(or_ln134_52_fu_11346_p3[7]),
        .I2(x_assign_98_reg_33617[6]),
        .I3(or_ln134_63_fu_11516_p3[7]),
        .I4(x_assign_98_reg_33617[7]),
        .I5(x_assign_96_reg_33595[7]),
        .O(\xor_ln124_139_reg_33679[7]_i_2_n_0 ));
  FDRE \xor_ln124_139_reg_33679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[0]),
        .Q(xor_ln124_139_reg_33679[0]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[1]),
        .Q(xor_ln124_139_reg_33679[1]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[2]),
        .Q(xor_ln124_139_reg_33679[2]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[3]),
        .Q(xor_ln124_139_reg_33679[3]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[4]),
        .Q(xor_ln124_139_reg_33679[4]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[5]),
        .Q(xor_ln124_139_reg_33679[5]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[6]),
        .Q(xor_ln124_139_reg_33679[6]),
        .R(1'b0));
  FDRE \xor_ln124_139_reg_33679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_139_fu_11562_p2[7]),
        .Q(xor_ln124_139_reg_33679[7]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[0]),
        .Q(xor_ln124_13_reg_32440[0]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[1]),
        .Q(xor_ln124_13_reg_32440[1]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[2]),
        .Q(xor_ln124_13_reg_32440[2]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[3]),
        .Q(xor_ln124_13_reg_32440[3]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[4]),
        .Q(xor_ln124_13_reg_32440[4]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[5]),
        .Q(xor_ln124_13_reg_32440[5]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[6]),
        .Q(xor_ln124_13_reg_32440[6]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_32440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_13_fu_3504_p2[7]),
        .Q(xor_ln124_13_reg_32440[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[0]_i_1 
       (.I0(xor_ln124_76_reg_33012[0]),
        .I1(\reg_2478_reg_n_0_[0] ),
        .I2(x_assign_78_reg_33547[6]),
        .I3(\xor_ln124_140_reg_33684[0]_i_2_n_0 ),
        .I4(\reg_2446_reg_n_0_[0] ),
        .I5(x_assign_81_reg_33569[6]),
        .O(xor_ln124_140_fu_11590_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[0]_i_2 
       (.I0(x_assign_78_reg_33547[0]),
        .I1(x_assign_79_reg_33553[0]),
        .I2(or_ln134_63_fu_11516_p3[1]),
        .I3(or_ln134_65_fu_11528_p3[1]),
        .I4(x_assign_98_reg_33617[7]),
        .I5(or_ln134_63_fu_11516_p3[0]),
        .O(\xor_ln124_140_reg_33684[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[5]_i_1 
       (.I0(xor_ln124_76_reg_33012[5]),
        .I1(\reg_2478_reg_n_0_[5] ),
        .I2(or_ln134_54_fu_11358_p3[5]),
        .I3(\xor_ln124_140_reg_33684[5]_i_2_n_0 ),
        .I4(\reg_2446_reg_n_0_[5] ),
        .I5(or_ln134_53_fu_11352_p3[5]),
        .O(xor_ln124_140_fu_11590_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[5]_i_2 
       (.I0(x_assign_78_reg_33547[5]),
        .I1(or_ln134_52_fu_11346_p3[7]),
        .I2(or_ln134_63_fu_11516_p3[6]),
        .I3(or_ln134_65_fu_11528_p3[6]),
        .I4(x_assign_98_reg_33617[4]),
        .I5(or_ln134_63_fu_11516_p3[5]),
        .O(\xor_ln124_140_reg_33684[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[7]_i_1 
       (.I0(xor_ln124_76_reg_33012[7]),
        .I1(\reg_2478_reg_n_0_[7] ),
        .I2(x_assign_78_reg_33547[5]),
        .I3(\xor_ln124_140_reg_33684[7]_i_2_n_0 ),
        .I4(\reg_2446_reg_n_0_[7] ),
        .I5(x_assign_81_reg_33569[5]),
        .O(xor_ln124_140_fu_11590_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[7]_i_2 
       (.I0(x_assign_78_reg_33547[7]),
        .I1(or_ln134_52_fu_11346_p3[1]),
        .I2(or_ln134_63_fu_11516_p3[0]),
        .I3(or_ln134_65_fu_11528_p3[0]),
        .I4(x_assign_98_reg_33617[6]),
        .I5(or_ln134_63_fu_11516_p3[7]),
        .O(\xor_ln124_140_reg_33684[7]_i_2_n_0 ));
  FDRE \xor_ln124_140_reg_33684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[0]),
        .Q(xor_ln124_140_reg_33684[0]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[1]),
        .Q(xor_ln124_140_reg_33684[1]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[2]),
        .Q(xor_ln124_140_reg_33684[2]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[3]),
        .Q(xor_ln124_140_reg_33684[3]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[4]),
        .Q(xor_ln124_140_reg_33684[4]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[5]),
        .Q(xor_ln124_140_reg_33684[5]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[6]),
        .Q(xor_ln124_140_reg_33684[6]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_33684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11590_p2[7]),
        .Q(xor_ln124_140_reg_33684[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[0]_i_1 
       (.I0(xor_ln124_77_reg_33017[0]),
        .I1(reg_2493[0]),
        .I2(x_assign_76_reg_33531[0]),
        .I3(\xor_ln124_141_reg_33689[0]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[0] ),
        .I5(x_assign_81_reg_33569[0]),
        .O(xor_ln124_141_fu_11618_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[0]_i_2 
       (.I0(x_assign_76_reg_33531[6]),
        .I1(or_ln134_52_fu_11346_p3[0]),
        .I2(or_ln134_65_fu_11528_p3[0]),
        .I3(x_assign_96_reg_33595[7]),
        .I4(x_assign_98_reg_33617[0]),
        .I5(or_ln134_66_fu_11534_p3[1]),
        .O(\xor_ln124_141_reg_33689[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[1]_i_1 
       (.I0(xor_ln124_77_reg_33017[1]),
        .I1(reg_2493[1]),
        .I2(x_assign_76_reg_33531[1]),
        .I3(\xor_ln124_141_reg_33689[1]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[1] ),
        .I5(x_assign_81_reg_33569[1]),
        .O(xor_ln124_141_fu_11618_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[1]_i_2 
       (.I0(x_assign_76_reg_33531[7]),
        .I1(or_ln134_52_fu_11346_p3[1]),
        .I2(or_ln134_65_fu_11528_p3[1]),
        .I3(or_ln134_66_fu_11534_p3[1]),
        .I4(x_assign_98_reg_33617[1]),
        .I5(x_assign_96_reg_33595[1]),
        .O(\xor_ln124_141_reg_33689[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[3]_i_1 
       (.I0(xor_ln124_77_reg_33017[3]),
        .I1(reg_2493[3]),
        .I2(x_assign_76_reg_33531[3]),
        .I3(\xor_ln124_141_reg_33689[3]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[3] ),
        .I5(x_assign_81_reg_33569[3]),
        .O(xor_ln124_141_fu_11618_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[3]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[3]),
        .I1(or_ln134_52_fu_11346_p3[3]),
        .I2(or_ln134_65_fu_11528_p3[3]),
        .I3(or_ln134_66_fu_11534_p3[3]),
        .I4(x_assign_98_reg_33617[3]),
        .I5(x_assign_96_reg_33595[3]),
        .O(\xor_ln124_141_reg_33689[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[4]_i_1 
       (.I0(xor_ln124_77_reg_33017[4]),
        .I1(reg_2493[4]),
        .I2(or_ln134_51_fu_11340_p3[6]),
        .I3(\xor_ln124_141_reg_33689[4]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[4] ),
        .I5(x_assign_81_reg_33569[4]),
        .O(xor_ln124_141_fu_11618_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[4]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[4]),
        .I1(or_ln134_52_fu_11346_p3[4]),
        .I2(or_ln134_65_fu_11528_p3[4]),
        .I3(or_ln134_66_fu_11534_p3[4]),
        .I4(x_assign_98_reg_33617[4]),
        .I5(or_ln134_66_fu_11534_p3[5]),
        .O(\xor_ln124_141_reg_33689[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[5]_i_1 
       (.I0(xor_ln124_77_reg_33017[5]),
        .I1(reg_2493[5]),
        .I2(or_ln134_51_fu_11340_p3[7]),
        .I3(\xor_ln124_141_reg_33689[5]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[5] ),
        .I5(x_assign_81_reg_33569[5]),
        .O(xor_ln124_141_fu_11618_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[5]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[5]),
        .I1(or_ln134_52_fu_11346_p3[5]),
        .I2(or_ln134_65_fu_11528_p3[5]),
        .I3(or_ln134_66_fu_11534_p3[5]),
        .I4(x_assign_98_reg_33617[5]),
        .I5(or_ln134_66_fu_11534_p3[6]),
        .O(\xor_ln124_141_reg_33689[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[6]_i_1 
       (.I0(xor_ln124_77_reg_33017[6]),
        .I1(reg_2493[6]),
        .I2(x_assign_76_reg_33531[6]),
        .I3(\xor_ln124_141_reg_33689[6]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[6] ),
        .I5(x_assign_81_reg_33569[6]),
        .O(xor_ln124_141_fu_11618_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[6]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[6]),
        .I1(or_ln134_52_fu_11346_p3[6]),
        .I2(or_ln134_65_fu_11528_p3[6]),
        .I3(or_ln134_66_fu_11534_p3[6]),
        .I4(x_assign_98_reg_33617[6]),
        .I5(or_ln134_66_fu_11534_p3[7]),
        .O(\xor_ln124_141_reg_33689[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[7]_i_1 
       (.I0(xor_ln124_77_reg_33017[7]),
        .I1(reg_2493[7]),
        .I2(x_assign_76_reg_33531[7]),
        .I3(\xor_ln124_141_reg_33689[7]_i_2_n_0 ),
        .I4(\reg_2469_reg_n_0_[7] ),
        .I5(x_assign_81_reg_33569[7]),
        .O(xor_ln124_141_fu_11618_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[7]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[7]),
        .I1(or_ln134_52_fu_11346_p3[7]),
        .I2(or_ln134_65_fu_11528_p3[7]),
        .I3(or_ln134_66_fu_11534_p3[7]),
        .I4(x_assign_98_reg_33617[7]),
        .I5(x_assign_96_reg_33595[7]),
        .O(\xor_ln124_141_reg_33689[7]_i_2_n_0 ));
  FDRE \xor_ln124_141_reg_33689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[0]),
        .Q(xor_ln124_141_reg_33689[0]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[1]),
        .Q(xor_ln124_141_reg_33689[1]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[2]),
        .Q(xor_ln124_141_reg_33689[2]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[3]),
        .Q(xor_ln124_141_reg_33689[3]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[4]),
        .Q(xor_ln124_141_reg_33689[4]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[5]),
        .Q(xor_ln124_141_reg_33689[5]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[6]),
        .Q(xor_ln124_141_reg_33689[6]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_33689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11618_p2[7]),
        .Q(xor_ln124_141_reg_33689[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[2]_i_1 
       (.I0(\reg_2454_reg_n_0_[2] ),
        .I1(xor_ln124_78_reg_33022[2]),
        .I2(x_assign_81_reg_33569[2]),
        .I3(\xor_ln124_142_reg_33694[2]_i_2_n_0 ),
        .I4(or_ln134_53_fu_11352_p3[2]),
        .I5(or_ln134_54_fu_11358_p3[2]),
        .O(xor_ln124_142_fu_11646_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[2]_i_2 
       (.I0(reg_2486[2]),
        .I1(x_assign_76_reg_33531[2]),
        .I2(x_assign_97_reg_33601[2]),
        .I3(x_assign_99_reg_33633[2]),
        .I4(or_ln134_65_fu_11528_p3[2]),
        .I5(or_ln134_66_fu_11534_p3[2]),
        .O(\xor_ln124_142_reg_33694[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[3]_i_1 
       (.I0(\reg_2454_reg_n_0_[3] ),
        .I1(xor_ln124_78_reg_33022[3]),
        .I2(x_assign_81_reg_33569[3]),
        .I3(\xor_ln124_142_reg_33694[3]_i_2_n_0 ),
        .I4(or_ln134_53_fu_11352_p3[3]),
        .I5(or_ln134_54_fu_11358_p3[3]),
        .O(xor_ln124_142_fu_11646_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[3]_i_2 
       (.I0(reg_2486[3]),
        .I1(x_assign_76_reg_33531[3]),
        .I2(x_assign_97_reg_33601[3]),
        .I3(x_assign_99_reg_33633[3]),
        .I4(or_ln134_65_fu_11528_p3[3]),
        .I5(or_ln134_66_fu_11534_p3[3]),
        .O(\xor_ln124_142_reg_33694[3]_i_2_n_0 ));
  FDRE \xor_ln124_142_reg_33694_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[0]),
        .Q(xor_ln124_142_reg_33694[0]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[1]),
        .Q(xor_ln124_142_reg_33694[1]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[2]),
        .Q(xor_ln124_142_reg_33694[2]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[3]),
        .Q(xor_ln124_142_reg_33694[3]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[4]),
        .Q(xor_ln124_142_reg_33694[4]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[5]),
        .Q(xor_ln124_142_reg_33694[5]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[6]),
        .Q(xor_ln124_142_reg_33694[6]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_33694_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11646_p2[7]),
        .Q(xor_ln124_142_reg_33694[7]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[0]),
        .Q(xor_ln124_14_reg_32472[0]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[1]),
        .Q(xor_ln124_14_reg_32472[1]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[2]),
        .Q(xor_ln124_14_reg_32472[2]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[3]),
        .Q(xor_ln124_14_reg_32472[3]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[4]),
        .Q(xor_ln124_14_reg_32472[4]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[5]),
        .Q(xor_ln124_14_reg_32472[5]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[6]),
        .Q(xor_ln124_14_reg_32472[6]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_32472_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_14_fu_3664_p2[7]),
        .Q(xor_ln124_14_reg_32472[7]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[0]),
        .Q(xor_ln124_155_reg_34055[0]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[1]),
        .Q(xor_ln124_155_reg_34055[1]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[2]),
        .Q(xor_ln124_155_reg_34055[2]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[3]),
        .Q(xor_ln124_155_reg_34055[3]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[4]),
        .Q(xor_ln124_155_reg_34055[4]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[5]),
        .Q(xor_ln124_155_reg_34055[5]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[6]),
        .Q(xor_ln124_155_reg_34055[6]),
        .R(1'b0));
  FDRE \xor_ln124_155_reg_34055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_155_fu_14327_p2[7]),
        .Q(xor_ln124_155_reg_34055[7]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[0]),
        .Q(xor_ln124_156_reg_34061[0]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[1]),
        .Q(xor_ln124_156_reg_34061[1]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[2]),
        .Q(xor_ln124_156_reg_34061[2]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[3]),
        .Q(xor_ln124_156_reg_34061[3]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[4]),
        .Q(xor_ln124_156_reg_34061[4]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[5]),
        .Q(xor_ln124_156_reg_34061[5]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[6]),
        .Q(xor_ln124_156_reg_34061[6]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_34061_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_156_fu_14356_p2[7]),
        .Q(xor_ln124_156_reg_34061[7]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[0]),
        .Q(xor_ln124_157_reg_34067[0]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[1]),
        .Q(xor_ln124_157_reg_34067[1]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[2]),
        .Q(xor_ln124_157_reg_34067[2]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[3]),
        .Q(xor_ln124_157_reg_34067[3]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[4]),
        .Q(xor_ln124_157_reg_34067[4]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[5]),
        .Q(xor_ln124_157_reg_34067[5]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[6]),
        .Q(xor_ln124_157_reg_34067[6]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_34067_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_157_fu_14385_p2[7]),
        .Q(xor_ln124_157_reg_34067[7]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[0]),
        .Q(xor_ln124_158_reg_34073[0]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[1]),
        .Q(xor_ln124_158_reg_34073[1]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[2]),
        .Q(xor_ln124_158_reg_34073[2]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[3]),
        .Q(xor_ln124_158_reg_34073[3]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[4]),
        .Q(xor_ln124_158_reg_34073[4]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[5]),
        .Q(xor_ln124_158_reg_34073[5]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[6]),
        .Q(xor_ln124_158_reg_34073[6]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_34073_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_158_fu_14414_p2[7]),
        .Q(xor_ln124_158_reg_34073[7]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[0]),
        .Q(xor_ln124_163_reg_33827[0]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[1]),
        .Q(xor_ln124_163_reg_33827[1]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[2]),
        .Q(xor_ln124_163_reg_33827[2]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[3]),
        .Q(xor_ln124_163_reg_33827[3]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[4]),
        .Q(xor_ln124_163_reg_33827[4]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[5]),
        .Q(xor_ln124_163_reg_33827[5]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[6]),
        .Q(xor_ln124_163_reg_33827[6]),
        .R(1'b0));
  FDRE \xor_ln124_163_reg_33827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_163_fu_12705_p2[7]),
        .Q(xor_ln124_163_reg_33827[7]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[0]),
        .Q(xor_ln124_164_reg_33832[0]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[1]),
        .Q(xor_ln124_164_reg_33832[1]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[2]),
        .Q(xor_ln124_164_reg_33832[2]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[3]),
        .Q(xor_ln124_164_reg_33832[3]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[4]),
        .Q(xor_ln124_164_reg_33832[4]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[5]),
        .Q(xor_ln124_164_reg_33832[5]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[6]),
        .Q(xor_ln124_164_reg_33832[6]),
        .R(1'b0));
  FDRE \xor_ln124_164_reg_33832_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_164_fu_12732_p2[7]),
        .Q(xor_ln124_164_reg_33832[7]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[0]),
        .Q(xor_ln124_165_reg_33837[0]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[1]),
        .Q(xor_ln124_165_reg_33837[1]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[2]),
        .Q(xor_ln124_165_reg_33837[2]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[3]),
        .Q(xor_ln124_165_reg_33837[3]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[4]),
        .Q(xor_ln124_165_reg_33837[4]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[5]),
        .Q(xor_ln124_165_reg_33837[5]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[6]),
        .Q(xor_ln124_165_reg_33837[6]),
        .R(1'b0));
  FDRE \xor_ln124_165_reg_33837_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_165_fu_12759_p2[7]),
        .Q(xor_ln124_165_reg_33837[7]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[0]),
        .Q(xor_ln124_166_reg_33842[0]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[1]),
        .Q(xor_ln124_166_reg_33842[1]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[2]),
        .Q(xor_ln124_166_reg_33842[2]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[3]),
        .Q(xor_ln124_166_reg_33842[3]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[4]),
        .Q(xor_ln124_166_reg_33842[4]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[5]),
        .Q(xor_ln124_166_reg_33842[5]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[6]),
        .Q(xor_ln124_166_reg_33842[6]),
        .R(1'b0));
  FDRE \xor_ln124_166_reg_33842_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_166_fu_12786_p2[7]),
        .Q(xor_ln124_166_reg_33842[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[2]_i_1 
       (.I0(reg_2412[2]),
        .I1(xor_ln124_107_reg_33343[2]),
        .I2(x_assign_102_reg_33883[2]),
        .I3(\xor_ln124_171_reg_34015[2]_i_2_n_0 ),
        .I4(or_ln134_67_fu_13612_p3[2]),
        .I5(or_ln134_68_fu_13618_p3[2]),
        .O(xor_ln124_171_fu_13834_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[2]_i_2 
       (.I0(\reg_2446_reg_n_0_[2] ),
        .I1(x_assign_103_reg_33889[2]),
        .I2(or_ln134_79_fu_13788_p3[2]),
        .I3(or_ln134_80_fu_13794_p3[2]),
        .I4(x_assign_120_reg_33931[2]),
        .I5(x_assign_122_reg_33953[2]),
        .O(\xor_ln124_171_reg_34015[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[6]_i_1 
       (.I0(reg_2412[6]),
        .I1(xor_ln124_107_reg_33343[6]),
        .I2(x_assign_102_reg_33883[6]),
        .I3(\xor_ln124_171_reg_34015[6]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[4]),
        .I5(x_assign_103_reg_33889[4]),
        .O(xor_ln124_171_fu_13834_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[6]_i_2 
       (.I0(\reg_2446_reg_n_0_[6] ),
        .I1(x_assign_103_reg_33889[6]),
        .I2(or_ln134_79_fu_13788_p3[6]),
        .I3(or_ln134_80_fu_13794_p3[6]),
        .I4(or_ln134_82_fu_13806_p3[7]),
        .I5(or_ln134_80_fu_13794_p3[7]),
        .O(\xor_ln124_171_reg_34015[6]_i_2_n_0 ));
  FDRE \xor_ln124_171_reg_34015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[0]),
        .Q(xor_ln124_171_reg_34015[0]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[1]),
        .Q(xor_ln124_171_reg_34015[1]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[2]),
        .Q(xor_ln124_171_reg_34015[2]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[3]),
        .Q(xor_ln124_171_reg_34015[3]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[4]),
        .Q(xor_ln124_171_reg_34015[4]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[5]),
        .Q(xor_ln124_171_reg_34015[5]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[6]),
        .Q(xor_ln124_171_reg_34015[6]),
        .R(1'b0));
  FDRE \xor_ln124_171_reg_34015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_171_fu_13834_p2[7]),
        .Q(xor_ln124_171_reg_34015[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[3]_i_1 
       (.I0(xor_ln124_108_reg_33348[3]),
        .I1(reg_2394[3]),
        .I2(x_assign_102_reg_33883[3]),
        .I3(\xor_ln124_172_reg_34020[3]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[3]),
        .I5(or_ln134_70_fu_13630_p3[3]),
        .O(xor_ln124_172_fu_13862_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[3]_i_2 
       (.I0(reg_2436[3]),
        .I1(x_assign_103_reg_33889[3]),
        .I2(or_ln134_79_fu_13788_p3[3]),
        .I3(or_ln134_80_fu_13794_p3[3]),
        .I4(x_assign_123_reg_33969[3]),
        .I5(x_assign_121_reg_33937[3]),
        .O(\xor_ln124_172_reg_34020[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[4]_i_1 
       (.I0(xor_ln124_108_reg_33348[4]),
        .I1(reg_2394[4]),
        .I2(or_ln134_70_fu_13630_p3[6]),
        .I3(\xor_ln124_172_reg_34020[4]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[4]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(xor_ln124_172_fu_13862_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[4]_i_2 
       (.I0(reg_2436[4]),
        .I1(x_assign_103_reg_33889[4]),
        .I2(or_ln134_79_fu_13788_p3[4]),
        .I3(or_ln134_80_fu_13794_p3[4]),
        .I4(x_assign_123_reg_33969[4]),
        .I5(or_ln134_79_fu_13788_p3[5]),
        .O(\xor_ln124_172_reg_34020[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[5]_i_1 
       (.I0(xor_ln124_108_reg_33348[5]),
        .I1(reg_2394[5]),
        .I2(or_ln134_70_fu_13630_p3[7]),
        .I3(\xor_ln124_172_reg_34020[5]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[5]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(xor_ln124_172_fu_13862_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[5]_i_2 
       (.I0(reg_2436[5]),
        .I1(x_assign_103_reg_33889[5]),
        .I2(or_ln134_79_fu_13788_p3[5]),
        .I3(or_ln134_80_fu_13794_p3[5]),
        .I4(x_assign_123_reg_33969[5]),
        .I5(or_ln134_79_fu_13788_p3[6]),
        .O(\xor_ln124_172_reg_34020[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[6]_i_1 
       (.I0(xor_ln124_108_reg_33348[6]),
        .I1(reg_2394[6]),
        .I2(x_assign_102_reg_33883[6]),
        .I3(\xor_ln124_172_reg_34020[6]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[6]),
        .I5(or_ln134_70_fu_13630_p3[6]),
        .O(xor_ln124_172_fu_13862_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[6]_i_2 
       (.I0(reg_2436[6]),
        .I1(x_assign_103_reg_33889[6]),
        .I2(or_ln134_79_fu_13788_p3[6]),
        .I3(or_ln134_80_fu_13794_p3[6]),
        .I4(x_assign_123_reg_33969[6]),
        .I5(or_ln134_79_fu_13788_p3[7]),
        .O(\xor_ln124_172_reg_34020[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[7]_i_1 
       (.I0(xor_ln124_108_reg_33348[7]),
        .I1(reg_2394[7]),
        .I2(x_assign_102_reg_33883[7]),
        .I3(\xor_ln124_172_reg_34020[7]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[7]),
        .I5(or_ln134_70_fu_13630_p3[7]),
        .O(xor_ln124_172_fu_13862_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[7]_i_2 
       (.I0(reg_2436[7]),
        .I1(x_assign_103_reg_33889[7]),
        .I2(or_ln134_79_fu_13788_p3[7]),
        .I3(or_ln134_80_fu_13794_p3[7]),
        .I4(x_assign_123_reg_33969[7]),
        .I5(x_assign_121_reg_33937[7]),
        .O(\xor_ln124_172_reg_34020[7]_i_2_n_0 ));
  FDRE \xor_ln124_172_reg_34020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[0]),
        .Q(xor_ln124_172_reg_34020[0]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[1]),
        .Q(xor_ln124_172_reg_34020[1]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[2]),
        .Q(xor_ln124_172_reg_34020[2]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[3]),
        .Q(xor_ln124_172_reg_34020[3]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[4]),
        .Q(xor_ln124_172_reg_34020[4]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[5]),
        .Q(xor_ln124_172_reg_34020[5]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[6]),
        .Q(xor_ln124_172_reg_34020[6]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_34020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13862_p2[7]),
        .Q(xor_ln124_172_reg_34020[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(xor_ln124_109_reg_33353[1]),
        .I2(x_assign_100_reg_33867[1]),
        .I3(\xor_ln124_173_reg_34025[1]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[7]),
        .I5(x_assign_103_reg_33889[7]),
        .O(xor_ln124_173_fu_13890_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[1]_i_2 
       (.I0(\reg_2454_reg_n_0_[1] ),
        .I1(x_assign_105_reg_33905[1]),
        .I2(x_assign_123_reg_33969[0]),
        .I3(or_ln134_82_fu_13806_p3[1]),
        .I4(x_assign_120_reg_33931[1]),
        .I5(x_assign_122_reg_33953[1]),
        .O(\xor_ln124_173_reg_34025[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[7]_i_1 
       (.I0(\reg_2419_reg_n_0_[7] ),
        .I1(xor_ln124_109_reg_33353[7]),
        .I2(x_assign_100_reg_33867[7]),
        .I3(\xor_ln124_173_reg_34025[7]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[5]),
        .I5(x_assign_103_reg_33889[5]),
        .O(xor_ln124_173_fu_13890_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[7]_i_2 
       (.I0(\reg_2454_reg_n_0_[7] ),
        .I1(or_ln134_69_fu_13624_p3[1]),
        .I2(x_assign_123_reg_33969[6]),
        .I3(or_ln134_82_fu_13806_p3[7]),
        .I4(or_ln134_82_fu_13806_p3[0]),
        .I5(or_ln134_80_fu_13794_p3[0]),
        .O(\xor_ln124_173_reg_34025[7]_i_2_n_0 ));
  FDRE \xor_ln124_173_reg_34025_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[0]),
        .Q(xor_ln124_173_reg_34025[0]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[1]),
        .Q(xor_ln124_173_reg_34025[1]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[2]),
        .Q(xor_ln124_173_reg_34025[2]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[3]),
        .Q(xor_ln124_173_reg_34025[3]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[4]),
        .Q(xor_ln124_173_reg_34025[4]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[5]),
        .Q(xor_ln124_173_reg_34025[5]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[6]),
        .Q(xor_ln124_173_reg_34025[6]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_34025_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13890_p2[7]),
        .Q(xor_ln124_173_reg_34025[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[0]_i_1 
       (.I0(xor_ln124_110_reg_33358[0]),
        .I1(\reg_2428_reg_n_0_[0] ),
        .I2(x_assign_100_reg_33867[0]),
        .I3(\xor_ln124_174_reg_34030[0]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[0]),
        .I5(x_assign_102_reg_33883[6]),
        .O(xor_ln124_174_fu_13918_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[0]_i_2 
       (.I0(\reg_2469_reg_n_0_[0] ),
        .I1(x_assign_105_reg_33905[0]),
        .I2(x_assign_123_reg_33969[7]),
        .I3(or_ln134_82_fu_13806_p3[0]),
        .I4(x_assign_123_reg_33969[0]),
        .I5(or_ln134_79_fu_13788_p3[1]),
        .O(\xor_ln124_174_reg_34030[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[4]_i_1 
       (.I0(xor_ln124_110_reg_33358[4]),
        .I1(\reg_2428_reg_n_0_[4] ),
        .I2(x_assign_100_reg_33867[4]),
        .I3(\xor_ln124_174_reg_34030[4]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[4]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(xor_ln124_174_fu_13918_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[4]_i_2 
       (.I0(\reg_2469_reg_n_0_[4] ),
        .I1(or_ln134_69_fu_13624_p3[6]),
        .I2(or_ln134_81_fu_13800_p3[4]),
        .I3(or_ln134_82_fu_13806_p3[4]),
        .I4(x_assign_123_reg_33969[4]),
        .I5(or_ln134_79_fu_13788_p3[5]),
        .O(\xor_ln124_174_reg_34030[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[5]_i_1 
       (.I0(xor_ln124_110_reg_33358[5]),
        .I1(\reg_2428_reg_n_0_[5] ),
        .I2(x_assign_100_reg_33867[5]),
        .I3(\xor_ln124_174_reg_34030[5]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[5]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(xor_ln124_174_fu_13918_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[5]_i_2 
       (.I0(\reg_2469_reg_n_0_[5] ),
        .I1(or_ln134_69_fu_13624_p3[7]),
        .I2(x_assign_123_reg_33969[4]),
        .I3(or_ln134_82_fu_13806_p3[5]),
        .I4(x_assign_123_reg_33969[5]),
        .I5(or_ln134_79_fu_13788_p3[6]),
        .O(\xor_ln124_174_reg_34030[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[7]_i_1 
       (.I0(xor_ln124_110_reg_33358[7]),
        .I1(\reg_2428_reg_n_0_[7] ),
        .I2(x_assign_100_reg_33867[7]),
        .I3(\xor_ln124_174_reg_34030[7]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[7]),
        .I5(or_ln134_70_fu_13630_p3[7]),
        .O(xor_ln124_174_fu_13918_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[7]_i_2 
       (.I0(\reg_2469_reg_n_0_[7] ),
        .I1(or_ln134_69_fu_13624_p3[1]),
        .I2(x_assign_123_reg_33969[6]),
        .I3(or_ln134_82_fu_13806_p3[7]),
        .I4(x_assign_123_reg_33969[7]),
        .I5(x_assign_121_reg_33937[7]),
        .O(\xor_ln124_174_reg_34030[7]_i_2_n_0 ));
  FDRE \xor_ln124_174_reg_34030_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[0]),
        .Q(xor_ln124_174_reg_34030[0]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[1]),
        .Q(xor_ln124_174_reg_34030[1]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[2]),
        .Q(xor_ln124_174_reg_34030[2]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[3]),
        .Q(xor_ln124_174_reg_34030[3]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[4]),
        .Q(xor_ln124_174_reg_34030[4]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[5]),
        .Q(xor_ln124_174_reg_34030[5]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[6]),
        .Q(xor_ln124_174_reg_34030[6]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_34030_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13918_p2[7]),
        .Q(xor_ln124_174_reg_34030[7]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[0]),
        .Q(xor_ln124_187_reg_34330[0]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[1]),
        .Q(xor_ln124_187_reg_34330[1]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[2]),
        .Q(xor_ln124_187_reg_34330[2]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[3]),
        .Q(xor_ln124_187_reg_34330[3]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[4]),
        .Q(xor_ln124_187_reg_34330[4]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[5]),
        .Q(xor_ln124_187_reg_34330[5]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[6]),
        .Q(xor_ln124_187_reg_34330[6]),
        .R(1'b0));
  FDRE \xor_ln124_187_reg_34330_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_187_fu_16564_p2[7]),
        .Q(xor_ln124_187_reg_34330[7]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[0]),
        .Q(xor_ln124_188_reg_34336[0]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[1]),
        .Q(xor_ln124_188_reg_34336[1]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[2]),
        .Q(xor_ln124_188_reg_34336[2]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[3]),
        .Q(xor_ln124_188_reg_34336[3]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[4]),
        .Q(xor_ln124_188_reg_34336[4]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[5]),
        .Q(xor_ln124_188_reg_34336[5]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[6]),
        .Q(xor_ln124_188_reg_34336[6]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_34336_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_188_fu_16593_p2[7]),
        .Q(xor_ln124_188_reg_34336[7]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[0]),
        .Q(xor_ln124_189_reg_34342[0]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[1]),
        .Q(xor_ln124_189_reg_34342[1]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[2]),
        .Q(xor_ln124_189_reg_34342[2]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[3]),
        .Q(xor_ln124_189_reg_34342[3]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[4]),
        .Q(xor_ln124_189_reg_34342[4]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[5]),
        .Q(xor_ln124_189_reg_34342[5]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[6]),
        .Q(xor_ln124_189_reg_34342[6]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_34342_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_189_fu_16622_p2[7]),
        .Q(xor_ln124_189_reg_34342[7]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[0]),
        .Q(xor_ln124_190_reg_34348[0]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[1]),
        .Q(xor_ln124_190_reg_34348[1]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[2]),
        .Q(xor_ln124_190_reg_34348[2]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[3]),
        .Q(xor_ln124_190_reg_34348[3]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[4]),
        .Q(xor_ln124_190_reg_34348[4]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[5]),
        .Q(xor_ln124_190_reg_34348[5]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[6]),
        .Q(xor_ln124_190_reg_34348[6]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_34348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_190_fu_16651_p2[7]),
        .Q(xor_ln124_190_reg_34348[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[0]_i_1 
       (.I0(\reg_2419_reg_n_0_[0] ),
        .I1(xor_ln124_155_reg_34055[0]),
        .I2(x_assign_139_reg_34101[6]),
        .I3(x_assign_136_reg_34079[6]),
        .I4(x_assign_139_reg_34101[0]),
        .I5(x_assign_138_reg_34095[0]),
        .O(xor_ln124_195_fu_14977_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(xor_ln124_155_reg_34055[1]),
        .I2(x_assign_139_reg_34101[7]),
        .I3(x_assign_136_reg_34079[7]),
        .I4(x_assign_139_reg_34101[1]),
        .I5(x_assign_138_reg_34095[1]),
        .O(xor_ln124_195_fu_14977_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[2]_i_1 
       (.I0(\reg_2419_reg_n_0_[2] ),
        .I1(xor_ln124_155_reg_34055[2]),
        .I2(or_ln134_92_fu_14938_p3[2]),
        .I3(or_ln134_91_fu_14932_p3[2]),
        .I4(x_assign_139_reg_34101[2]),
        .I5(x_assign_138_reg_34095[2]),
        .O(xor_ln124_195_fu_14977_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(xor_ln124_155_reg_34055[3]),
        .I2(or_ln134_92_fu_14938_p3[3]),
        .I3(or_ln134_91_fu_14932_p3[3]),
        .I4(x_assign_139_reg_34101[3]),
        .I5(x_assign_138_reg_34095[3]),
        .O(xor_ln124_195_fu_14977_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[4]_i_1 
       (.I0(\reg_2419_reg_n_0_[4] ),
        .I1(xor_ln124_155_reg_34055[4]),
        .I2(or_ln134_92_fu_14938_p3[4]),
        .I3(or_ln134_91_fu_14932_p3[4]),
        .I4(x_assign_139_reg_34101[4]),
        .I5(or_ln134_94_fu_14950_p3[6]),
        .O(xor_ln124_195_fu_14977_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[5]_i_1 
       (.I0(\reg_2419_reg_n_0_[5] ),
        .I1(xor_ln124_155_reg_34055[5]),
        .I2(or_ln134_92_fu_14938_p3[5]),
        .I3(or_ln134_91_fu_14932_p3[5]),
        .I4(x_assign_139_reg_34101[5]),
        .I5(or_ln134_94_fu_14950_p3[7]),
        .O(xor_ln124_195_fu_14977_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[6]_i_1 
       (.I0(\reg_2419_reg_n_0_[6] ),
        .I1(xor_ln124_155_reg_34055[6]),
        .I2(x_assign_139_reg_34101[4]),
        .I3(x_assign_136_reg_34079[4]),
        .I4(x_assign_139_reg_34101[6]),
        .I5(x_assign_138_reg_34095[6]),
        .O(xor_ln124_195_fu_14977_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_195_reg_34163[7]_i_1 
       (.I0(\reg_2419_reg_n_0_[7] ),
        .I1(xor_ln124_155_reg_34055[7]),
        .I2(x_assign_139_reg_34101[5]),
        .I3(x_assign_136_reg_34079[5]),
        .I4(x_assign_139_reg_34101[7]),
        .I5(x_assign_138_reg_34095[7]),
        .O(xor_ln124_195_fu_14977_p2[7]));
  FDRE \xor_ln124_195_reg_34163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[0]),
        .Q(xor_ln124_195_reg_34163[0]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[1]),
        .Q(xor_ln124_195_reg_34163[1]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[2]),
        .Q(xor_ln124_195_reg_34163[2]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[3]),
        .Q(xor_ln124_195_reg_34163[3]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[4]),
        .Q(xor_ln124_195_reg_34163[4]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[5]),
        .Q(xor_ln124_195_reg_34163[5]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[6]),
        .Q(xor_ln124_195_reg_34163[6]),
        .R(1'b0));
  FDRE \xor_ln124_195_reg_34163_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_195_fu_14977_p2[7]),
        .Q(xor_ln124_195_reg_34163[7]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[0]),
        .Q(xor_ln124_196_reg_34169[0]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[1]),
        .Q(xor_ln124_196_reg_34169[1]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[2]),
        .Q(xor_ln124_196_reg_34169[2]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[3]),
        .Q(xor_ln124_196_reg_34169[3]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[4]),
        .Q(xor_ln124_196_reg_34169[4]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[5]),
        .Q(xor_ln124_196_reg_34169[5]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[6]),
        .Q(xor_ln124_196_reg_34169[6]),
        .R(1'b0));
  FDRE \xor_ln124_196_reg_34169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_196_fu_15004_p2[7]),
        .Q(xor_ln124_196_reg_34169[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[0]_i_1 
       (.I0(reg_2436[0]),
        .I1(xor_ln124_157_reg_34067[0]),
        .I2(x_assign_139_reg_34101[6]),
        .I3(x_assign_136_reg_34079[6]),
        .I4(x_assign_141_reg_34117[0]),
        .I5(x_assign_136_reg_34079[0]),
        .O(xor_ln124_197_fu_15031_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[1]_i_1 
       (.I0(reg_2436[1]),
        .I1(xor_ln124_157_reg_34067[1]),
        .I2(x_assign_139_reg_34101[7]),
        .I3(x_assign_136_reg_34079[7]),
        .I4(x_assign_141_reg_34117[1]),
        .I5(x_assign_136_reg_34079[1]),
        .O(xor_ln124_197_fu_15031_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[2]_i_1 
       (.I0(reg_2436[2]),
        .I1(xor_ln124_157_reg_34067[2]),
        .I2(or_ln134_92_fu_14938_p3[2]),
        .I3(or_ln134_91_fu_14932_p3[2]),
        .I4(x_assign_141_reg_34117[2]),
        .I5(x_assign_136_reg_34079[2]),
        .O(xor_ln124_197_fu_15031_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[3]_i_1 
       (.I0(reg_2436[3]),
        .I1(xor_ln124_157_reg_34067[3]),
        .I2(or_ln134_92_fu_14938_p3[3]),
        .I3(or_ln134_91_fu_14932_p3[3]),
        .I4(x_assign_141_reg_34117[3]),
        .I5(x_assign_136_reg_34079[3]),
        .O(xor_ln124_197_fu_15031_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[4]_i_1 
       (.I0(reg_2436[4]),
        .I1(xor_ln124_157_reg_34067[4]),
        .I2(or_ln134_92_fu_14938_p3[4]),
        .I3(or_ln134_91_fu_14932_p3[4]),
        .I4(or_ln134_93_fu_14944_p3[6]),
        .I5(x_assign_136_reg_34079[4]),
        .O(xor_ln124_197_fu_15031_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[5]_i_1 
       (.I0(reg_2436[5]),
        .I1(xor_ln124_157_reg_34067[5]),
        .I2(or_ln134_92_fu_14938_p3[5]),
        .I3(or_ln134_91_fu_14932_p3[5]),
        .I4(or_ln134_93_fu_14944_p3[7]),
        .I5(x_assign_136_reg_34079[5]),
        .O(xor_ln124_197_fu_15031_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[6]_i_1 
       (.I0(reg_2436[6]),
        .I1(xor_ln124_157_reg_34067[6]),
        .I2(x_assign_139_reg_34101[4]),
        .I3(x_assign_136_reg_34079[4]),
        .I4(or_ln134_93_fu_14944_p3[0]),
        .I5(x_assign_136_reg_34079[6]),
        .O(xor_ln124_197_fu_15031_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_197_reg_34174[7]_i_1 
       (.I0(reg_2436[7]),
        .I1(xor_ln124_157_reg_34067[7]),
        .I2(x_assign_139_reg_34101[5]),
        .I3(x_assign_136_reg_34079[5]),
        .I4(or_ln134_93_fu_14944_p3[1]),
        .I5(x_assign_136_reg_34079[7]),
        .O(xor_ln124_197_fu_15031_p2[7]));
  FDRE \xor_ln124_197_reg_34174_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[0]),
        .Q(xor_ln124_197_reg_34174[0]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[1]),
        .Q(xor_ln124_197_reg_34174[1]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[2]),
        .Q(xor_ln124_197_reg_34174[2]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[3]),
        .Q(xor_ln124_197_reg_34174[3]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[4]),
        .Q(xor_ln124_197_reg_34174[4]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[5]),
        .Q(xor_ln124_197_reg_34174[5]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[6]),
        .Q(xor_ln124_197_reg_34174[6]),
        .R(1'b0));
  FDRE \xor_ln124_197_reg_34174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_197_fu_15031_p2[7]),
        .Q(xor_ln124_197_reg_34174[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[0]_i_1 
       (.I0(\reg_2454_reg_n_0_[0] ),
        .I1(xor_ln124_158_reg_34073[0]),
        .I2(x_assign_141_reg_34117[0]),
        .I3(x_assign_136_reg_34079[0]),
        .I4(x_assign_138_reg_34095[6]),
        .I5(or_ln134_93_fu_14944_p3[0]),
        .O(xor_ln124_198_fu_15058_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[1]_i_1 
       (.I0(\reg_2454_reg_n_0_[1] ),
        .I1(xor_ln124_158_reg_34073[1]),
        .I2(x_assign_141_reg_34117[1]),
        .I3(x_assign_136_reg_34079[1]),
        .I4(x_assign_138_reg_34095[7]),
        .I5(or_ln134_93_fu_14944_p3[1]),
        .O(xor_ln124_198_fu_15058_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[2]_i_1 
       (.I0(\reg_2454_reg_n_0_[2] ),
        .I1(xor_ln124_158_reg_34073[2]),
        .I2(x_assign_141_reg_34117[2]),
        .I3(x_assign_136_reg_34079[2]),
        .I4(or_ln134_94_fu_14950_p3[2]),
        .I5(or_ln134_93_fu_14944_p3[2]),
        .O(xor_ln124_198_fu_15058_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[3]_i_1 
       (.I0(\reg_2454_reg_n_0_[3] ),
        .I1(xor_ln124_158_reg_34073[3]),
        .I2(x_assign_141_reg_34117[3]),
        .I3(x_assign_136_reg_34079[3]),
        .I4(or_ln134_94_fu_14950_p3[3]),
        .I5(or_ln134_93_fu_14944_p3[3]),
        .O(xor_ln124_198_fu_15058_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[4]_i_1 
       (.I0(\reg_2454_reg_n_0_[4] ),
        .I1(xor_ln124_158_reg_34073[4]),
        .I2(or_ln134_93_fu_14944_p3[6]),
        .I3(x_assign_136_reg_34079[4]),
        .I4(or_ln134_94_fu_14950_p3[4]),
        .I5(or_ln134_93_fu_14944_p3[4]),
        .O(xor_ln124_198_fu_15058_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[5]_i_1 
       (.I0(\reg_2454_reg_n_0_[5] ),
        .I1(xor_ln124_158_reg_34073[5]),
        .I2(or_ln134_93_fu_14944_p3[7]),
        .I3(x_assign_136_reg_34079[5]),
        .I4(or_ln134_94_fu_14950_p3[5]),
        .I5(or_ln134_93_fu_14944_p3[5]),
        .O(xor_ln124_198_fu_15058_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[6]_i_1 
       (.I0(\reg_2454_reg_n_0_[6] ),
        .I1(xor_ln124_158_reg_34073[6]),
        .I2(or_ln134_93_fu_14944_p3[0]),
        .I3(x_assign_136_reg_34079[6]),
        .I4(or_ln134_94_fu_14950_p3[6]),
        .I5(or_ln134_93_fu_14944_p3[6]),
        .O(xor_ln124_198_fu_15058_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_198_reg_34180[7]_i_1 
       (.I0(\reg_2454_reg_n_0_[7] ),
        .I1(xor_ln124_158_reg_34073[7]),
        .I2(or_ln134_93_fu_14944_p3[1]),
        .I3(x_assign_136_reg_34079[7]),
        .I4(or_ln134_94_fu_14950_p3[7]),
        .I5(or_ln134_93_fu_14944_p3[7]),
        .O(xor_ln124_198_fu_15058_p2[7]));
  FDRE \xor_ln124_198_reg_34180_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[0]),
        .Q(xor_ln124_198_reg_34180[0]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[1]),
        .Q(xor_ln124_198_reg_34180[1]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[2]),
        .Q(xor_ln124_198_reg_34180[2]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[3]),
        .Q(xor_ln124_198_reg_34180[3]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[4]),
        .Q(xor_ln124_198_reg_34180[4]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[5]),
        .Q(xor_ln124_198_reg_34180[5]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[6]),
        .Q(xor_ln124_198_reg_34180[6]),
        .R(1'b0));
  FDRE \xor_ln124_198_reg_34180_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_198_fu_15058_p2[7]),
        .Q(xor_ln124_198_reg_34180[7]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[0]),
        .Q(xor_ln124_19_reg_32514[0]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[1]),
        .Q(xor_ln124_19_reg_32514[1]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[2]),
        .Q(xor_ln124_19_reg_32514[2]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[3]),
        .Q(xor_ln124_19_reg_32514[3]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[4]),
        .Q(xor_ln124_19_reg_32514[4]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[5]),
        .Q(xor_ln124_19_reg_32514[5]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[6]),
        .Q(xor_ln124_19_reg_32514[6]),
        .R(1'b0));
  FDRE \xor_ln124_19_reg_32514_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_19_fu_3833_p2[7]),
        .Q(xor_ln124_19_reg_32514[7]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[0]),
        .Q(xor_ln124_203_reg_34306[0]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[1]),
        .Q(xor_ln124_203_reg_34306[1]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[2]),
        .Q(xor_ln124_203_reg_34306[2]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[3]),
        .Q(xor_ln124_203_reg_34306[3]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[4]),
        .Q(xor_ln124_203_reg_34306[4]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[5]),
        .Q(xor_ln124_203_reg_34306[5]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[6]),
        .Q(xor_ln124_203_reg_34306[6]),
        .R(1'b0));
  FDRE \xor_ln124_203_reg_34306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_203_fu_16110_p2[7]),
        .Q(xor_ln124_203_reg_34306[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[0]_i_2 
       (.I0(x_assign_126_reg_34207[6]),
        .I1(xor_ln124_140_reg_33684[0]),
        .I2(x_assign_126_reg_34207[0]),
        .I3(x_assign_127_reg_34213[0]),
        .I4(reg_2493[0]),
        .I5(x_assign_129_reg_34229[6]),
        .O(\xor_ln124_204_reg_34312[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[1]_i_2 
       (.I0(x_assign_126_reg_34207[7]),
        .I1(xor_ln124_140_reg_33684[1]),
        .I2(x_assign_126_reg_34207[1]),
        .I3(x_assign_127_reg_34213[1]),
        .I4(reg_2493[1]),
        .I5(x_assign_129_reg_34229[7]),
        .O(\xor_ln124_204_reg_34312[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[5]_i_2 
       (.I0(or_ln134_86_fu_15671_p3[5]),
        .I1(xor_ln124_140_reg_33684[5]),
        .I2(x_assign_126_reg_34207[5]),
        .I3(or_ln134_84_fu_15659_p3[7]),
        .I4(reg_2493[5]),
        .I5(or_ln134_85_fu_15665_p3[5]),
        .O(\xor_ln124_204_reg_34312[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[6]_i_2 
       (.I0(x_assign_126_reg_34207[4]),
        .I1(xor_ln124_140_reg_33684[6]),
        .I2(x_assign_126_reg_34207[6]),
        .I3(x_assign_127_reg_34213[6]),
        .I4(reg_2493[6]),
        .I5(x_assign_129_reg_34229[4]),
        .O(\xor_ln124_204_reg_34312[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[7]_i_2 
       (.I0(x_assign_126_reg_34207[5]),
        .I1(xor_ln124_140_reg_33684[7]),
        .I2(x_assign_126_reg_34207[7]),
        .I3(x_assign_127_reg_34213[7]),
        .I4(reg_2493[7]),
        .I5(x_assign_129_reg_34229[5]),
        .O(\xor_ln124_204_reg_34312[7]_i_2_n_0 ));
  FDRE \xor_ln124_204_reg_34312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[0]),
        .Q(xor_ln124_204_reg_34312[0]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[1]),
        .Q(xor_ln124_204_reg_34312[1]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[2]),
        .Q(xor_ln124_204_reg_34312[2]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[3]),
        .Q(xor_ln124_204_reg_34312[3]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[4]),
        .Q(xor_ln124_204_reg_34312[4]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[5]),
        .Q(xor_ln124_204_reg_34312[5]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[6]),
        .Q(xor_ln124_204_reg_34312[6]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_34312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_204_fu_16140_p2[7]),
        .Q(xor_ln124_204_reg_34312[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[2]_i_2 
       (.I0(xor_ln124_141_reg_33689[2]),
        .I1(x_assign_144_reg_34270[2]),
        .I2(x_assign_124_reg_34191[2]),
        .I3(or_ln134_83_fu_15653_p3[2]),
        .I4(reg_2486[2]),
        .I5(x_assign_129_reg_34229[2]),
        .O(\xor_ln124_205_reg_34318[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_205_reg_34318[3]_i_2 
       (.I0(xor_ln124_141_reg_33689[3]),
        .I1(reg_2486[3]),
        .O(\xor_ln124_205_reg_34318[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[3]_i_3 
       (.I0(x_assign_124_reg_34191[3]),
        .I1(x_assign_129_reg_34229[3]),
        .I2(x_assign_144_reg_34270[3]),
        .I3(or_ln134_98_fu_16081_p3[3]),
        .I4(or_ln134_83_fu_15653_p3[3]),
        .I5(or_ln134_84_fu_15659_p3[3]),
        .O(\xor_ln124_205_reg_34318[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_205_reg_34318[4]_i_2 
       (.I0(xor_ln124_141_reg_33689[4]),
        .I1(reg_2486[4]),
        .O(\xor_ln124_205_reg_34318[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[4]_i_3 
       (.I0(or_ln134_83_fu_15653_p3[6]),
        .I1(x_assign_129_reg_34229[4]),
        .I2(x_assign_144_reg_34270[4]),
        .I3(or_ln134_98_fu_16081_p3[4]),
        .I4(or_ln134_83_fu_15653_p3[4]),
        .I5(or_ln134_84_fu_15659_p3[4]),
        .O(\xor_ln124_205_reg_34318[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[5]_i_2 
       (.I0(x_assign_144_reg_34270[5]),
        .I1(x_assign_144_reg_34270[4]),
        .I2(x_assign_129_reg_34229[5]),
        .I3(or_ln134_83_fu_15653_p3[7]),
        .I4(xor_ln124_141_reg_33689[5]),
        .I5(reg_2486[5]),
        .O(\xor_ln124_205_reg_34318[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_205_reg_34318[5]_i_3 
       (.I0(or_ln134_83_fu_15653_p3[5]),
        .I1(or_ln134_84_fu_15659_p3[5]),
        .O(\xor_ln124_205_reg_34318[5]_i_3_n_0 ));
  FDRE \xor_ln124_205_reg_34318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[0]),
        .Q(xor_ln124_205_reg_34318[0]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[1]),
        .Q(xor_ln124_205_reg_34318[1]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[2]),
        .Q(xor_ln124_205_reg_34318[2]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[3]),
        .Q(xor_ln124_205_reg_34318[3]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[4]),
        .Q(xor_ln124_205_reg_34318[4]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[5]),
        .Q(xor_ln124_205_reg_34318[5]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[6]),
        .Q(xor_ln124_205_reg_34318[6]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_34318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_16169_p2[7]),
        .Q(xor_ln124_205_reg_34318[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[3]_i_2 
       (.I0(or_ln134_85_fu_15665_p3[3]),
        .I1(reg_2505[3]),
        .I2(x_assign_124_reg_34191[3]),
        .I3(or_ln134_98_fu_16081_p3[3]),
        .I4(xor_ln124_142_reg_33694[3]),
        .I5(x_assign_129_reg_34229[3]),
        .O(\xor_ln124_206_reg_34324[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[4]_i_2 
       (.I0(or_ln134_85_fu_15665_p3[4]),
        .I1(reg_2505[4]),
        .I2(or_ln134_83_fu_15653_p3[6]),
        .I3(or_ln134_98_fu_16081_p3[4]),
        .I4(xor_ln124_142_reg_33694[4]),
        .I5(x_assign_129_reg_34229[4]),
        .O(\xor_ln124_206_reg_34324[4]_i_2_n_0 ));
  FDRE \xor_ln124_206_reg_34324_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[0]),
        .Q(xor_ln124_206_reg_34324[0]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[1]),
        .Q(xor_ln124_206_reg_34324[1]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[2]),
        .Q(xor_ln124_206_reg_34324[2]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[3]),
        .Q(xor_ln124_206_reg_34324[3]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[4]),
        .Q(xor_ln124_206_reg_34324[4]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[5]),
        .Q(xor_ln124_206_reg_34324[5]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[6]),
        .Q(xor_ln124_206_reg_34324[6]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_34324_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_206_fu_16199_p2[7]),
        .Q(xor_ln124_206_reg_34324[7]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[0]),
        .Q(xor_ln124_20_reg_32556[0]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[1]),
        .Q(xor_ln124_20_reg_32556[1]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[2]),
        .Q(xor_ln124_20_reg_32556[2]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[3]),
        .Q(xor_ln124_20_reg_32556[3]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[4]),
        .Q(xor_ln124_20_reg_32556[4]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[5]),
        .Q(xor_ln124_20_reg_32556[5]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[6]),
        .Q(xor_ln124_20_reg_32556[6]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_32556_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_20_fu_4002_p2[7]),
        .Q(xor_ln124_20_reg_32556[7]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[0]),
        .Q(xor_ln124_219_reg_34611[0]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[1]),
        .Q(xor_ln124_219_reg_34611[1]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[2]),
        .Q(xor_ln124_219_reg_34611[2]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[3]),
        .Q(xor_ln124_219_reg_34611[3]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[4]),
        .Q(xor_ln124_219_reg_34611[4]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[5]),
        .Q(xor_ln124_219_reg_34611[5]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[6]),
        .Q(xor_ln124_219_reg_34611[6]),
        .R(1'b0));
  FDRE \xor_ln124_219_reg_34611_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_219_fu_18847_p2[7]),
        .Q(xor_ln124_219_reg_34611[7]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[0]),
        .Q(xor_ln124_21_reg_32599[0]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[1]),
        .Q(xor_ln124_21_reg_32599[1]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[2]),
        .Q(xor_ln124_21_reg_32599[2]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[3]),
        .Q(xor_ln124_21_reg_32599[3]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[4]),
        .Q(xor_ln124_21_reg_32599[4]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[5]),
        .Q(xor_ln124_21_reg_32599[5]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[6]),
        .Q(xor_ln124_21_reg_32599[6]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_32599_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_21_fu_4229_p2[7]),
        .Q(xor_ln124_21_reg_32599[7]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[0]),
        .Q(xor_ln124_220_reg_34617[0]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[1]),
        .Q(xor_ln124_220_reg_34617[1]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[2]),
        .Q(xor_ln124_220_reg_34617[2]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[3]),
        .Q(xor_ln124_220_reg_34617[3]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[4]),
        .Q(xor_ln124_220_reg_34617[4]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[5]),
        .Q(xor_ln124_220_reg_34617[5]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[6]),
        .Q(xor_ln124_220_reg_34617[6]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_34617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_220_fu_18876_p2[7]),
        .Q(xor_ln124_220_reg_34617[7]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[0]),
        .Q(xor_ln124_221_reg_34623[0]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[1]),
        .Q(xor_ln124_221_reg_34623[1]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[2]),
        .Q(xor_ln124_221_reg_34623[2]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[3]),
        .Q(xor_ln124_221_reg_34623[3]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[4]),
        .Q(xor_ln124_221_reg_34623[4]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[5]),
        .Q(xor_ln124_221_reg_34623[5]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[6]),
        .Q(xor_ln124_221_reg_34623[6]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_34623_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_221_fu_18905_p2[7]),
        .Q(xor_ln124_221_reg_34623[7]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[0]),
        .Q(xor_ln124_222_reg_34629[0]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[1]),
        .Q(xor_ln124_222_reg_34629[1]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[2]),
        .Q(xor_ln124_222_reg_34629[2]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[3]),
        .Q(xor_ln124_222_reg_34629[3]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[4]),
        .Q(xor_ln124_222_reg_34629[4]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[5]),
        .Q(xor_ln124_222_reg_34629[5]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[6]),
        .Q(xor_ln124_222_reg_34629[6]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_34629_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_222_fu_18934_p2[7]),
        .Q(xor_ln124_222_reg_34629[7]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[0]),
        .Q(xor_ln124_227_reg_34527[0]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[1]),
        .Q(xor_ln124_227_reg_34527[1]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[2]),
        .Q(xor_ln124_227_reg_34527[2]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[3]),
        .Q(xor_ln124_227_reg_34527[3]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[4]),
        .Q(xor_ln124_227_reg_34527[4]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[5]),
        .Q(xor_ln124_227_reg_34527[5]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[6]),
        .Q(xor_ln124_227_reg_34527[6]),
        .R(1'b0));
  FDRE \xor_ln124_227_reg_34527_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_227_fu_17726_p2[7]),
        .Q(xor_ln124_227_reg_34527[7]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[0]),
        .Q(xor_ln124_228_reg_34532[0]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[1]),
        .Q(xor_ln124_228_reg_34532[1]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[2]),
        .Q(xor_ln124_228_reg_34532[2]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[3]),
        .Q(xor_ln124_228_reg_34532[3]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[4]),
        .Q(xor_ln124_228_reg_34532[4]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[5]),
        .Q(xor_ln124_228_reg_34532[5]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[6]),
        .Q(xor_ln124_228_reg_34532[6]),
        .R(1'b0));
  FDRE \xor_ln124_228_reg_34532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_228_fu_17753_p2[7]),
        .Q(xor_ln124_228_reg_34532[7]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[0]),
        .Q(xor_ln124_229_reg_34537[0]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[1]),
        .Q(xor_ln124_229_reg_34537[1]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[2]),
        .Q(xor_ln124_229_reg_34537[2]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[3]),
        .Q(xor_ln124_229_reg_34537[3]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[4]),
        .Q(xor_ln124_229_reg_34537[4]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[5]),
        .Q(xor_ln124_229_reg_34537[5]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[6]),
        .Q(xor_ln124_229_reg_34537[6]),
        .R(1'b0));
  FDRE \xor_ln124_229_reg_34537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_229_fu_17780_p2[7]),
        .Q(xor_ln124_229_reg_34537[7]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[0]),
        .Q(xor_ln124_22_reg_32656[0]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[1]),
        .Q(xor_ln124_22_reg_32656[1]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[2]),
        .Q(xor_ln124_22_reg_32656[2]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[3]),
        .Q(xor_ln124_22_reg_32656[3]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[4]),
        .Q(xor_ln124_22_reg_32656[4]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[5]),
        .Q(xor_ln124_22_reg_32656[5]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[6]),
        .Q(xor_ln124_22_reg_32656[6]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_32656_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_22_fu_4449_p2[7]),
        .Q(xor_ln124_22_reg_32656[7]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[0]),
        .Q(xor_ln124_230_reg_34542[0]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[1]),
        .Q(xor_ln124_230_reg_34542[1]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[2]),
        .Q(xor_ln124_230_reg_34542[2]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[3]),
        .Q(xor_ln124_230_reg_34542[3]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[4]),
        .Q(xor_ln124_230_reg_34542[4]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[5]),
        .Q(xor_ln124_230_reg_34542[5]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[6]),
        .Q(xor_ln124_230_reg_34542[6]),
        .R(1'b0));
  FDRE \xor_ln124_230_reg_34542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_230_fu_17807_p2[7]),
        .Q(xor_ln124_230_reg_34542[7]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[0]),
        .Q(xor_ln124_235_reg_34587[0]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[1]),
        .Q(xor_ln124_235_reg_34587[1]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[2]),
        .Q(xor_ln124_235_reg_34587[2]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[3]),
        .Q(xor_ln124_235_reg_34587[3]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[4]),
        .Q(xor_ln124_235_reg_34587[4]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[5]),
        .Q(xor_ln124_235_reg_34587[5]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[6]),
        .Q(xor_ln124_235_reg_34587[6]),
        .R(1'b0));
  FDRE \xor_ln124_235_reg_34587_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_235_fu_18392_p2[7]),
        .Q(xor_ln124_235_reg_34587[7]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[0]),
        .Q(xor_ln124_236_reg_34593[0]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[1]),
        .Q(xor_ln124_236_reg_34593[1]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[2]),
        .Q(xor_ln124_236_reg_34593[2]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[3]),
        .Q(xor_ln124_236_reg_34593[3]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[4]),
        .Q(xor_ln124_236_reg_34593[4]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[5]),
        .Q(xor_ln124_236_reg_34593[5]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[6]),
        .Q(xor_ln124_236_reg_34593[6]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_34593_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_236_fu_18422_p2[7]),
        .Q(xor_ln124_236_reg_34593[7]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[0]),
        .Q(xor_ln124_237_reg_34599[0]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[1]),
        .Q(xor_ln124_237_reg_34599[1]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[2]),
        .Q(xor_ln124_237_reg_34599[2]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[3]),
        .Q(xor_ln124_237_reg_34599[3]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[4]),
        .Q(xor_ln124_237_reg_34599[4]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[5]),
        .Q(xor_ln124_237_reg_34599[5]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[6]),
        .Q(xor_ln124_237_reg_34599[6]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_34599_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_237_fu_18452_p2[7]),
        .Q(xor_ln124_237_reg_34599[7]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[0]),
        .Q(xor_ln124_238_reg_34605[0]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[1]),
        .Q(xor_ln124_238_reg_34605[1]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[2]),
        .Q(xor_ln124_238_reg_34605[2]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[3]),
        .Q(xor_ln124_238_reg_34605[3]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[4]),
        .Q(xor_ln124_238_reg_34605[4]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[5]),
        .Q(xor_ln124_238_reg_34605[5]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[6]),
        .Q(xor_ln124_238_reg_34605[6]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_34605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_238_fu_18482_p2[7]),
        .Q(xor_ln124_238_reg_34605[7]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[0]),
        .Q(xor_ln124_251_reg_34887[0]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[1]),
        .Q(xor_ln124_251_reg_34887[1]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[2]),
        .Q(xor_ln124_251_reg_34887[2]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[3]),
        .Q(xor_ln124_251_reg_34887[3]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[4]),
        .Q(xor_ln124_251_reg_34887[4]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[5]),
        .Q(xor_ln124_251_reg_34887[5]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[6]),
        .Q(xor_ln124_251_reg_34887[6]),
        .R(1'b0));
  FDRE \xor_ln124_251_reg_34887_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_251_fu_21125_p2[7]),
        .Q(xor_ln124_251_reg_34887[7]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[0]),
        .Q(xor_ln124_252_reg_34893[0]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[1]),
        .Q(xor_ln124_252_reg_34893[1]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[2]),
        .Q(xor_ln124_252_reg_34893[2]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[3]),
        .Q(xor_ln124_252_reg_34893[3]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[4]),
        .Q(xor_ln124_252_reg_34893[4]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[5]),
        .Q(xor_ln124_252_reg_34893[5]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[6]),
        .Q(xor_ln124_252_reg_34893[6]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_34893_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_252_fu_21154_p2[7]),
        .Q(xor_ln124_252_reg_34893[7]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[0]),
        .Q(xor_ln124_253_reg_34899[0]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[1]),
        .Q(xor_ln124_253_reg_34899[1]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[2]),
        .Q(xor_ln124_253_reg_34899[2]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[3]),
        .Q(xor_ln124_253_reg_34899[3]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[4]),
        .Q(xor_ln124_253_reg_34899[4]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[5]),
        .Q(xor_ln124_253_reg_34899[5]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[6]),
        .Q(xor_ln124_253_reg_34899[6]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_34899_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_253_fu_21183_p2[7]),
        .Q(xor_ln124_253_reg_34899[7]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[0]),
        .Q(xor_ln124_254_reg_34905[0]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[1]),
        .Q(xor_ln124_254_reg_34905[1]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[2]),
        .Q(xor_ln124_254_reg_34905[2]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[3]),
        .Q(xor_ln124_254_reg_34905[3]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[4]),
        .Q(xor_ln124_254_reg_34905[4]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[5]),
        .Q(xor_ln124_254_reg_34905[5]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[6]),
        .Q(xor_ln124_254_reg_34905[6]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_34905_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_254_fu_21212_p2[7]),
        .Q(xor_ln124_254_reg_34905[7]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[0]),
        .Q(xor_ln124_259_reg_34803[0]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[1]),
        .Q(xor_ln124_259_reg_34803[1]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[2]),
        .Q(xor_ln124_259_reg_34803[2]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[3]),
        .Q(xor_ln124_259_reg_34803[3]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[4]),
        .Q(xor_ln124_259_reg_34803[4]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[5]),
        .Q(xor_ln124_259_reg_34803[5]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[6]),
        .Q(xor_ln124_259_reg_34803[6]),
        .R(1'b0));
  FDRE \xor_ln124_259_reg_34803_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_259_fu_20009_p2[7]),
        .Q(xor_ln124_259_reg_34803[7]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[0]),
        .Q(xor_ln124_260_reg_34808[0]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[1]),
        .Q(xor_ln124_260_reg_34808[1]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[2]),
        .Q(xor_ln124_260_reg_34808[2]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[3]),
        .Q(xor_ln124_260_reg_34808[3]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[4]),
        .Q(xor_ln124_260_reg_34808[4]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[5]),
        .Q(xor_ln124_260_reg_34808[5]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[6]),
        .Q(xor_ln124_260_reg_34808[6]),
        .R(1'b0));
  FDRE \xor_ln124_260_reg_34808_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_260_fu_20036_p2[7]),
        .Q(xor_ln124_260_reg_34808[7]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[0]),
        .Q(xor_ln124_262_reg_34818[0]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[1]),
        .Q(xor_ln124_262_reg_34818[1]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[2]),
        .Q(xor_ln124_262_reg_34818[2]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[3]),
        .Q(xor_ln124_262_reg_34818[3]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[4]),
        .Q(xor_ln124_262_reg_34818[4]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[5]),
        .Q(xor_ln124_262_reg_34818[5]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[6]),
        .Q(xor_ln124_262_reg_34818[6]),
        .R(1'b0));
  FDRE \xor_ln124_262_reg_34818_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_262_fu_20090_p2[7]),
        .Q(xor_ln124_262_reg_34818[7]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[0]),
        .Q(xor_ln124_266_reg_34863[0]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[1]),
        .Q(xor_ln124_266_reg_34863[1]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[2]),
        .Q(xor_ln124_266_reg_34863[2]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[3]),
        .Q(xor_ln124_266_reg_34863[3]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[4]),
        .Q(xor_ln124_266_reg_34863[4]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[5]),
        .Q(xor_ln124_266_reg_34863[5]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[6]),
        .Q(xor_ln124_266_reg_34863[6]),
        .R(1'b0));
  FDRE \xor_ln124_266_reg_34863_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_266_fu_20670_p2[7]),
        .Q(xor_ln124_266_reg_34863[7]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[0]),
        .Q(xor_ln124_267_reg_34869[0]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[1]),
        .Q(xor_ln124_267_reg_34869[1]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[2]),
        .Q(xor_ln124_267_reg_34869[2]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[3]),
        .Q(xor_ln124_267_reg_34869[3]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[4]),
        .Q(xor_ln124_267_reg_34869[4]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[5]),
        .Q(xor_ln124_267_reg_34869[5]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[6]),
        .Q(xor_ln124_267_reg_34869[6]),
        .R(1'b0));
  FDRE \xor_ln124_267_reg_34869_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_267_fu_20700_p2[7]),
        .Q(xor_ln124_267_reg_34869[7]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[0]),
        .Q(xor_ln124_268_reg_34875[0]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[1]),
        .Q(xor_ln124_268_reg_34875[1]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[2]),
        .Q(xor_ln124_268_reg_34875[2]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[3]),
        .Q(xor_ln124_268_reg_34875[3]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[4]),
        .Q(xor_ln124_268_reg_34875[4]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[5]),
        .Q(xor_ln124_268_reg_34875[5]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[6]),
        .Q(xor_ln124_268_reg_34875[6]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_34875_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_268_fu_20730_p2[7]),
        .Q(xor_ln124_268_reg_34875[7]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[0]),
        .Q(xor_ln124_269_reg_34881[0]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[1]),
        .Q(xor_ln124_269_reg_34881[1]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[2]),
        .Q(xor_ln124_269_reg_34881[2]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[3]),
        .Q(xor_ln124_269_reg_34881[3]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[4]),
        .Q(xor_ln124_269_reg_34881[4]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[5]),
        .Q(xor_ln124_269_reg_34881[5]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[6]),
        .Q(xor_ln124_269_reg_34881[6]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_34881_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_269_fu_20760_p2[7]),
        .Q(xor_ln124_269_reg_34881[7]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[0]),
        .Q(xor_ln124_27_reg_32743[0]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[1]),
        .Q(xor_ln124_27_reg_32743[1]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[2]),
        .Q(xor_ln124_27_reg_32743[2]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[3]),
        .Q(xor_ln124_27_reg_32743[3]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[4]),
        .Q(xor_ln124_27_reg_32743[4]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[5]),
        .Q(xor_ln124_27_reg_32743[5]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[6]),
        .Q(xor_ln124_27_reg_32743[6]),
        .R(1'b0));
  FDRE \xor_ln124_27_reg_32743_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_27_fu_5246_p2[7]),
        .Q(xor_ln124_27_reg_32743[7]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[0]),
        .Q(xor_ln124_282_reg_35243[0]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[1]),
        .Q(xor_ln124_282_reg_35243[1]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[2]),
        .Q(xor_ln124_282_reg_35243[2]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[3]),
        .Q(xor_ln124_282_reg_35243[3]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[4]),
        .Q(xor_ln124_282_reg_35243[4]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[5]),
        .Q(xor_ln124_282_reg_35243[5]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[6]),
        .Q(xor_ln124_282_reg_35243[6]),
        .R(1'b0));
  FDRE \xor_ln124_282_reg_35243_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_282_fu_23437_p2[7]),
        .Q(xor_ln124_282_reg_35243[7]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[0]),
        .Q(xor_ln124_283_reg_35249[0]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[1]),
        .Q(xor_ln124_283_reg_35249[1]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[2]),
        .Q(xor_ln124_283_reg_35249[2]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[3]),
        .Q(xor_ln124_283_reg_35249[3]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[4]),
        .Q(xor_ln124_283_reg_35249[4]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[5]),
        .Q(xor_ln124_283_reg_35249[5]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[6]),
        .Q(xor_ln124_283_reg_35249[6]),
        .R(1'b0));
  FDRE \xor_ln124_283_reg_35249_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_283_fu_23466_p2[7]),
        .Q(xor_ln124_283_reg_35249[7]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[0]),
        .Q(xor_ln124_284_reg_35255[0]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[1]),
        .Q(xor_ln124_284_reg_35255[1]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[2]),
        .Q(xor_ln124_284_reg_35255[2]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[3]),
        .Q(xor_ln124_284_reg_35255[3]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[4]),
        .Q(xor_ln124_284_reg_35255[4]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[5]),
        .Q(xor_ln124_284_reg_35255[5]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[6]),
        .Q(xor_ln124_284_reg_35255[6]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_35255_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_284_fu_23495_p2[7]),
        .Q(xor_ln124_284_reg_35255[7]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[0]),
        .Q(xor_ln124_285_reg_35261[0]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[1]),
        .Q(xor_ln124_285_reg_35261[1]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[2]),
        .Q(xor_ln124_285_reg_35261[2]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[3]),
        .Q(xor_ln124_285_reg_35261[3]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[4]),
        .Q(xor_ln124_285_reg_35261[4]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[5]),
        .Q(xor_ln124_285_reg_35261[5]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[6]),
        .Q(xor_ln124_285_reg_35261[6]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_35261_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_285_fu_23524_p2[7]),
        .Q(xor_ln124_285_reg_35261[7]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[0]),
        .Q(xor_ln124_28_reg_32749[0]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[1]),
        .Q(xor_ln124_28_reg_32749[1]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[2]),
        .Q(xor_ln124_28_reg_32749[2]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[3]),
        .Q(xor_ln124_28_reg_32749[3]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[4]),
        .Q(xor_ln124_28_reg_32749[4]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[5]),
        .Q(xor_ln124_28_reg_32749[5]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[6]),
        .Q(xor_ln124_28_reg_32749[6]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_32749_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_28_fu_5273_p2[7]),
        .Q(xor_ln124_28_reg_32749[7]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[0]),
        .Q(xor_ln124_290_reg_35031[0]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[1]),
        .Q(xor_ln124_290_reg_35031[1]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[2]),
        .Q(xor_ln124_290_reg_35031[2]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[3]),
        .Q(xor_ln124_290_reg_35031[3]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[4]),
        .Q(xor_ln124_290_reg_35031[4]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[5]),
        .Q(xor_ln124_290_reg_35031[5]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[6]),
        .Q(xor_ln124_290_reg_35031[6]),
        .R(1'b0));
  FDRE \xor_ln124_290_reg_35031_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_290_fu_21933_p2[7]),
        .Q(xor_ln124_290_reg_35031[7]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[0]),
        .Q(xor_ln124_291_reg_35036[0]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[1]),
        .Q(xor_ln124_291_reg_35036[1]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[2]),
        .Q(xor_ln124_291_reg_35036[2]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[3]),
        .Q(xor_ln124_291_reg_35036[3]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[4]),
        .Q(xor_ln124_291_reg_35036[4]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[5]),
        .Q(xor_ln124_291_reg_35036[5]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[6]),
        .Q(xor_ln124_291_reg_35036[6]),
        .R(1'b0));
  FDRE \xor_ln124_291_reg_35036_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_291_fu_21960_p2[7]),
        .Q(xor_ln124_291_reg_35036[7]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[0]),
        .Q(xor_ln124_292_reg_35041[0]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[1]),
        .Q(xor_ln124_292_reg_35041[1]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[2]),
        .Q(xor_ln124_292_reg_35041[2]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[3]),
        .Q(xor_ln124_292_reg_35041[3]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[4]),
        .Q(xor_ln124_292_reg_35041[4]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[5]),
        .Q(xor_ln124_292_reg_35041[5]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[6]),
        .Q(xor_ln124_292_reg_35041[6]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_35041_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_292_fu_21987_p2[7]),
        .Q(xor_ln124_292_reg_35041[7]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[0]),
        .Q(xor_ln124_293_reg_35046[0]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[1]),
        .Q(xor_ln124_293_reg_35046[1]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[2]),
        .Q(xor_ln124_293_reg_35046[2]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[3]),
        .Q(xor_ln124_293_reg_35046[3]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[4]),
        .Q(xor_ln124_293_reg_35046[4]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[5]),
        .Q(xor_ln124_293_reg_35046[5]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[6]),
        .Q(xor_ln124_293_reg_35046[6]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_35046_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_293_fu_22014_p2[7]),
        .Q(xor_ln124_293_reg_35046[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[0]_i_1 
       (.I0(xor_ln124_235_reg_34587[0]),
        .I1(\reg_2446_reg_n_0_[0] ),
        .I2(x_assign_199_reg_35077[0]),
        .I3(\xor_ln124_298_reg_35203[0]_i_2_n_0 ),
        .I4(reg_2412[0]),
        .I5(x_assign_198_reg_35071[0]),
        .O(xor_ln124_298_fu_22944_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[0]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[0]),
        .I1(x_assign_196_reg_35015[6]),
        .I2(x_assign_218_reg_35141[0]),
        .I3(or_ln134_146_fu_22916_p3[1]),
        .I4(or_ln134_143_fu_22898_p3[0]),
        .I5(x_assign_218_reg_35141[7]),
        .O(\xor_ln124_298_reg_35203[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[2]_i_1 
       (.I0(xor_ln124_235_reg_34587[2]),
        .I1(\reg_2446_reg_n_0_[2] ),
        .I2(x_assign_199_reg_35077[2]),
        .I3(\xor_ln124_298_reg_35203[2]_i_2_n_0 ),
        .I4(reg_2412[2]),
        .I5(x_assign_198_reg_35071[2]),
        .O(xor_ln124_298_fu_22944_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[2]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[2]),
        .I1(or_ln134_131_fu_22722_p3[2]),
        .I2(x_assign_218_reg_35141[2]),
        .I3(x_assign_216_reg_35119[2]),
        .I4(or_ln134_143_fu_22898_p3[2]),
        .I5(or_ln134_144_fu_22904_p3[2]),
        .O(\xor_ln124_298_reg_35203[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[3]_i_1 
       (.I0(xor_ln124_235_reg_34587[3]),
        .I1(\reg_2446_reg_n_0_[3] ),
        .I2(x_assign_199_reg_35077[3]),
        .I3(\xor_ln124_298_reg_35203[3]_i_2_n_0 ),
        .I4(reg_2412[3]),
        .I5(x_assign_198_reg_35071[3]),
        .O(xor_ln124_298_fu_22944_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[3]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[3]),
        .I1(or_ln134_131_fu_22722_p3[3]),
        .I2(x_assign_218_reg_35141[3]),
        .I3(x_assign_216_reg_35119[3]),
        .I4(or_ln134_143_fu_22898_p3[3]),
        .I5(or_ln134_144_fu_22904_p3[3]),
        .O(\xor_ln124_298_reg_35203[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[7]_i_1 
       (.I0(xor_ln124_235_reg_34587[7]),
        .I1(\reg_2446_reg_n_0_[7] ),
        .I2(or_ln134_132_fu_22728_p3[1]),
        .I3(\xor_ln124_298_reg_35203[7]_i_2_n_0 ),
        .I4(reg_2412[7]),
        .I5(x_assign_198_reg_35071[7]),
        .O(xor_ln124_298_fu_22944_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[7]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[7]),
        .I1(or_ln134_131_fu_22722_p3[7]),
        .I2(x_assign_218_reg_35141[7]),
        .I3(x_assign_216_reg_35119[7]),
        .I4(or_ln134_143_fu_22898_p3[7]),
        .I5(x_assign_218_reg_35141[6]),
        .O(\xor_ln124_298_reg_35203[7]_i_2_n_0 ));
  FDRE \xor_ln124_298_reg_35203_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[0]),
        .Q(xor_ln124_298_reg_35203[0]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[1]),
        .Q(xor_ln124_298_reg_35203[1]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[2]),
        .Q(xor_ln124_298_reg_35203[2]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[3]),
        .Q(xor_ln124_298_reg_35203[3]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[4]),
        .Q(xor_ln124_298_reg_35203[4]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[5]),
        .Q(xor_ln124_298_reg_35203[5]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[6]),
        .Q(xor_ln124_298_reg_35203[6]),
        .R(1'b0));
  FDRE \xor_ln124_298_reg_35203_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_298_fu_22944_p2[7]),
        .Q(xor_ln124_298_reg_35203[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[0]_i_1 
       (.I0(xor_ln124_236_reg_34593[0]),
        .I1(reg_2436[0]),
        .I2(x_assign_199_reg_35077[0]),
        .I3(\xor_ln124_299_reg_35208[0]_i_2_n_0 ),
        .I4(reg_2462[0]),
        .I5(x_assign_198_reg_35071[0]),
        .O(xor_ln124_299_fu_22972_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[0]_i_2 
       (.I0(x_assign_198_reg_35071[6]),
        .I1(x_assign_201_reg_35093[6]),
        .I2(or_ln134_143_fu_22898_p3[1]),
        .I3(or_ln134_145_fu_22910_p3[1]),
        .I4(or_ln134_143_fu_22898_p3[0]),
        .I5(x_assign_218_reg_35141[7]),
        .O(\xor_ln124_299_reg_35208[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[5]_i_1 
       (.I0(xor_ln124_236_reg_34593[5]),
        .I1(reg_2436[5]),
        .I2(or_ln134_132_fu_22728_p3[7]),
        .I3(\xor_ln124_299_reg_35208[5]_i_2_n_0 ),
        .I4(reg_2462[5]),
        .I5(x_assign_198_reg_35071[5]),
        .O(xor_ln124_299_fu_22972_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[5]_i_2 
       (.I0(or_ln134_134_fu_22740_p3[5]),
        .I1(or_ln134_133_fu_22734_p3[5]),
        .I2(or_ln134_143_fu_22898_p3[6]),
        .I3(or_ln134_145_fu_22910_p3[6]),
        .I4(or_ln134_143_fu_22898_p3[5]),
        .I5(x_assign_218_reg_35141[4]),
        .O(\xor_ln124_299_reg_35208[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[6]_i_1 
       (.I0(xor_ln124_236_reg_34593[6]),
        .I1(reg_2436[6]),
        .I2(or_ln134_132_fu_22728_p3[0]),
        .I3(\xor_ln124_299_reg_35208[6]_i_2_n_0 ),
        .I4(reg_2462[6]),
        .I5(x_assign_198_reg_35071[6]),
        .O(xor_ln124_299_fu_22972_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[6]_i_2 
       (.I0(x_assign_198_reg_35071[4]),
        .I1(x_assign_201_reg_35093[4]),
        .I2(or_ln134_143_fu_22898_p3[7]),
        .I3(or_ln134_145_fu_22910_p3[7]),
        .I4(or_ln134_143_fu_22898_p3[6]),
        .I5(x_assign_218_reg_35141[5]),
        .O(\xor_ln124_299_reg_35208[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[7]_i_1 
       (.I0(xor_ln124_236_reg_34593[7]),
        .I1(reg_2436[7]),
        .I2(or_ln134_132_fu_22728_p3[1]),
        .I3(\xor_ln124_299_reg_35208[7]_i_2_n_0 ),
        .I4(reg_2462[7]),
        .I5(x_assign_198_reg_35071[7]),
        .O(xor_ln124_299_fu_22972_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[7]_i_2 
       (.I0(x_assign_198_reg_35071[5]),
        .I1(x_assign_201_reg_35093[5]),
        .I2(or_ln134_143_fu_22898_p3[0]),
        .I3(or_ln134_145_fu_22910_p3[0]),
        .I4(or_ln134_143_fu_22898_p3[7]),
        .I5(x_assign_218_reg_35141[6]),
        .O(\xor_ln124_299_reg_35208[7]_i_2_n_0 ));
  FDRE \xor_ln124_299_reg_35208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[0]),
        .Q(xor_ln124_299_reg_35208[0]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[1]),
        .Q(xor_ln124_299_reg_35208[1]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[2]),
        .Q(xor_ln124_299_reg_35208[2]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[3]),
        .Q(xor_ln124_299_reg_35208[3]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[4]),
        .Q(xor_ln124_299_reg_35208[4]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[5]),
        .Q(xor_ln124_299_reg_35208[5]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[6]),
        .Q(xor_ln124_299_reg_35208[6]),
        .R(1'b0));
  FDRE \xor_ln124_299_reg_35208_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_299_fu_22972_p2[7]),
        .Q(xor_ln124_299_reg_35208[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_32755[2]_i_2 
       (.I0(or_ln134_10_reg_32672[2]),
        .I1(or_ln134_8_fu_5218_p3[2]),
        .O(\xor_ln124_29_reg_32755[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_32755[3]_i_2 
       (.I0(or_ln134_10_reg_32672[3]),
        .I1(or_ln134_8_fu_5218_p3[3]),
        .O(\xor_ln124_29_reg_32755[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_32755[4]_i_2 
       (.I0(or_ln134_10_reg_32672[4]),
        .I1(or_ln134_8_fu_5218_p3[4]),
        .O(\xor_ln124_29_reg_32755[4]_i_2_n_0 ));
  FDRE \xor_ln124_29_reg_32755_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[0]),
        .Q(xor_ln124_29_reg_32755[0]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[1]),
        .Q(xor_ln124_29_reg_32755[1]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[2]),
        .Q(xor_ln124_29_reg_32755[2]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[3]),
        .Q(xor_ln124_29_reg_32755[3]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[4]),
        .Q(xor_ln124_29_reg_32755[4]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[5]),
        .Q(xor_ln124_29_reg_32755[5]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[6]),
        .Q(xor_ln124_29_reg_32755[6]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_32755_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_29_fu_5300_p2[7]),
        .Q(xor_ln124_29_reg_32755[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[1]_i_1 
       (.I0(xor_ln124_237_reg_34599[1]),
        .I1(\reg_2454_reg_n_0_[1] ),
        .I2(x_assign_201_reg_35093[1]),
        .I3(\xor_ln124_300_reg_35213[1]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[1] ),
        .I5(x_assign_196_reg_35015[1]),
        .O(xor_ln124_300_fu_23000_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[1]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[1]),
        .I1(x_assign_196_reg_35015[7]),
        .I2(or_ln134_145_fu_22910_p3[1]),
        .I3(or_ln134_146_fu_22916_p3[1]),
        .I4(x_assign_218_reg_35141[1]),
        .I5(x_assign_216_reg_35119[1]),
        .O(\xor_ln124_300_reg_35213[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[4]_i_1 
       (.I0(xor_ln124_237_reg_34599[4]),
        .I1(\reg_2454_reg_n_0_[4] ),
        .I2(x_assign_201_reg_35093[4]),
        .I3(\xor_ln124_300_reg_35213[4]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[4] ),
        .I5(or_ln134_131_fu_22722_p3[6]),
        .O(xor_ln124_300_fu_23000_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[4]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[4]),
        .I1(or_ln134_131_fu_22722_p3[4]),
        .I2(or_ln134_145_fu_22910_p3[4]),
        .I3(or_ln134_146_fu_22916_p3[4]),
        .I4(x_assign_218_reg_35141[4]),
        .I5(or_ln134_146_fu_22916_p3[5]),
        .O(\xor_ln124_300_reg_35213[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[5]_i_1 
       (.I0(xor_ln124_237_reg_34599[5]),
        .I1(\reg_2454_reg_n_0_[5] ),
        .I2(x_assign_201_reg_35093[5]),
        .I3(\xor_ln124_300_reg_35213[5]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[5] ),
        .I5(or_ln134_131_fu_22722_p3[7]),
        .O(xor_ln124_300_fu_23000_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[5]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[5]),
        .I1(or_ln134_131_fu_22722_p3[5]),
        .I2(or_ln134_145_fu_22910_p3[5]),
        .I3(or_ln134_146_fu_22916_p3[5]),
        .I4(x_assign_218_reg_35141[5]),
        .I5(or_ln134_146_fu_22916_p3[6]),
        .O(\xor_ln124_300_reg_35213[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[6]_i_1 
       (.I0(xor_ln124_237_reg_34599[6]),
        .I1(\reg_2454_reg_n_0_[6] ),
        .I2(x_assign_201_reg_35093[6]),
        .I3(\xor_ln124_300_reg_35213[6]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[6] ),
        .I5(x_assign_196_reg_35015[6]),
        .O(xor_ln124_300_fu_23000_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[6]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[6]),
        .I1(or_ln134_131_fu_22722_p3[6]),
        .I2(or_ln134_145_fu_22910_p3[6]),
        .I3(or_ln134_146_fu_22916_p3[6]),
        .I4(x_assign_218_reg_35141[6]),
        .I5(or_ln134_146_fu_22916_p3[7]),
        .O(\xor_ln124_300_reg_35213[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[7]_i_1 
       (.I0(xor_ln124_237_reg_34599[7]),
        .I1(\reg_2454_reg_n_0_[7] ),
        .I2(x_assign_201_reg_35093[7]),
        .I3(\xor_ln124_300_reg_35213[7]_i_2_n_0 ),
        .I4(\reg_2419_reg_n_0_[7] ),
        .I5(x_assign_196_reg_35015[7]),
        .O(xor_ln124_300_fu_23000_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[7]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[7]),
        .I1(or_ln134_131_fu_22722_p3[7]),
        .I2(or_ln134_145_fu_22910_p3[7]),
        .I3(or_ln134_146_fu_22916_p3[7]),
        .I4(x_assign_218_reg_35141[7]),
        .I5(x_assign_216_reg_35119[7]),
        .O(\xor_ln124_300_reg_35213[7]_i_2_n_0 ));
  FDRE \xor_ln124_300_reg_35213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[0]),
        .Q(xor_ln124_300_reg_35213[0]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[1]),
        .Q(xor_ln124_300_reg_35213[1]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[2]),
        .Q(xor_ln124_300_reg_35213[2]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[3]),
        .Q(xor_ln124_300_reg_35213[3]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[4]),
        .Q(xor_ln124_300_reg_35213[4]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[5]),
        .Q(xor_ln124_300_reg_35213[5]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[6]),
        .Q(xor_ln124_300_reg_35213[6]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_35213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_23000_p2[7]),
        .Q(xor_ln124_300_reg_35213[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[4]_i_1 
       (.I0(\reg_2428_reg_n_0_[4] ),
        .I1(xor_ln124_238_reg_34605[4]),
        .I2(or_ln134_131_fu_22722_p3[6]),
        .I3(\xor_ln124_301_reg_35218[4]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22734_p3[4]),
        .I5(or_ln134_134_fu_22740_p3[4]),
        .O(xor_ln124_301_fu_23028_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[4]_i_2 
       (.I0(\reg_2469_reg_n_0_[4] ),
        .I1(x_assign_201_reg_35093[4]),
        .I2(or_ln134_145_fu_22910_p3[4]),
        .I3(or_ln134_146_fu_22916_p3[4]),
        .I4(or_ln134_143_fu_22898_p3[5]),
        .I5(or_ln134_145_fu_22910_p3[5]),
        .O(\xor_ln124_301_reg_35218[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[6]_i_1 
       (.I0(\reg_2428_reg_n_0_[6] ),
        .I1(xor_ln124_238_reg_34605[6]),
        .I2(x_assign_196_reg_35015[6]),
        .I3(\xor_ln124_301_reg_35218[6]_i_2_n_0 ),
        .I4(x_assign_201_reg_35093[4]),
        .I5(x_assign_198_reg_35071[4]),
        .O(xor_ln124_301_fu_23028_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[6]_i_2 
       (.I0(\reg_2469_reg_n_0_[6] ),
        .I1(x_assign_201_reg_35093[6]),
        .I2(or_ln134_145_fu_22910_p3[6]),
        .I3(or_ln134_146_fu_22916_p3[6]),
        .I4(or_ln134_143_fu_22898_p3[7]),
        .I5(or_ln134_145_fu_22910_p3[7]),
        .O(\xor_ln124_301_reg_35218[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[7]_i_1 
       (.I0(\reg_2428_reg_n_0_[7] ),
        .I1(xor_ln124_238_reg_34605[7]),
        .I2(x_assign_196_reg_35015[7]),
        .I3(\xor_ln124_301_reg_35218[7]_i_2_n_0 ),
        .I4(x_assign_201_reg_35093[5]),
        .I5(x_assign_198_reg_35071[5]),
        .O(xor_ln124_301_fu_23028_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[7]_i_2 
       (.I0(\reg_2469_reg_n_0_[7] ),
        .I1(x_assign_201_reg_35093[7]),
        .I2(or_ln134_145_fu_22910_p3[7]),
        .I3(or_ln134_146_fu_22916_p3[7]),
        .I4(or_ln134_143_fu_22898_p3[0]),
        .I5(or_ln134_145_fu_22910_p3[0]),
        .O(\xor_ln124_301_reg_35218[7]_i_2_n_0 ));
  FDRE \xor_ln124_301_reg_35218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[0]),
        .Q(xor_ln124_301_reg_35218[0]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[1]),
        .Q(xor_ln124_301_reg_35218[1]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[2]),
        .Q(xor_ln124_301_reg_35218[2]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[3]),
        .Q(xor_ln124_301_reg_35218[3]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[4]),
        .Q(xor_ln124_301_reg_35218[4]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[5]),
        .Q(xor_ln124_301_reg_35218[5]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[6]),
        .Q(xor_ln124_301_reg_35218[6]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_35218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_23028_p2[7]),
        .Q(xor_ln124_301_reg_35218[7]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[0]),
        .Q(xor_ln124_30_reg_32761[0]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[1]),
        .Q(xor_ln124_30_reg_32761[1]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[2]),
        .Q(xor_ln124_30_reg_32761[2]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[3]),
        .Q(xor_ln124_30_reg_32761[3]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[4]),
        .Q(xor_ln124_30_reg_32761[4]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[5]),
        .Q(xor_ln124_30_reg_32761[5]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[6]),
        .Q(xor_ln124_30_reg_32761[6]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_32761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_30_fu_5326_p2[7]),
        .Q(xor_ln124_30_reg_32761[7]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[0]),
        .Q(xor_ln124_314_reg_35579[0]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[1]),
        .Q(xor_ln124_314_reg_35579[1]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[2]),
        .Q(xor_ln124_314_reg_35579[2]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[3]),
        .Q(xor_ln124_314_reg_35579[3]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[4]),
        .Q(xor_ln124_314_reg_35579[4]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[5]),
        .Q(xor_ln124_314_reg_35579[5]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[6]),
        .Q(xor_ln124_314_reg_35579[6]),
        .R(1'b0));
  FDRE \xor_ln124_314_reg_35579_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_314_fu_25709_p2[7]),
        .Q(xor_ln124_314_reg_35579[7]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[0]),
        .Q(xor_ln124_315_reg_35585[0]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[1]),
        .Q(xor_ln124_315_reg_35585[1]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[2]),
        .Q(xor_ln124_315_reg_35585[2]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[3]),
        .Q(xor_ln124_315_reg_35585[3]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[4]),
        .Q(xor_ln124_315_reg_35585[4]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[5]),
        .Q(xor_ln124_315_reg_35585[5]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[6]),
        .Q(xor_ln124_315_reg_35585[6]),
        .R(1'b0));
  FDRE \xor_ln124_315_reg_35585_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_315_fu_25738_p2[7]),
        .Q(xor_ln124_315_reg_35585[7]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[0]),
        .Q(xor_ln124_316_reg_35591[0]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[1]),
        .Q(xor_ln124_316_reg_35591[1]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[2]),
        .Q(xor_ln124_316_reg_35591[2]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[3]),
        .Q(xor_ln124_316_reg_35591[3]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[4]),
        .Q(xor_ln124_316_reg_35591[4]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[5]),
        .Q(xor_ln124_316_reg_35591[5]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[6]),
        .Q(xor_ln124_316_reg_35591[6]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_35591_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_316_fu_25767_p2[7]),
        .Q(xor_ln124_316_reg_35591[7]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[0]),
        .Q(xor_ln124_317_reg_35597[0]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[1]),
        .Q(xor_ln124_317_reg_35597[1]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[2]),
        .Q(xor_ln124_317_reg_35597[2]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[3]),
        .Q(xor_ln124_317_reg_35597[3]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[4]),
        .Q(xor_ln124_317_reg_35597[4]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[5]),
        .Q(xor_ln124_317_reg_35597[5]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[6]),
        .Q(xor_ln124_317_reg_35597[6]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_35597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_317_fu_25796_p2[7]),
        .Q(xor_ln124_317_reg_35597[7]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[0]),
        .Q(xor_ln124_322_reg_35351[0]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[1]),
        .Q(xor_ln124_322_reg_35351[1]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[2]),
        .Q(xor_ln124_322_reg_35351[2]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[3]),
        .Q(xor_ln124_322_reg_35351[3]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[4]),
        .Q(xor_ln124_322_reg_35351[4]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[5]),
        .Q(xor_ln124_322_reg_35351[5]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[6]),
        .Q(xor_ln124_322_reg_35351[6]),
        .R(1'b0));
  FDRE \xor_ln124_322_reg_35351_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_322_fu_24087_p2[7]),
        .Q(xor_ln124_322_reg_35351[7]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[0]),
        .Q(xor_ln124_323_reg_35356[0]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[1]),
        .Q(xor_ln124_323_reg_35356[1]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[2]),
        .Q(xor_ln124_323_reg_35356[2]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[3]),
        .Q(xor_ln124_323_reg_35356[3]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[4]),
        .Q(xor_ln124_323_reg_35356[4]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[5]),
        .Q(xor_ln124_323_reg_35356[5]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[6]),
        .Q(xor_ln124_323_reg_35356[6]),
        .R(1'b0));
  FDRE \xor_ln124_323_reg_35356_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_323_fu_24114_p2[7]),
        .Q(xor_ln124_323_reg_35356[7]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[0]),
        .Q(xor_ln124_324_reg_35361[0]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[1]),
        .Q(xor_ln124_324_reg_35361[1]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[2]),
        .Q(xor_ln124_324_reg_35361[2]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[3]),
        .Q(xor_ln124_324_reg_35361[3]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[4]),
        .Q(xor_ln124_324_reg_35361[4]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[5]),
        .Q(xor_ln124_324_reg_35361[5]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[6]),
        .Q(xor_ln124_324_reg_35361[6]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_35361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_324_fu_24141_p2[7]),
        .Q(xor_ln124_324_reg_35361[7]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[0]),
        .Q(xor_ln124_325_reg_35366[0]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[1]),
        .Q(xor_ln124_325_reg_35366[1]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[2]),
        .Q(xor_ln124_325_reg_35366[2]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[3]),
        .Q(xor_ln124_325_reg_35366[3]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[4]),
        .Q(xor_ln124_325_reg_35366[4]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[5]),
        .Q(xor_ln124_325_reg_35366[5]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[6]),
        .Q(xor_ln124_325_reg_35366[6]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_35366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_325_fu_24168_p2[7]),
        .Q(xor_ln124_325_reg_35366[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(\reg_2454_reg_n_0_[1] ),
        .I2(or_ln134_147_fu_24994_p3[1]),
        .I3(\xor_ln124_330_reg_35539[1]_i_2_n_0 ),
        .I4(xor_ln124_266_reg_34863[1]),
        .I5(x_assign_223_reg_35413[7]),
        .O(xor_ln124_330_fu_25216_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[1]_i_2 
       (.I0(x_assign_222_reg_35407[1]),
        .I1(x_assign_223_reg_35413[1]),
        .I2(or_ln134_160_fu_25176_p3[1]),
        .I3(or_ln134_159_fu_25170_p3[1]),
        .I4(x_assign_242_reg_35477[1]),
        .I5(x_assign_240_reg_35455[1]),
        .O(\xor_ln124_330_reg_35539[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[2]_i_1 
       (.I0(\reg_2419_reg_n_0_[2] ),
        .I1(\reg_2454_reg_n_0_[2] ),
        .I2(or_ln134_147_fu_24994_p3[2]),
        .I3(\xor_ln124_330_reg_35539[2]_i_2_n_0 ),
        .I4(xor_ln124_266_reg_34863[2]),
        .I5(or_ln134_148_fu_25000_p3[2]),
        .O(xor_ln124_330_fu_25216_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[2]_i_2 
       (.I0(x_assign_222_reg_35407[2]),
        .I1(x_assign_223_reg_35413[2]),
        .I2(or_ln134_160_fu_25176_p3[2]),
        .I3(or_ln134_159_fu_25170_p3[2]),
        .I4(x_assign_242_reg_35477[2]),
        .I5(x_assign_240_reg_35455[2]),
        .O(\xor_ln124_330_reg_35539[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(\reg_2454_reg_n_0_[3] ),
        .I2(or_ln134_147_fu_24994_p3[3]),
        .I3(\xor_ln124_330_reg_35539[3]_i_2_n_0 ),
        .I4(xor_ln124_266_reg_34863[3]),
        .I5(or_ln134_148_fu_25000_p3[3]),
        .O(xor_ln124_330_fu_25216_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[3]_i_2 
       (.I0(x_assign_222_reg_35407[3]),
        .I1(x_assign_223_reg_35413[3]),
        .I2(or_ln134_160_fu_25176_p3[3]),
        .I3(or_ln134_159_fu_25170_p3[3]),
        .I4(x_assign_242_reg_35477[3]),
        .I5(x_assign_240_reg_35455[3]),
        .O(\xor_ln124_330_reg_35539[3]_i_2_n_0 ));
  FDRE \xor_ln124_330_reg_35539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[0]),
        .Q(xor_ln124_330_reg_35539[0]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[1]),
        .Q(xor_ln124_330_reg_35539[1]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[2]),
        .Q(xor_ln124_330_reg_35539[2]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[3]),
        .Q(xor_ln124_330_reg_35539[3]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[4]),
        .Q(xor_ln124_330_reg_35539[4]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[5]),
        .Q(xor_ln124_330_reg_35539[5]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[6]),
        .Q(xor_ln124_330_reg_35539[6]),
        .R(1'b0));
  FDRE \xor_ln124_330_reg_35539_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_330_fu_25216_p2[7]),
        .Q(xor_ln124_330_reg_35539[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[0]_i_1 
       (.I0(\reg_2428_reg_n_0_[0] ),
        .I1(xor_ln124_267_reg_34869[0]),
        .I2(x_assign_223_reg_35413[0]),
        .I3(\xor_ln124_331_reg_35544[0]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[0]),
        .I5(x_assign_222_reg_35407[6]),
        .O(xor_ln124_331_fu_25244_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[0]_i_2 
       (.I0(\reg_2469_reg_n_0_[0] ),
        .I1(x_assign_222_reg_35407[0]),
        .I2(x_assign_242_reg_35477[7]),
        .I3(or_ln134_159_fu_25170_p3[0]),
        .I4(or_ln134_159_fu_25170_p3[1]),
        .I5(x_assign_243_reg_35493[0]),
        .O(\xor_ln124_331_reg_35544[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[2]_i_1 
       (.I0(\reg_2428_reg_n_0_[2] ),
        .I1(xor_ln124_267_reg_34869[2]),
        .I2(x_assign_223_reg_35413[2]),
        .I3(\xor_ln124_331_reg_35544[2]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[2]),
        .I5(or_ln134_150_fu_25012_p3[2]),
        .O(xor_ln124_331_fu_25244_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[2]_i_2 
       (.I0(\reg_2469_reg_n_0_[2] ),
        .I1(x_assign_222_reg_35407[2]),
        .I2(or_ln134_160_fu_25176_p3[2]),
        .I3(or_ln134_159_fu_25170_p3[2]),
        .I4(x_assign_241_reg_35461[2]),
        .I5(x_assign_243_reg_35493[2]),
        .O(\xor_ln124_331_reg_35544[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[3]_i_1 
       (.I0(\reg_2428_reg_n_0_[3] ),
        .I1(xor_ln124_267_reg_34869[3]),
        .I2(x_assign_223_reg_35413[3]),
        .I3(\xor_ln124_331_reg_35544[3]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[3]),
        .I5(or_ln134_150_fu_25012_p3[3]),
        .O(xor_ln124_331_fu_25244_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[3]_i_2 
       (.I0(\reg_2469_reg_n_0_[3] ),
        .I1(x_assign_222_reg_35407[3]),
        .I2(or_ln134_160_fu_25176_p3[3]),
        .I3(or_ln134_159_fu_25170_p3[3]),
        .I4(x_assign_241_reg_35461[3]),
        .I5(x_assign_243_reg_35493[3]),
        .O(\xor_ln124_331_reg_35544[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[4]_i_1 
       (.I0(\reg_2428_reg_n_0_[4] ),
        .I1(xor_ln124_267_reg_34869[4]),
        .I2(or_ln134_148_fu_25000_p3[6]),
        .I3(\xor_ln124_331_reg_35544[4]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[4]),
        .I5(or_ln134_150_fu_25012_p3[4]),
        .O(xor_ln124_331_fu_25244_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[4]_i_2 
       (.I0(\reg_2469_reg_n_0_[4] ),
        .I1(x_assign_222_reg_35407[4]),
        .I2(or_ln134_160_fu_25176_p3[4]),
        .I3(or_ln134_159_fu_25170_p3[4]),
        .I4(or_ln134_159_fu_25170_p3[5]),
        .I5(x_assign_243_reg_35493[4]),
        .O(\xor_ln124_331_reg_35544[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[5]_i_1 
       (.I0(\reg_2428_reg_n_0_[5] ),
        .I1(xor_ln124_267_reg_34869[5]),
        .I2(or_ln134_148_fu_25000_p3[7]),
        .I3(\xor_ln124_331_reg_35544[5]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[5]),
        .I5(or_ln134_150_fu_25012_p3[5]),
        .O(xor_ln124_331_fu_25244_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[5]_i_2 
       (.I0(\reg_2469_reg_n_0_[5] ),
        .I1(x_assign_222_reg_35407[5]),
        .I2(or_ln134_160_fu_25176_p3[5]),
        .I3(or_ln134_159_fu_25170_p3[5]),
        .I4(or_ln134_159_fu_25170_p3[6]),
        .I5(x_assign_243_reg_35493[5]),
        .O(\xor_ln124_331_reg_35544[5]_i_2_n_0 ));
  FDRE \xor_ln124_331_reg_35544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[0]),
        .Q(xor_ln124_331_reg_35544[0]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[1]),
        .Q(xor_ln124_331_reg_35544[1]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[2]),
        .Q(xor_ln124_331_reg_35544[2]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[3]),
        .Q(xor_ln124_331_reg_35544[3]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[4]),
        .Q(xor_ln124_331_reg_35544[4]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[5]),
        .Q(xor_ln124_331_reg_35544[5]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[6]),
        .Q(xor_ln124_331_reg_35544[6]),
        .R(1'b0));
  FDRE \xor_ln124_331_reg_35544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_331_fu_25244_p2[7]),
        .Q(xor_ln124_331_reg_35544[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[1]_i_1 
       (.I0(xor_ln124_268_reg_34875[1]),
        .I1(reg_2436[1]),
        .I2(x_assign_220_reg_35391[1]),
        .I3(\xor_ln124_332_reg_35549[1]_i_2_n_0 ),
        .I4(x_assign_223_reg_35413[7]),
        .I5(or_ln134_147_fu_24994_p3[1]),
        .O(xor_ln124_332_fu_25272_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[1]_i_2 
       (.I0(reg_2462[1]),
        .I1(x_assign_225_reg_35429[1]),
        .I2(x_assign_243_reg_35493[0]),
        .I3(x_assign_240_reg_35455[0]),
        .I4(x_assign_242_reg_35477[1]),
        .I5(x_assign_240_reg_35455[1]),
        .O(\xor_ln124_332_reg_35549[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[5]_i_1 
       (.I0(xor_ln124_268_reg_34875[5]),
        .I1(reg_2436[5]),
        .I2(or_ln134_147_fu_24994_p3[7]),
        .I3(\xor_ln124_332_reg_35549[5]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[5]),
        .I5(or_ln134_147_fu_24994_p3[5]),
        .O(xor_ln124_332_fu_25272_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[5]_i_2 
       (.I0(reg_2462[5]),
        .I1(or_ln134_149_fu_25006_p3[7]),
        .I2(x_assign_243_reg_35493[4]),
        .I3(x_assign_240_reg_35455[4]),
        .I4(or_ln134_160_fu_25176_p3[6]),
        .I5(x_assign_240_reg_35455[5]),
        .O(\xor_ln124_332_reg_35549[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[7]_i_1 
       (.I0(xor_ln124_268_reg_34875[7]),
        .I1(reg_2436[7]),
        .I2(or_ln134_147_fu_24994_p3[1]),
        .I3(\xor_ln124_332_reg_35549[7]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[7]),
        .I5(or_ln134_147_fu_24994_p3[7]),
        .O(xor_ln124_332_fu_25272_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[7]_i_2 
       (.I0(reg_2462[7]),
        .I1(or_ln134_149_fu_25006_p3[1]),
        .I2(x_assign_243_reg_35493[6]),
        .I3(x_assign_240_reg_35455[6]),
        .I4(x_assign_242_reg_35477[7]),
        .I5(x_assign_240_reg_35455[7]),
        .O(\xor_ln124_332_reg_35549[7]_i_2_n_0 ));
  FDRE \xor_ln124_332_reg_35549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[0]),
        .Q(xor_ln124_332_reg_35549[0]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[1]),
        .Q(xor_ln124_332_reg_35549[1]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[2]),
        .Q(xor_ln124_332_reg_35549[2]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[3]),
        .Q(xor_ln124_332_reg_35549[3]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[4]),
        .Q(xor_ln124_332_reg_35549[4]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[5]),
        .Q(xor_ln124_332_reg_35549[5]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[6]),
        .Q(xor_ln124_332_reg_35549[6]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_35549_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_332_fu_25272_p2[7]),
        .Q(xor_ln124_332_reg_35549[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[1]_i_1 
       (.I0(\reg_2446_reg_n_0_[1] ),
        .I1(xor_ln124_269_reg_34881[1]),
        .I2(x_assign_220_reg_35391[1]),
        .I3(\xor_ln124_333_reg_35554[1]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[1]),
        .I5(x_assign_222_reg_35407[7]),
        .O(xor_ln124_333_fu_25300_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[1]_i_2 
       (.I0(\reg_2478_reg_n_0_[1] ),
        .I1(x_assign_225_reg_35429[1]),
        .I2(x_assign_243_reg_35493[0]),
        .I3(x_assign_240_reg_35455[0]),
        .I4(x_assign_241_reg_35461[1]),
        .I5(x_assign_243_reg_35493[1]),
        .O(\xor_ln124_333_reg_35554[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[2]_i_1 
       (.I0(\reg_2446_reg_n_0_[2] ),
        .I1(xor_ln124_269_reg_34881[2]),
        .I2(x_assign_220_reg_35391[2]),
        .I3(\xor_ln124_333_reg_35554[2]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[2]),
        .I5(or_ln134_150_fu_25012_p3[2]),
        .O(xor_ln124_333_fu_25300_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[2]_i_2 
       (.I0(\reg_2478_reg_n_0_[2] ),
        .I1(x_assign_225_reg_35429[2]),
        .I2(or_ln134_161_fu_25182_p3[2]),
        .I3(or_ln134_162_fu_25188_p3[2]),
        .I4(x_assign_241_reg_35461[2]),
        .I5(x_assign_243_reg_35493[2]),
        .O(\xor_ln124_333_reg_35554[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[3]_i_1 
       (.I0(\reg_2446_reg_n_0_[3] ),
        .I1(xor_ln124_269_reg_34881[3]),
        .I2(x_assign_220_reg_35391[3]),
        .I3(\xor_ln124_333_reg_35554[3]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[3]),
        .I5(or_ln134_150_fu_25012_p3[3]),
        .O(xor_ln124_333_fu_25300_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[3]_i_2 
       (.I0(\reg_2478_reg_n_0_[3] ),
        .I1(x_assign_225_reg_35429[3]),
        .I2(or_ln134_161_fu_25182_p3[3]),
        .I3(or_ln134_162_fu_25188_p3[3]),
        .I4(x_assign_241_reg_35461[3]),
        .I5(x_assign_243_reg_35493[3]),
        .O(\xor_ln124_333_reg_35554[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[5]_i_1 
       (.I0(\reg_2446_reg_n_0_[5] ),
        .I1(xor_ln124_269_reg_34881[5]),
        .I2(or_ln134_147_fu_24994_p3[7]),
        .I3(\xor_ln124_333_reg_35554[5]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[5]),
        .I5(or_ln134_150_fu_25012_p3[5]),
        .O(xor_ln124_333_fu_25300_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[5]_i_2 
       (.I0(\reg_2478_reg_n_0_[5] ),
        .I1(or_ln134_149_fu_25006_p3[7]),
        .I2(x_assign_243_reg_35493[4]),
        .I3(x_assign_240_reg_35455[4]),
        .I4(or_ln134_159_fu_25170_p3[6]),
        .I5(x_assign_243_reg_35493[5]),
        .O(\xor_ln124_333_reg_35554[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[6]_i_1 
       (.I0(\reg_2446_reg_n_0_[6] ),
        .I1(xor_ln124_269_reg_34881[6]),
        .I2(or_ln134_147_fu_24994_p3[0]),
        .I3(\xor_ln124_333_reg_35554[6]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[6]),
        .I5(x_assign_222_reg_35407[4]),
        .O(xor_ln124_333_fu_25300_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[6]_i_2 
       (.I0(\reg_2478_reg_n_0_[6] ),
        .I1(or_ln134_149_fu_25006_p3[0]),
        .I2(x_assign_243_reg_35493[5]),
        .I3(x_assign_240_reg_35455[5]),
        .I4(or_ln134_159_fu_25170_p3[7]),
        .I5(x_assign_243_reg_35493[6]),
        .O(\xor_ln124_333_reg_35554[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[7]_i_1 
       (.I0(\reg_2446_reg_n_0_[7] ),
        .I1(xor_ln124_269_reg_34881[7]),
        .I2(or_ln134_147_fu_24994_p3[1]),
        .I3(\xor_ln124_333_reg_35554[7]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[7]),
        .I5(x_assign_222_reg_35407[5]),
        .O(xor_ln124_333_fu_25300_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[7]_i_2 
       (.I0(\reg_2478_reg_n_0_[7] ),
        .I1(or_ln134_149_fu_25006_p3[1]),
        .I2(x_assign_243_reg_35493[6]),
        .I3(x_assign_240_reg_35455[6]),
        .I4(or_ln134_159_fu_25170_p3[0]),
        .I5(x_assign_243_reg_35493[7]),
        .O(\xor_ln124_333_reg_35554[7]_i_2_n_0 ));
  FDRE \xor_ln124_333_reg_35554_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[0]),
        .Q(xor_ln124_333_reg_35554[0]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[1]),
        .Q(xor_ln124_333_reg_35554[1]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[2]),
        .Q(xor_ln124_333_reg_35554[2]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[3]),
        .Q(xor_ln124_333_reg_35554[3]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[4]),
        .Q(xor_ln124_333_reg_35554[4]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[5]),
        .Q(xor_ln124_333_reg_35554[5]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[6]),
        .Q(xor_ln124_333_reg_35554[6]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_35554_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_333_fu_25300_p2[7]),
        .Q(xor_ln124_333_reg_35554[7]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[0]),
        .Q(xor_ln124_346_reg_35915[0]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[1]),
        .Q(xor_ln124_346_reg_35915[1]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[2]),
        .Q(xor_ln124_346_reg_35915[2]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[3]),
        .Q(xor_ln124_346_reg_35915[3]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[4]),
        .Q(xor_ln124_346_reg_35915[4]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[5]),
        .Q(xor_ln124_346_reg_35915[5]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[6]),
        .Q(xor_ln124_346_reg_35915[6]),
        .R(1'b0));
  FDRE \xor_ln124_346_reg_35915_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_346_fu_27981_p2[7]),
        .Q(xor_ln124_346_reg_35915[7]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[0]),
        .Q(xor_ln124_347_reg_35921[0]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[1]),
        .Q(xor_ln124_347_reg_35921[1]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[2]),
        .Q(xor_ln124_347_reg_35921[2]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[3]),
        .Q(xor_ln124_347_reg_35921[3]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[4]),
        .Q(xor_ln124_347_reg_35921[4]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[5]),
        .Q(xor_ln124_347_reg_35921[5]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[6]),
        .Q(xor_ln124_347_reg_35921[6]),
        .R(1'b0));
  FDRE \xor_ln124_347_reg_35921_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_347_fu_28010_p2[7]),
        .Q(xor_ln124_347_reg_35921[7]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[0]),
        .Q(xor_ln124_348_reg_35927[0]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[1]),
        .Q(xor_ln124_348_reg_35927[1]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[2]),
        .Q(xor_ln124_348_reg_35927[2]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[3]),
        .Q(xor_ln124_348_reg_35927[3]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[4]),
        .Q(xor_ln124_348_reg_35927[4]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[5]),
        .Q(xor_ln124_348_reg_35927[5]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[6]),
        .Q(xor_ln124_348_reg_35927[6]),
        .R(1'b0));
  FDRE \xor_ln124_348_reg_35927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_348_fu_28039_p2[7]),
        .Q(xor_ln124_348_reg_35927[7]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[0]),
        .Q(xor_ln124_349_reg_35933[0]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[1]),
        .Q(xor_ln124_349_reg_35933[1]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[2]),
        .Q(xor_ln124_349_reg_35933[2]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[3]),
        .Q(xor_ln124_349_reg_35933[3]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[4]),
        .Q(xor_ln124_349_reg_35933[4]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[5]),
        .Q(xor_ln124_349_reg_35933[5]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[6]),
        .Q(xor_ln124_349_reg_35933[6]),
        .R(1'b0));
  FDRE \xor_ln124_349_reg_35933_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_349_fu_28068_p2[7]),
        .Q(xor_ln124_349_reg_35933[7]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[0]),
        .Q(xor_ln124_354_reg_35687[0]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[1]),
        .Q(xor_ln124_354_reg_35687[1]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[2]),
        .Q(xor_ln124_354_reg_35687[2]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[3]),
        .Q(xor_ln124_354_reg_35687[3]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[4]),
        .Q(xor_ln124_354_reg_35687[4]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[5]),
        .Q(xor_ln124_354_reg_35687[5]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[6]),
        .Q(xor_ln124_354_reg_35687[6]),
        .R(1'b0));
  FDRE \xor_ln124_354_reg_35687_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_354_fu_26359_p2[7]),
        .Q(xor_ln124_354_reg_35687[7]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[0]),
        .Q(xor_ln124_355_reg_35692[0]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[1]),
        .Q(xor_ln124_355_reg_35692[1]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[2]),
        .Q(xor_ln124_355_reg_35692[2]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[3]),
        .Q(xor_ln124_355_reg_35692[3]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[4]),
        .Q(xor_ln124_355_reg_35692[4]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[5]),
        .Q(xor_ln124_355_reg_35692[5]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[6]),
        .Q(xor_ln124_355_reg_35692[6]),
        .R(1'b0));
  FDRE \xor_ln124_355_reg_35692_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_355_fu_26386_p2[7]),
        .Q(xor_ln124_355_reg_35692[7]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[0]),
        .Q(xor_ln124_356_reg_35697[0]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[1]),
        .Q(xor_ln124_356_reg_35697[1]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[2]),
        .Q(xor_ln124_356_reg_35697[2]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[3]),
        .Q(xor_ln124_356_reg_35697[3]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[4]),
        .Q(xor_ln124_356_reg_35697[4]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[5]),
        .Q(xor_ln124_356_reg_35697[5]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[6]),
        .Q(xor_ln124_356_reg_35697[6]),
        .R(1'b0));
  FDRE \xor_ln124_356_reg_35697_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_356_fu_26413_p2[7]),
        .Q(xor_ln124_356_reg_35697[7]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[0]),
        .Q(xor_ln124_357_reg_35702[0]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[1]),
        .Q(xor_ln124_357_reg_35702[1]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[2]),
        .Q(xor_ln124_357_reg_35702[2]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[3]),
        .Q(xor_ln124_357_reg_35702[3]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[4]),
        .Q(xor_ln124_357_reg_35702[4]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[5]),
        .Q(xor_ln124_357_reg_35702[5]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[6]),
        .Q(xor_ln124_357_reg_35702[6]),
        .R(1'b0));
  FDRE \xor_ln124_357_reg_35702_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_357_fu_26440_p2[7]),
        .Q(xor_ln124_357_reg_35702[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[5]_i_1 
       (.I0(reg_2400[5]),
        .I1(ct_load_8_reg_32249[5]),
        .I2(or_ln134_11_fu_4321_p3[5]),
        .I3(or_ln134_12_fu_4327_p3[5]),
        .I4(or_ln134_14_fu_4142_p3[7]),
        .I5(or_ln134_12_fu_4327_p3[7]),
        .O(xor_ln124_35_fu_4354_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[6]_i_1 
       (.I0(reg_2400[6]),
        .I1(ct_load_8_reg_32249[6]),
        .I2(x_assign_16_reg_32483[4]),
        .I3(or_ln134_12_fu_4327_p3[6]),
        .I4(or_ln134_14_fu_4142_p3[0]),
        .I5(or_ln134_12_fu_4327_p3[0]),
        .O(xor_ln124_35_fu_4354_p2[6]));
  FDRE \xor_ln124_35_reg_32626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[0]),
        .Q(xor_ln124_35_reg_32626[0]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[1]),
        .Q(xor_ln124_35_reg_32626[1]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[2]),
        .Q(xor_ln124_35_reg_32626[2]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[3]),
        .Q(xor_ln124_35_reg_32626[3]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[4]),
        .Q(xor_ln124_35_reg_32626[4]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[5]),
        .Q(xor_ln124_35_reg_32626[5]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[6]),
        .Q(xor_ln124_35_reg_32626[6]),
        .R(1'b0));
  FDRE \xor_ln124_35_reg_32626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_35_fu_4354_p2[7]),
        .Q(xor_ln124_35_reg_32626[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[3]_i_1 
       (.I0(\reg_2469_reg_n_0_[3] ),
        .I1(xor_ln124_298_reg_35203[3]),
        .I2(x_assign_246_reg_35743[3]),
        .I3(\xor_ln124_362_reg_35875[3]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[3]),
        .I5(or_ln134_164_fu_27272_p3[3]),
        .O(xor_ln124_362_fu_27488_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[3]_i_2 
       (.I0(reg_2462[3]),
        .I1(x_assign_247_reg_35749[3]),
        .I2(x_assign_264_reg_35791[3]),
        .I3(x_assign_266_reg_35813[3]),
        .I4(or_ln134_176_fu_27448_p3[3]),
        .I5(or_ln134_175_fu_27442_p3[3]),
        .O(\xor_ln124_362_reg_35875[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[7]_i_1 
       (.I0(\reg_2469_reg_n_0_[7] ),
        .I1(xor_ln124_298_reg_35203[7]),
        .I2(x_assign_246_reg_35743[7]),
        .I3(\xor_ln124_362_reg_35875[7]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[7]),
        .I5(or_ln134_164_fu_27272_p3[7]),
        .O(xor_ln124_362_fu_27488_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[7]_i_2 
       (.I0(reg_2462[7]),
        .I1(x_assign_247_reg_35749[7]),
        .I2(x_assign_264_reg_35791[7]),
        .I3(x_assign_266_reg_35813[7]),
        .I4(or_ln134_176_fu_27448_p3[7]),
        .I5(or_ln134_175_fu_27442_p3[7]),
        .O(\xor_ln124_362_reg_35875[7]_i_2_n_0 ));
  FDRE \xor_ln124_362_reg_35875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[0]),
        .Q(xor_ln124_362_reg_35875[0]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[1]),
        .Q(xor_ln124_362_reg_35875[1]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[2]),
        .Q(xor_ln124_362_reg_35875[2]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[3]),
        .Q(xor_ln124_362_reg_35875[3]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[4]),
        .Q(xor_ln124_362_reg_35875[4]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[5]),
        .Q(xor_ln124_362_reg_35875[5]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[6]),
        .Q(xor_ln124_362_reg_35875[6]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_35875_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_362_fu_27488_p2[7]),
        .Q(xor_ln124_362_reg_35875[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[1]_i_1 
       (.I0(\reg_2446_reg_n_0_[1] ),
        .I1(reg_2486[1]),
        .I2(x_assign_247_reg_35749[1]),
        .I3(\xor_ln124_363_reg_35880[1]_i_2_n_0 ),
        .I4(xor_ln124_299_reg_35208[1]),
        .I5(x_assign_246_reg_35743[1]),
        .O(xor_ln124_363_fu_27516_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[1]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[1]),
        .I1(x_assign_246_reg_35743[7]),
        .I2(x_assign_267_reg_35829[1]),
        .I3(x_assign_265_reg_35797[1]),
        .I4(or_ln134_176_fu_27448_p3[1]),
        .I5(or_ln134_175_fu_27442_p3[1]),
        .O(\xor_ln124_363_reg_35880[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[2]_i_1 
       (.I0(\reg_2446_reg_n_0_[2] ),
        .I1(reg_2486[2]),
        .I2(x_assign_247_reg_35749[2]),
        .I3(\xor_ln124_363_reg_35880[2]_i_2_n_0 ),
        .I4(xor_ln124_299_reg_35208[2]),
        .I5(x_assign_246_reg_35743[2]),
        .O(xor_ln124_363_fu_27516_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[2]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[2]),
        .I1(or_ln134_166_fu_27284_p3[2]),
        .I2(x_assign_267_reg_35829[2]),
        .I3(x_assign_265_reg_35797[2]),
        .I4(or_ln134_176_fu_27448_p3[2]),
        .I5(or_ln134_175_fu_27442_p3[2]),
        .O(\xor_ln124_363_reg_35880[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[6]_i_1 
       (.I0(\reg_2446_reg_n_0_[6] ),
        .I1(reg_2486[6]),
        .I2(x_assign_247_reg_35749[6]),
        .I3(\xor_ln124_363_reg_35880[6]_i_2_n_0 ),
        .I4(xor_ln124_299_reg_35208[6]),
        .I5(x_assign_246_reg_35743[6]),
        .O(xor_ln124_363_fu_27516_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[6]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[6]),
        .I1(x_assign_246_reg_35743[4]),
        .I2(x_assign_267_reg_35829[6]),
        .I3(or_ln134_175_fu_27442_p3[7]),
        .I4(or_ln134_176_fu_27448_p3[6]),
        .I5(or_ln134_175_fu_27442_p3[6]),
        .O(\xor_ln124_363_reg_35880[6]_i_2_n_0 ));
  FDRE \xor_ln124_363_reg_35880_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[0]),
        .Q(xor_ln124_363_reg_35880[0]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[1]),
        .Q(xor_ln124_363_reg_35880[1]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[2]),
        .Q(xor_ln124_363_reg_35880[2]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[3]),
        .Q(xor_ln124_363_reg_35880[3]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[4]),
        .Q(xor_ln124_363_reg_35880[4]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[5]),
        .Q(xor_ln124_363_reg_35880[5]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[6]),
        .Q(xor_ln124_363_reg_35880[6]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_35880_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_363_fu_27516_p2[7]),
        .Q(xor_ln124_363_reg_35880[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[0]_i_1 
       (.I0(xor_ln124_300_reg_35213[0]),
        .I1(reg_2493[0]),
        .I2(x_assign_247_reg_35749[6]),
        .I3(\xor_ln124_364_reg_35885[0]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[0] ),
        .I5(or_ln134_163_fu_27266_p3[0]),
        .O(xor_ln124_364_fu_27544_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[0]_i_2 
       (.I0(x_assign_249_reg_35765[0]),
        .I1(x_assign_244_reg_35727[0]),
        .I2(x_assign_264_reg_35791[0]),
        .I3(or_ln134_176_fu_27448_p3[1]),
        .I4(x_assign_267_reg_35829[7]),
        .I5(x_assign_264_reg_35791[7]),
        .O(\xor_ln124_364_reg_35885[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[1]_i_1 
       (.I0(xor_ln124_300_reg_35213[1]),
        .I1(reg_2493[1]),
        .I2(x_assign_247_reg_35749[7]),
        .I3(\xor_ln124_364_reg_35885[1]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[1] ),
        .I5(or_ln134_163_fu_27266_p3[1]),
        .O(xor_ln124_364_fu_27544_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[1]_i_2 
       (.I0(x_assign_249_reg_35765[1]),
        .I1(x_assign_244_reg_35727[1]),
        .I2(x_assign_264_reg_35791[1]),
        .I3(x_assign_266_reg_35813[1]),
        .I4(x_assign_267_reg_35829[0]),
        .I5(x_assign_264_reg_35791[0]),
        .O(\xor_ln124_364_reg_35885[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[5]_i_1 
       (.I0(xor_ln124_300_reg_35213[5]),
        .I1(reg_2493[5]),
        .I2(or_ln134_164_fu_27272_p3[5]),
        .I3(\xor_ln124_364_reg_35885[5]_i_2_n_0 ),
        .I4(\reg_2478_reg_n_0_[5] ),
        .I5(or_ln134_163_fu_27266_p3[5]),
        .O(xor_ln124_364_fu_27544_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[5]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[7]),
        .I1(or_ln134_163_fu_27266_p3[7]),
        .I2(x_assign_264_reg_35791[5]),
        .I3(or_ln134_176_fu_27448_p3[6]),
        .I4(x_assign_267_reg_35829[4]),
        .I5(x_assign_264_reg_35791[4]),
        .O(\xor_ln124_364_reg_35885[5]_i_2_n_0 ));
  FDRE \xor_ln124_364_reg_35885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[0]),
        .Q(xor_ln124_364_reg_35885[0]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[1]),
        .Q(xor_ln124_364_reg_35885[1]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[2]),
        .Q(xor_ln124_364_reg_35885[2]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[3]),
        .Q(xor_ln124_364_reg_35885[3]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[4]),
        .Q(xor_ln124_364_reg_35885[4]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[5]),
        .Q(xor_ln124_364_reg_35885[5]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[6]),
        .Q(xor_ln124_364_reg_35885[6]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_35885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_364_fu_27544_p2[7]),
        .Q(xor_ln124_364_reg_35885[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[0]_i_1 
       (.I0(\reg_2454_reg_n_0_[0] ),
        .I1(xor_ln124_301_reg_35218[0]),
        .I2(x_assign_246_reg_35743[6]),
        .I3(\xor_ln124_365_reg_35890[0]_i_2_n_0 ),
        .I4(x_assign_244_reg_35727[0]),
        .I5(x_assign_249_reg_35765[0]),
        .O(xor_ln124_365_fu_27572_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[0]_i_2 
       (.I0(reg_2499[0]),
        .I1(or_ln134_165_fu_27278_p3[0]),
        .I2(x_assign_267_reg_35829[0]),
        .I3(or_ln134_175_fu_27442_p3[1]),
        .I4(x_assign_267_reg_35829[7]),
        .I5(x_assign_264_reg_35791[7]),
        .O(\xor_ln124_365_reg_35890[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[1]_i_1 
       (.I0(\reg_2454_reg_n_0_[1] ),
        .I1(xor_ln124_301_reg_35218[1]),
        .I2(x_assign_246_reg_35743[7]),
        .I3(\xor_ln124_365_reg_35890[1]_i_2_n_0 ),
        .I4(x_assign_244_reg_35727[1]),
        .I5(x_assign_249_reg_35765[1]),
        .O(xor_ln124_365_fu_27572_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[1]_i_2 
       (.I0(reg_2499[1]),
        .I1(or_ln134_165_fu_27278_p3[1]),
        .I2(x_assign_267_reg_35829[1]),
        .I3(x_assign_265_reg_35797[1]),
        .I4(x_assign_267_reg_35829[0]),
        .I5(x_assign_264_reg_35791[0]),
        .O(\xor_ln124_365_reg_35890[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[3]_i_1 
       (.I0(\reg_2454_reg_n_0_[3] ),
        .I1(xor_ln124_301_reg_35218[3]),
        .I2(or_ln134_166_fu_27284_p3[3]),
        .I3(\xor_ln124_365_reg_35890[3]_i_2_n_0 ),
        .I4(x_assign_244_reg_35727[3]),
        .I5(x_assign_249_reg_35765[3]),
        .O(xor_ln124_365_fu_27572_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[3]_i_2 
       (.I0(reg_2499[3]),
        .I1(or_ln134_165_fu_27278_p3[3]),
        .I2(x_assign_267_reg_35829[3]),
        .I3(x_assign_265_reg_35797[3]),
        .I4(or_ln134_177_fu_27454_p3[3]),
        .I5(or_ln134_178_fu_27460_p3[3]),
        .O(\xor_ln124_365_reg_35890[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[4]_i_1 
       (.I0(\reg_2454_reg_n_0_[4] ),
        .I1(xor_ln124_301_reg_35218[4]),
        .I2(or_ln134_166_fu_27284_p3[4]),
        .I3(\xor_ln124_365_reg_35890[4]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[6]),
        .I5(or_ln134_165_fu_27278_p3[6]),
        .O(xor_ln124_365_fu_27572_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[4]_i_2 
       (.I0(reg_2499[4]),
        .I1(or_ln134_165_fu_27278_p3[4]),
        .I2(x_assign_267_reg_35829[4]),
        .I3(or_ln134_175_fu_27442_p3[5]),
        .I4(or_ln134_177_fu_27454_p3[4]),
        .I5(or_ln134_178_fu_27460_p3[4]),
        .O(\xor_ln124_365_reg_35890[4]_i_2_n_0 ));
  FDRE \xor_ln124_365_reg_35890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[0]),
        .Q(xor_ln124_365_reg_35890[0]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[1]),
        .Q(xor_ln124_365_reg_35890[1]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[2]),
        .Q(xor_ln124_365_reg_35890[2]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[3]),
        .Q(xor_ln124_365_reg_35890[3]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[4]),
        .Q(xor_ln124_365_reg_35890[4]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[5]),
        .Q(xor_ln124_365_reg_35890[5]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[6]),
        .Q(xor_ln124_365_reg_35890[6]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_35890_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_365_fu_27572_p2[7]),
        .Q(xor_ln124_365_reg_35890[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_36_reg_32582[2]_i_2 
       (.I0(or_ln134_13_fu_4136_p3[2]),
        .I1(or_ln134_14_fu_4142_p3[2]),
        .O(\xor_ln124_36_reg_32582[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_36_reg_32582[3]_i_2 
       (.I0(or_ln134_13_fu_4136_p3[3]),
        .I1(or_ln134_14_fu_4142_p3[3]),
        .O(\xor_ln124_36_reg_32582[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_36_reg_32582[4]_i_2 
       (.I0(or_ln134_13_fu_4136_p3[4]),
        .I1(or_ln134_14_fu_4142_p3[4]),
        .O(\xor_ln124_36_reg_32582[4]_i_2_n_0 ));
  FDRE \xor_ln124_36_reg_32582_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[0]),
        .Q(xor_ln124_36_reg_32582[0]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[1]),
        .Q(xor_ln124_36_reg_32582[1]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[2]),
        .Q(xor_ln124_36_reg_32582[2]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[3]),
        .Q(xor_ln124_36_reg_32582[3]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[4]),
        .Q(xor_ln124_36_reg_32582[4]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[5]),
        .Q(xor_ln124_36_reg_32582[5]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[6]),
        .Q(xor_ln124_36_reg_32582[6]),
        .R(1'b0));
  FDRE \xor_ln124_36_reg_32582_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_36_fu_4170_p2[7]),
        .Q(xor_ln124_36_reg_32582[7]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[0]),
        .Q(xor_ln124_378_reg_36246[0]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[1]),
        .Q(xor_ln124_378_reg_36246[1]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[2]),
        .Q(xor_ln124_378_reg_36246[2]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[3]),
        .Q(xor_ln124_378_reg_36246[3]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[4]),
        .Q(xor_ln124_378_reg_36246[4]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[5]),
        .Q(xor_ln124_378_reg_36246[5]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[6]),
        .Q(xor_ln124_378_reg_36246[6]),
        .R(1'b0));
  FDRE \xor_ln124_378_reg_36246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_378_fu_30254_p2[7]),
        .Q(xor_ln124_378_reg_36246[7]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[0]),
        .Q(xor_ln124_379_reg_36252[0]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[1]),
        .Q(xor_ln124_379_reg_36252[1]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[2]),
        .Q(xor_ln124_379_reg_36252[2]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[3]),
        .Q(xor_ln124_379_reg_36252[3]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[4]),
        .Q(xor_ln124_379_reg_36252[4]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[5]),
        .Q(xor_ln124_379_reg_36252[5]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[6]),
        .Q(xor_ln124_379_reg_36252[6]),
        .R(1'b0));
  FDRE \xor_ln124_379_reg_36252_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_379_fu_30283_p2[7]),
        .Q(xor_ln124_379_reg_36252[7]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[0]),
        .Q(xor_ln124_37_reg_32631[0]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[1]),
        .Q(xor_ln124_37_reg_32631[1]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[2]),
        .Q(xor_ln124_37_reg_32631[2]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[3]),
        .Q(xor_ln124_37_reg_32631[3]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[4]),
        .Q(xor_ln124_37_reg_32631[4]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[5]),
        .Q(xor_ln124_37_reg_32631[5]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[6]),
        .Q(xor_ln124_37_reg_32631[6]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_32631_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_37_fu_4381_p2[7]),
        .Q(xor_ln124_37_reg_32631[7]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[0]),
        .Q(xor_ln124_380_reg_36258[0]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[1]),
        .Q(xor_ln124_380_reg_36258[1]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[2]),
        .Q(xor_ln124_380_reg_36258[2]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[3]),
        .Q(xor_ln124_380_reg_36258[3]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[4]),
        .Q(xor_ln124_380_reg_36258[4]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[5]),
        .Q(xor_ln124_380_reg_36258[5]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[6]),
        .Q(xor_ln124_380_reg_36258[6]),
        .R(1'b0));
  FDRE \xor_ln124_380_reg_36258_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_380_fu_30312_p2[7]),
        .Q(xor_ln124_380_reg_36258[7]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[0]),
        .Q(xor_ln124_381_reg_36264[0]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[1]),
        .Q(xor_ln124_381_reg_36264[1]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[2]),
        .Q(xor_ln124_381_reg_36264[2]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[3]),
        .Q(xor_ln124_381_reg_36264[3]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[4]),
        .Q(xor_ln124_381_reg_36264[4]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[5]),
        .Q(xor_ln124_381_reg_36264[5]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[6]),
        .Q(xor_ln124_381_reg_36264[6]),
        .R(1'b0));
  FDRE \xor_ln124_381_reg_36264_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_381_fu_30341_p2[7]),
        .Q(xor_ln124_381_reg_36264[7]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[0]),
        .Q(xor_ln124_386_reg_36023[0]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[1]),
        .Q(xor_ln124_386_reg_36023[1]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[2]),
        .Q(xor_ln124_386_reg_36023[2]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[3]),
        .Q(xor_ln124_386_reg_36023[3]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[4]),
        .Q(xor_ln124_386_reg_36023[4]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[5]),
        .Q(xor_ln124_386_reg_36023[5]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[6]),
        .Q(xor_ln124_386_reg_36023[6]),
        .R(1'b0));
  FDRE \xor_ln124_386_reg_36023_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_386_fu_28631_p2[7]),
        .Q(xor_ln124_386_reg_36023[7]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[0]),
        .Q(xor_ln124_387_reg_36028[0]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[1]),
        .Q(xor_ln124_387_reg_36028[1]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[2]),
        .Q(xor_ln124_387_reg_36028[2]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[3]),
        .Q(xor_ln124_387_reg_36028[3]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[4]),
        .Q(xor_ln124_387_reg_36028[4]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[5]),
        .Q(xor_ln124_387_reg_36028[5]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[6]),
        .Q(xor_ln124_387_reg_36028[6]),
        .R(1'b0));
  FDRE \xor_ln124_387_reg_36028_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_387_fu_28658_p2[7]),
        .Q(xor_ln124_387_reg_36028[7]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[0]),
        .Q(xor_ln124_388_reg_36033[0]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[1]),
        .Q(xor_ln124_388_reg_36033[1]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[2]),
        .Q(xor_ln124_388_reg_36033[2]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[3]),
        .Q(xor_ln124_388_reg_36033[3]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[4]),
        .Q(xor_ln124_388_reg_36033[4]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[5]),
        .Q(xor_ln124_388_reg_36033[5]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[6]),
        .Q(xor_ln124_388_reg_36033[6]),
        .R(1'b0));
  FDRE \xor_ln124_388_reg_36033_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_388_fu_28685_p2[7]),
        .Q(xor_ln124_388_reg_36033[7]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[0]),
        .Q(xor_ln124_389_reg_36038[0]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[1]),
        .Q(xor_ln124_389_reg_36038[1]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[2]),
        .Q(xor_ln124_389_reg_36038[2]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[3]),
        .Q(xor_ln124_389_reg_36038[3]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[4]),
        .Q(xor_ln124_389_reg_36038[4]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[5]),
        .Q(xor_ln124_389_reg_36038[5]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[6]),
        .Q(xor_ln124_389_reg_36038[6]),
        .R(1'b0));
  FDRE \xor_ln124_389_reg_36038_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_389_fu_28712_p2[7]),
        .Q(xor_ln124_389_reg_36038[7]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[0]),
        .Q(xor_ln124_38_reg_32588[0]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[1]),
        .Q(xor_ln124_38_reg_32588[1]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[2]),
        .Q(xor_ln124_38_reg_32588[2]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[3]),
        .Q(xor_ln124_38_reg_32588[3]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[4]),
        .Q(xor_ln124_38_reg_32588[4]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[5]),
        .Q(xor_ln124_38_reg_32588[5]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[6]),
        .Q(xor_ln124_38_reg_32588[6]),
        .R(1'b0));
  FDRE \xor_ln124_38_reg_32588_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_38_fu_4197_p2[7]),
        .Q(xor_ln124_38_reg_32588[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[0]_i_1 
       (.I0(xor_ln124_331_reg_35544[0]),
        .I1(\reg_2446_reg_n_0_[0] ),
        .I2(x_assign_271_reg_36085[0]),
        .I3(\xor_ln124_395_reg_36211[0]_i_2_n_0 ),
        .I4(x_assign_273_reg_36101[6]),
        .I5(x_assign_270_reg_36079[6]),
        .O(xor_ln124_395_fu_29789_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[0]_i_2 
       (.I0(\reg_2478_reg_n_0_[0] ),
        .I1(x_assign_270_reg_36079[0]),
        .I2(or_ln134_193_fu_29726_p3[1]),
        .I3(or_ln134_191_fu_29714_p3[1]),
        .I4(x_assign_290_reg_36149[7]),
        .I5(or_ln134_191_fu_29714_p3[0]),
        .O(\xor_ln124_395_reg_36211[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[6]_i_1 
       (.I0(xor_ln124_331_reg_35544[6]),
        .I1(\reg_2446_reg_n_0_[6] ),
        .I2(x_assign_271_reg_36085[6]),
        .I3(\xor_ln124_395_reg_36211[6]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[6]),
        .I5(x_assign_270_reg_36079[4]),
        .O(xor_ln124_395_fu_29789_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[6]_i_2 
       (.I0(\reg_2478_reg_n_0_[6] ),
        .I1(x_assign_270_reg_36079[6]),
        .I2(or_ln134_193_fu_29726_p3[7]),
        .I3(or_ln134_191_fu_29714_p3[7]),
        .I4(or_ln134_192_fu_29720_p3[6]),
        .I5(or_ln134_191_fu_29714_p3[6]),
        .O(\xor_ln124_395_reg_36211[6]_i_2_n_0 ));
  FDRE \xor_ln124_395_reg_36211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[0]),
        .Q(xor_ln124_395_reg_36211[0]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[1]),
        .Q(xor_ln124_395_reg_36211[1]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[2]),
        .Q(xor_ln124_395_reg_36211[2]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[3]),
        .Q(xor_ln124_395_reg_36211[3]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[4]),
        .Q(xor_ln124_395_reg_36211[4]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[5]),
        .Q(xor_ln124_395_reg_36211[5]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[6]),
        .Q(xor_ln124_395_reg_36211[6]),
        .R(1'b0));
  FDRE \xor_ln124_395_reg_36211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_395_fu_29789_p2[7]),
        .Q(xor_ln124_395_reg_36211[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[2]_i_1 
       (.I0(xor_ln124_332_reg_35549[2]),
        .I1(\reg_2469_reg_n_0_[2] ),
        .I2(x_assign_268_reg_36063[2]),
        .I3(\xor_ln124_396_reg_36216[2]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[2]),
        .I5(or_ln134_179_fu_29538_p3[2]),
        .O(xor_ln124_396_fu_29817_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[2]_i_2 
       (.I0(reg_2493[2]),
        .I1(x_assign_273_reg_36101[2]),
        .I2(or_ln134_194_fu_29732_p3[2]),
        .I3(or_ln134_193_fu_29726_p3[2]),
        .I4(x_assign_288_reg_36127[2]),
        .I5(x_assign_290_reg_36149[2]),
        .O(\xor_ln124_396_reg_36216[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[3]_i_1 
       (.I0(xor_ln124_332_reg_35549[3]),
        .I1(\reg_2469_reg_n_0_[3] ),
        .I2(x_assign_268_reg_36063[3]),
        .I3(\xor_ln124_396_reg_36216[3]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[3]),
        .I5(or_ln134_179_fu_29538_p3[3]),
        .O(xor_ln124_396_fu_29817_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[3]_i_2 
       (.I0(reg_2493[3]),
        .I1(x_assign_273_reg_36101[3]),
        .I2(or_ln134_194_fu_29732_p3[3]),
        .I3(or_ln134_193_fu_29726_p3[3]),
        .I4(x_assign_288_reg_36127[3]),
        .I5(x_assign_290_reg_36149[3]),
        .O(\xor_ln124_396_reg_36216[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[4]_i_1 
       (.I0(xor_ln124_332_reg_35549[4]),
        .I1(\reg_2469_reg_n_0_[4] ),
        .I2(or_ln134_179_fu_29538_p3[6]),
        .I3(\xor_ln124_396_reg_36216[4]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[4]),
        .I5(or_ln134_179_fu_29538_p3[4]),
        .O(xor_ln124_396_fu_29817_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[4]_i_2 
       (.I0(reg_2493[4]),
        .I1(or_ln134_181_fu_29550_p3[6]),
        .I2(or_ln134_194_fu_29732_p3[4]),
        .I3(or_ln134_193_fu_29726_p3[4]),
        .I4(x_assign_288_reg_36127[4]),
        .I5(or_ln134_192_fu_29720_p3[5]),
        .O(\xor_ln124_396_reg_36216[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[5]_i_1 
       (.I0(xor_ln124_332_reg_35549[5]),
        .I1(\reg_2469_reg_n_0_[5] ),
        .I2(or_ln134_179_fu_29538_p3[7]),
        .I3(\xor_ln124_396_reg_36216[5]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[5]),
        .I5(or_ln134_179_fu_29538_p3[5]),
        .O(xor_ln124_396_fu_29817_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[5]_i_2 
       (.I0(reg_2493[5]),
        .I1(or_ln134_181_fu_29550_p3[7]),
        .I2(x_assign_288_reg_36127[4]),
        .I3(or_ln134_193_fu_29726_p3[5]),
        .I4(x_assign_288_reg_36127[5]),
        .I5(or_ln134_192_fu_29720_p3[6]),
        .O(\xor_ln124_396_reg_36216[5]_i_2_n_0 ));
  FDRE \xor_ln124_396_reg_36216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[0]),
        .Q(xor_ln124_396_reg_36216[0]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[1]),
        .Q(xor_ln124_396_reg_36216[1]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[2]),
        .Q(xor_ln124_396_reg_36216[2]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[3]),
        .Q(xor_ln124_396_reg_36216[3]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[4]),
        .Q(xor_ln124_396_reg_36216[4]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[5]),
        .Q(xor_ln124_396_reg_36216[5]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[6]),
        .Q(xor_ln124_396_reg_36216[6]),
        .R(1'b0));
  FDRE \xor_ln124_396_reg_36216_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_396_fu_29817_p2[7]),
        .Q(xor_ln124_396_reg_36216[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[4]_i_1 
       (.I0(\reg_2454_reg_n_0_[4] ),
        .I1(xor_ln124_333_reg_35554[4]),
        .I2(or_ln134_179_fu_29538_p3[6]),
        .I3(\xor_ln124_397_reg_36221[4]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[4]),
        .I5(or_ln134_182_fu_29556_p3[4]),
        .O(xor_ln124_397_fu_29845_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[4]_i_2 
       (.I0(reg_2486[4]),
        .I1(or_ln134_181_fu_29550_p3[6]),
        .I2(or_ln134_193_fu_29726_p3[5]),
        .I3(or_ln134_191_fu_29714_p3[5]),
        .I4(or_ln134_194_fu_29732_p3[4]),
        .I5(or_ln134_193_fu_29726_p3[4]),
        .O(\xor_ln124_397_reg_36221[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[6]_i_1 
       (.I0(\reg_2454_reg_n_0_[6] ),
        .I1(xor_ln124_333_reg_35554[6]),
        .I2(or_ln134_179_fu_29538_p3[0]),
        .I3(\xor_ln124_397_reg_36221[6]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[6]),
        .I5(x_assign_270_reg_36079[4]),
        .O(xor_ln124_397_fu_29845_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[6]_i_2 
       (.I0(reg_2486[6]),
        .I1(x_assign_273_reg_36101[6]),
        .I2(or_ln134_193_fu_29726_p3[7]),
        .I3(or_ln134_191_fu_29714_p3[7]),
        .I4(x_assign_288_reg_36127[5]),
        .I5(or_ln134_193_fu_29726_p3[6]),
        .O(\xor_ln124_397_reg_36221[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[7]_i_1 
       (.I0(\reg_2454_reg_n_0_[7] ),
        .I1(xor_ln124_333_reg_35554[7]),
        .I2(or_ln134_179_fu_29538_p3[1]),
        .I3(\xor_ln124_397_reg_36221[7]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[7]),
        .I5(x_assign_270_reg_36079[5]),
        .O(xor_ln124_397_fu_29845_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[7]_i_2 
       (.I0(reg_2486[7]),
        .I1(x_assign_273_reg_36101[7]),
        .I2(x_assign_291_reg_36165[7]),
        .I3(or_ln134_191_fu_29714_p3[0]),
        .I4(x_assign_288_reg_36127[6]),
        .I5(or_ln134_193_fu_29726_p3[7]),
        .O(\xor_ln124_397_reg_36221[7]_i_2_n_0 ));
  FDRE \xor_ln124_397_reg_36221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[0]),
        .Q(xor_ln124_397_reg_36221[0]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[1]),
        .Q(xor_ln124_397_reg_36221[1]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[2]),
        .Q(xor_ln124_397_reg_36221[2]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[3]),
        .Q(xor_ln124_397_reg_36221[3]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[4]),
        .Q(xor_ln124_397_reg_36221[4]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[5]),
        .Q(xor_ln124_397_reg_36221[5]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[6]),
        .Q(xor_ln124_397_reg_36221[6]),
        .R(1'b0));
  FDRE \xor_ln124_397_reg_36221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_397_fu_29845_p2[7]),
        .Q(xor_ln124_397_reg_36221[7]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[0]),
        .Q(xor_ln124_403_reg_36432[0]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[1]),
        .Q(xor_ln124_403_reg_36432[1]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[2]),
        .Q(xor_ln124_403_reg_36432[2]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[3]),
        .Q(xor_ln124_403_reg_36432[3]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[4]),
        .Q(xor_ln124_403_reg_36432[4]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[5]),
        .Q(xor_ln124_403_reg_36432[5]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[6]),
        .Q(xor_ln124_403_reg_36432[6]),
        .R(1'b0));
  FDRE \xor_ln124_403_reg_36432_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_403_fu_31556_p2[7]),
        .Q(xor_ln124_403_reg_36432[7]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[0]),
        .Q(xor_ln124_404_reg_36437[0]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[1]),
        .Q(xor_ln124_404_reg_36437[1]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[2]),
        .Q(xor_ln124_404_reg_36437[2]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[3]),
        .Q(xor_ln124_404_reg_36437[3]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[4]),
        .Q(xor_ln124_404_reg_36437[4]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[5]),
        .Q(xor_ln124_404_reg_36437[5]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[6]),
        .Q(xor_ln124_404_reg_36437[6]),
        .R(1'b0));
  FDRE \xor_ln124_404_reg_36437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_404_fu_31583_p2[7]),
        .Q(xor_ln124_404_reg_36437[7]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[0]),
        .Q(xor_ln124_405_reg_36442[0]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[1]),
        .Q(xor_ln124_405_reg_36442[1]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[2]),
        .Q(xor_ln124_405_reg_36442[2]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[3]),
        .Q(xor_ln124_405_reg_36442[3]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[4]),
        .Q(xor_ln124_405_reg_36442[4]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[5]),
        .Q(xor_ln124_405_reg_36442[5]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[6]),
        .Q(xor_ln124_405_reg_36442[6]),
        .R(1'b0));
  FDRE \xor_ln124_405_reg_36442_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_405_fu_31610_p2[7]),
        .Q(xor_ln124_405_reg_36442[7]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[0]),
        .Q(xor_ln124_422_reg_36467[0]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[1]),
        .Q(xor_ln124_422_reg_36467[1]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[2]),
        .Q(xor_ln124_422_reg_36467[2]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[3]),
        .Q(xor_ln124_422_reg_36467[3]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[4]),
        .Q(xor_ln124_422_reg_36467[4]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[5]),
        .Q(xor_ln124_422_reg_36467[5]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[6]),
        .Q(xor_ln124_422_reg_36467[6]),
        .R(1'b0));
  FDRE \xor_ln124_422_reg_36467_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_422_fu_32025_p2[7]),
        .Q(xor_ln124_422_reg_36467[7]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[0]),
        .Q(xor_ln124_423_reg_36472[0]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[1]),
        .Q(xor_ln124_423_reg_36472[1]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[2]),
        .Q(xor_ln124_423_reg_36472[2]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[3]),
        .Q(xor_ln124_423_reg_36472[3]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[4]),
        .Q(xor_ln124_423_reg_36472[4]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[5]),
        .Q(xor_ln124_423_reg_36472[5]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[6]),
        .Q(xor_ln124_423_reg_36472[6]),
        .R(1'b0));
  FDRE \xor_ln124_423_reg_36472_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_423_fu_32060_p2[7]),
        .Q(xor_ln124_423_reg_36472[7]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[0]),
        .Q(xor_ln124_424_reg_36477[0]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[1]),
        .Q(xor_ln124_424_reg_36477[1]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[2]),
        .Q(xor_ln124_424_reg_36477[2]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[3]),
        .Q(xor_ln124_424_reg_36477[3]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[4]),
        .Q(xor_ln124_424_reg_36477[4]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[5]),
        .Q(xor_ln124_424_reg_36477[5]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[6]),
        .Q(xor_ln124_424_reg_36477[6]),
        .R(1'b0));
  FDRE \xor_ln124_424_reg_36477_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_424_fu_32095_p2[7]),
        .Q(xor_ln124_424_reg_36477[7]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[0]),
        .Q(xor_ln124_425_reg_36482[0]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[1]),
        .Q(xor_ln124_425_reg_36482[1]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[2]),
        .Q(xor_ln124_425_reg_36482[2]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[3]),
        .Q(xor_ln124_425_reg_36482[3]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[4]),
        .Q(xor_ln124_425_reg_36482[4]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[5]),
        .Q(xor_ln124_425_reg_36482[5]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[6]),
        .Q(xor_ln124_425_reg_36482[6]),
        .R(1'b0));
  FDRE \xor_ln124_425_reg_36482_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_425_fu_32130_p2[7]),
        .Q(xor_ln124_425_reg_36482[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_426_reg_36348[0]_i_1 
       (.I0(\reg_2419_reg_n_0_[0] ),
        .I1(x_assign_306_reg_36280[0]),
        .I2(xor_ln124_378_reg_36246[0]),
        .I3(x_assign_307_reg_36286[6]),
        .I4(or_ln134_203_fu_30865_p3[0]),
        .I5(x_assign_307_reg_36286[0]),
        .O(xor_ln124_426_fu_30916_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_426_reg_36348[1]_i_1 
       (.I0(\reg_2419_reg_n_0_[1] ),
        .I1(x_assign_306_reg_36280[1]),
        .I2(xor_ln124_378_reg_36246[1]),
        .I3(x_assign_307_reg_36286[7]),
        .I4(or_ln134_203_fu_30865_p3[1]),
        .I5(x_assign_307_reg_36286[1]),
        .O(xor_ln124_426_fu_30916_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36348[2]_i_1 
       (.I0(\reg_2419_reg_n_0_[2] ),
        .I1(x_assign_306_reg_36280[2]),
        .I2(xor_ln124_378_reg_36246[2]),
        .I3(or_ln134_204_fu_30871_p3[2]),
        .I4(or_ln134_203_fu_30865_p3[2]),
        .I5(x_assign_307_reg_36286[2]),
        .O(xor_ln124_426_fu_30916_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_426_reg_36348[3]_i_1 
       (.I0(\reg_2419_reg_n_0_[3] ),
        .I1(x_assign_306_reg_36280[3]),
        .I2(xor_ln124_378_reg_36246[3]),
        .I3(or_ln134_204_fu_30871_p3[3]),
        .I4(or_ln134_203_fu_30865_p3[3]),
        .I5(x_assign_307_reg_36286[3]),
        .O(xor_ln124_426_fu_30916_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36348[4]_i_1 
       (.I0(\reg_2419_reg_n_0_[4] ),
        .I1(or_ln134_206_fu_30883_p3[6]),
        .I2(xor_ln124_378_reg_36246[4]),
        .I3(or_ln134_204_fu_30871_p3[4]),
        .I4(or_ln134_203_fu_30865_p3[4]),
        .I5(or_ln134_204_fu_30871_p3[6]),
        .O(xor_ln124_426_fu_30916_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36348[5]_i_1 
       (.I0(\reg_2419_reg_n_0_[5] ),
        .I1(or_ln134_206_fu_30883_p3[7]),
        .I2(xor_ln124_378_reg_36246[5]),
        .I3(or_ln134_204_fu_30871_p3[5]),
        .I4(or_ln134_203_fu_30865_p3[5]),
        .I5(or_ln134_204_fu_30871_p3[7]),
        .O(xor_ln124_426_fu_30916_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36348[6]_i_1 
       (.I0(\reg_2419_reg_n_0_[6] ),
        .I1(x_assign_306_reg_36280[6]),
        .I2(xor_ln124_378_reg_36246[6]),
        .I3(or_ln134_204_fu_30871_p3[6]),
        .I4(or_ln134_203_fu_30865_p3[6]),
        .I5(x_assign_307_reg_36286[6]),
        .O(xor_ln124_426_fu_30916_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_426_reg_36348[7]_i_1 
       (.I0(\reg_2419_reg_n_0_[7] ),
        .I1(x_assign_306_reg_36280[7]),
        .I2(xor_ln124_378_reg_36246[7]),
        .I3(or_ln134_204_fu_30871_p3[7]),
        .I4(or_ln134_203_fu_30865_p3[7]),
        .I5(x_assign_307_reg_36286[7]),
        .O(xor_ln124_426_fu_30916_p2[7]));
  FDRE \xor_ln124_426_reg_36348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[0]),
        .Q(xor_ln124_426_reg_36348[0]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[1]),
        .Q(xor_ln124_426_reg_36348[1]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[2]),
        .Q(xor_ln124_426_reg_36348[2]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[3]),
        .Q(xor_ln124_426_reg_36348[3]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[4]),
        .Q(xor_ln124_426_reg_36348[4]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[5]),
        .Q(xor_ln124_426_reg_36348[5]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[6]),
        .Q(xor_ln124_426_reg_36348[6]),
        .R(1'b0));
  FDRE \xor_ln124_426_reg_36348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_426_fu_30916_p2[7]),
        .Q(xor_ln124_426_reg_36348[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[0]_i_1 
       (.I0(\reg_2454_reg_n_0_[0] ),
        .I1(x_assign_306_reg_36280[0]),
        .I2(x_assign_307_reg_36286[0]),
        .I3(x_assign_306_reg_36280[6]),
        .I4(or_ln134_205_fu_30877_p3[0]),
        .I5(xor_ln124_379_reg_36252[0]),
        .O(xor_ln124_427_fu_30949_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_427_reg_36353[1]_i_1 
       (.I0(\reg_2454_reg_n_0_[1] ),
        .I1(x_assign_306_reg_36280[1]),
        .I2(x_assign_307_reg_36286[1]),
        .I3(x_assign_306_reg_36280[7]),
        .I4(or_ln134_205_fu_30877_p3[1]),
        .I5(xor_ln124_379_reg_36252[1]),
        .O(xor_ln124_427_fu_30949_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[2]_i_1 
       (.I0(\reg_2454_reg_n_0_[2] ),
        .I1(x_assign_306_reg_36280[2]),
        .I2(x_assign_307_reg_36286[2]),
        .I3(or_ln134_206_fu_30883_p3[2]),
        .I4(or_ln134_205_fu_30877_p3[2]),
        .I5(xor_ln124_379_reg_36252[2]),
        .O(xor_ln124_427_fu_30949_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_427_reg_36353[3]_i_1 
       (.I0(\reg_2454_reg_n_0_[3] ),
        .I1(x_assign_306_reg_36280[3]),
        .I2(x_assign_307_reg_36286[3]),
        .I3(or_ln134_206_fu_30883_p3[3]),
        .I4(or_ln134_205_fu_30877_p3[3]),
        .I5(xor_ln124_379_reg_36252[3]),
        .O(xor_ln124_427_fu_30949_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[4]_i_1 
       (.I0(\reg_2454_reg_n_0_[4] ),
        .I1(or_ln134_206_fu_30883_p3[6]),
        .I2(or_ln134_204_fu_30871_p3[6]),
        .I3(or_ln134_206_fu_30883_p3[4]),
        .I4(or_ln134_205_fu_30877_p3[4]),
        .I5(xor_ln124_379_reg_36252[4]),
        .O(xor_ln124_427_fu_30949_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[5]_i_1 
       (.I0(\reg_2454_reg_n_0_[5] ),
        .I1(or_ln134_206_fu_30883_p3[7]),
        .I2(or_ln134_204_fu_30871_p3[7]),
        .I3(or_ln134_206_fu_30883_p3[5]),
        .I4(or_ln134_205_fu_30877_p3[5]),
        .I5(xor_ln124_379_reg_36252[5]),
        .O(xor_ln124_427_fu_30949_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[6]_i_1 
       (.I0(\reg_2454_reg_n_0_[6] ),
        .I1(x_assign_306_reg_36280[6]),
        .I2(x_assign_307_reg_36286[6]),
        .I3(or_ln134_206_fu_30883_p3[6]),
        .I4(or_ln134_205_fu_30877_p3[6]),
        .I5(xor_ln124_379_reg_36252[6]),
        .O(xor_ln124_427_fu_30949_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_427_reg_36353[7]_i_1 
       (.I0(\reg_2454_reg_n_0_[7] ),
        .I1(x_assign_306_reg_36280[7]),
        .I2(x_assign_307_reg_36286[7]),
        .I3(or_ln134_206_fu_30883_p3[7]),
        .I4(or_ln134_205_fu_30877_p3[7]),
        .I5(xor_ln124_379_reg_36252[7]),
        .O(xor_ln124_427_fu_30949_p2[7]));
  FDRE \xor_ln124_427_reg_36353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[0]),
        .Q(xor_ln124_427_reg_36353[0]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[1]),
        .Q(xor_ln124_427_reg_36353[1]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[2]),
        .Q(xor_ln124_427_reg_36353[2]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[3]),
        .Q(xor_ln124_427_reg_36353[3]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[4]),
        .Q(xor_ln124_427_reg_36353[4]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[5]),
        .Q(xor_ln124_427_reg_36353[5]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[6]),
        .Q(xor_ln124_427_reg_36353[6]),
        .R(1'b0));
  FDRE \xor_ln124_427_reg_36353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_427_fu_30949_p2[7]),
        .Q(xor_ln124_427_reg_36353[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_428_reg_36358[0]_i_1 
       (.I0(reg_2436[0]),
        .I1(xor_ln124_1248_reg_36322[0]),
        .I2(x_assign_307_reg_36286[6]),
        .I3(or_ln134_203_fu_30865_p3[0]),
        .I4(xor_ln124_380_reg_36258[0]),
        .O(xor_ln124_428_fu_30977_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[1]_i_1 
       (.I0(reg_2436[1]),
        .I1(xor_ln124_1248_reg_36322[1]),
        .I2(x_assign_307_reg_36286[7]),
        .I3(or_ln134_203_fu_30865_p3[1]),
        .I4(xor_ln124_380_reg_36258[1]),
        .O(xor_ln124_428_fu_30977_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[2]_i_1 
       (.I0(reg_2436[2]),
        .I1(xor_ln124_1248_reg_36322[2]),
        .I2(or_ln134_204_fu_30871_p3[2]),
        .I3(or_ln134_203_fu_30865_p3[2]),
        .I4(xor_ln124_380_reg_36258[2]),
        .O(xor_ln124_428_fu_30977_p2[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_428_reg_36358[3]_i_1 
       (.I0(reg_2436[3]),
        .I1(xor_ln124_1248_reg_36322[3]),
        .I2(or_ln134_204_fu_30871_p3[3]),
        .I3(or_ln134_203_fu_30865_p3[3]),
        .I4(xor_ln124_380_reg_36258[3]),
        .O(xor_ln124_428_fu_30977_p2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[4]_i_1 
       (.I0(reg_2436[4]),
        .I1(xor_ln124_1248_reg_36322[4]),
        .I2(or_ln134_204_fu_30871_p3[4]),
        .I3(or_ln134_203_fu_30865_p3[4]),
        .I4(xor_ln124_380_reg_36258[4]),
        .O(xor_ln124_428_fu_30977_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[5]_i_1 
       (.I0(reg_2436[5]),
        .I1(xor_ln124_1248_reg_36322[5]),
        .I2(or_ln134_204_fu_30871_p3[5]),
        .I3(or_ln134_203_fu_30865_p3[5]),
        .I4(xor_ln124_380_reg_36258[5]),
        .O(xor_ln124_428_fu_30977_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[6]_i_1 
       (.I0(reg_2436[6]),
        .I1(xor_ln124_1248_reg_36322[6]),
        .I2(or_ln134_204_fu_30871_p3[6]),
        .I3(or_ln134_203_fu_30865_p3[6]),
        .I4(xor_ln124_380_reg_36258[6]),
        .O(xor_ln124_428_fu_30977_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_428_reg_36358[7]_i_1 
       (.I0(reg_2436[7]),
        .I1(xor_ln124_1248_reg_36322[7]),
        .I2(or_ln134_204_fu_30871_p3[7]),
        .I3(or_ln134_203_fu_30865_p3[7]),
        .I4(xor_ln124_380_reg_36258[7]),
        .O(xor_ln124_428_fu_30977_p2[7]));
  FDRE \xor_ln124_428_reg_36358_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[0]),
        .Q(xor_ln124_428_reg_36358[0]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[1]),
        .Q(xor_ln124_428_reg_36358[1]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[2]),
        .Q(xor_ln124_428_reg_36358[2]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[3]),
        .Q(xor_ln124_428_reg_36358[3]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[4]),
        .Q(xor_ln124_428_reg_36358[4]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[5]),
        .Q(xor_ln124_428_reg_36358[5]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[6]),
        .Q(xor_ln124_428_reg_36358[6]),
        .R(1'b0));
  FDRE \xor_ln124_428_reg_36358_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_428_fu_30977_p2[7]),
        .Q(xor_ln124_428_reg_36358[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[0]_i_1 
       (.I0(reg_2462[0]),
        .I1(xor_ln124_1248_reg_36322[0]),
        .I2(x_assign_306_reg_36280[6]),
        .I3(or_ln134_205_fu_30877_p3[0]),
        .I4(xor_ln124_381_reg_36264[0]),
        .O(xor_ln124_429_fu_31005_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[1]_i_1 
       (.I0(reg_2462[1]),
        .I1(xor_ln124_1248_reg_36322[1]),
        .I2(x_assign_306_reg_36280[7]),
        .I3(or_ln134_205_fu_30877_p3[1]),
        .I4(xor_ln124_381_reg_36264[1]),
        .O(xor_ln124_429_fu_31005_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[2]_i_1 
       (.I0(reg_2462[2]),
        .I1(xor_ln124_1248_reg_36322[2]),
        .I2(or_ln134_206_fu_30883_p3[2]),
        .I3(or_ln134_205_fu_30877_p3[2]),
        .I4(xor_ln124_381_reg_36264[2]),
        .O(xor_ln124_429_fu_31005_p2[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_429_reg_36363[3]_i_1 
       (.I0(reg_2462[3]),
        .I1(xor_ln124_1248_reg_36322[3]),
        .I2(or_ln134_206_fu_30883_p3[3]),
        .I3(or_ln134_205_fu_30877_p3[3]),
        .I4(xor_ln124_381_reg_36264[3]),
        .O(xor_ln124_429_fu_31005_p2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[4]_i_1 
       (.I0(reg_2462[4]),
        .I1(xor_ln124_1248_reg_36322[4]),
        .I2(or_ln134_206_fu_30883_p3[4]),
        .I3(or_ln134_205_fu_30877_p3[4]),
        .I4(xor_ln124_381_reg_36264[4]),
        .O(xor_ln124_429_fu_31005_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[5]_i_1 
       (.I0(reg_2462[5]),
        .I1(xor_ln124_1248_reg_36322[5]),
        .I2(or_ln134_206_fu_30883_p3[5]),
        .I3(or_ln134_205_fu_30877_p3[5]),
        .I4(xor_ln124_381_reg_36264[5]),
        .O(xor_ln124_429_fu_31005_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[6]_i_1 
       (.I0(reg_2462[6]),
        .I1(xor_ln124_1248_reg_36322[6]),
        .I2(or_ln134_206_fu_30883_p3[6]),
        .I3(or_ln134_205_fu_30877_p3[6]),
        .I4(xor_ln124_381_reg_36264[6]),
        .O(xor_ln124_429_fu_31005_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_429_reg_36363[7]_i_1 
       (.I0(reg_2462[7]),
        .I1(xor_ln124_1248_reg_36322[7]),
        .I2(or_ln134_206_fu_30883_p3[7]),
        .I3(or_ln134_205_fu_30877_p3[7]),
        .I4(xor_ln124_381_reg_36264[7]),
        .O(xor_ln124_429_fu_31005_p2[7]));
  FDRE \xor_ln124_429_reg_36363_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[0]),
        .Q(xor_ln124_429_reg_36363[0]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[1]),
        .Q(xor_ln124_429_reg_36363[1]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[2]),
        .Q(xor_ln124_429_reg_36363[2]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[3]),
        .Q(xor_ln124_429_reg_36363[3]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[4]),
        .Q(xor_ln124_429_reg_36363[4]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[5]),
        .Q(xor_ln124_429_reg_36363[5]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[6]),
        .Q(xor_ln124_429_reg_36363[6]),
        .R(1'b0));
  FDRE \xor_ln124_429_reg_36363_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_429_fu_31005_p2[7]),
        .Q(xor_ln124_429_reg_36363[7]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[0]),
        .Q(xor_ln124_42_reg_32403[0]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[1]),
        .Q(xor_ln124_42_reg_32403[1]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[2]),
        .Q(xor_ln124_42_reg_32403[2]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[3]),
        .Q(xor_ln124_42_reg_32403[3]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[4]),
        .Q(xor_ln124_42_reg_32403[4]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[5]),
        .Q(xor_ln124_42_reg_32403[5]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[6]),
        .Q(xor_ln124_42_reg_32403[6]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_32403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3417_p2[7]),
        .Q(xor_ln124_42_reg_32403[7]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[0]),
        .Q(xor_ln124_43_reg_32678[0]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[1]),
        .Q(xor_ln124_43_reg_32678[1]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[2]),
        .Q(xor_ln124_43_reg_32678[2]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[3]),
        .Q(xor_ln124_43_reg_32678[3]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[4]),
        .Q(xor_ln124_43_reg_32678[4]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[5]),
        .Q(xor_ln124_43_reg_32678[5]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[6]),
        .Q(xor_ln124_43_reg_32678[6]),
        .R(1'b0));
  FDRE \xor_ln124_43_reg_32678_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_43_fu_4908_p2[7]),
        .Q(xor_ln124_43_reg_32678[7]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[0]),
        .Q(xor_ln124_44_reg_32684[0]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[1]),
        .Q(xor_ln124_44_reg_32684[1]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[2]),
        .Q(xor_ln124_44_reg_32684[2]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[3]),
        .Q(xor_ln124_44_reg_32684[3]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[4]),
        .Q(xor_ln124_44_reg_32684[4]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[5]),
        .Q(xor_ln124_44_reg_32684[5]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[6]),
        .Q(xor_ln124_44_reg_32684[6]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_32684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4937_p2[7]),
        .Q(xor_ln124_44_reg_32684[7]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[0]),
        .Q(xor_ln124_45_reg_32690[0]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[1]),
        .Q(xor_ln124_45_reg_32690[1]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[2]),
        .Q(xor_ln124_45_reg_32690[2]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[3]),
        .Q(xor_ln124_45_reg_32690[3]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[4]),
        .Q(xor_ln124_45_reg_32690[4]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[5]),
        .Q(xor_ln124_45_reg_32690[5]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[6]),
        .Q(xor_ln124_45_reg_32690[6]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_32690_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4966_p2[7]),
        .Q(xor_ln124_45_reg_32690[7]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[0]),
        .Q(xor_ln124_46_reg_32696[0]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[1]),
        .Q(xor_ln124_46_reg_32696[1]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[2]),
        .Q(xor_ln124_46_reg_32696[2]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[3]),
        .Q(xor_ln124_46_reg_32696[3]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[4]),
        .Q(xor_ln124_46_reg_32696[4]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[5]),
        .Q(xor_ln124_46_reg_32696[5]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[6]),
        .Q(xor_ln124_46_reg_32696[6]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_32696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4996_p2[7]),
        .Q(xor_ln124_46_reg_32696[7]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[0]),
        .Q(xor_ln124_59_reg_33047[0]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[1]),
        .Q(xor_ln124_59_reg_33047[1]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[2]),
        .Q(xor_ln124_59_reg_33047[2]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[3]),
        .Q(xor_ln124_59_reg_33047[3]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[4]),
        .Q(xor_ln124_59_reg_33047[4]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[5]),
        .Q(xor_ln124_59_reg_33047[5]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[6]),
        .Q(xor_ln124_59_reg_33047[6]),
        .R(1'b0));
  FDRE \xor_ln124_59_reg_33047_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_59_fu_7511_p2[7]),
        .Q(xor_ln124_59_reg_33047[7]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[0]),
        .Q(xor_ln124_5_reg_32387[0]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[1]),
        .Q(xor_ln124_5_reg_32387[1]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[2]),
        .Q(xor_ln124_5_reg_32387[2]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[3]),
        .Q(xor_ln124_5_reg_32387[3]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[4]),
        .Q(xor_ln124_5_reg_32387[4]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[5]),
        .Q(xor_ln124_5_reg_32387[5]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[6]),
        .Q(xor_ln124_5_reg_32387[6]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_32387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3293_p2[7]),
        .Q(xor_ln124_5_reg_32387[7]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[0]),
        .Q(xor_ln124_60_reg_33053[0]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[1]),
        .Q(xor_ln124_60_reg_33053[1]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[2]),
        .Q(xor_ln124_60_reg_33053[2]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[3]),
        .Q(xor_ln124_60_reg_33053[3]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[4]),
        .Q(xor_ln124_60_reg_33053[4]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[5]),
        .Q(xor_ln124_60_reg_33053[5]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[6]),
        .Q(xor_ln124_60_reg_33053[6]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_33053_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_60_fu_7540_p2[7]),
        .Q(xor_ln124_60_reg_33053[7]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[0]),
        .Q(xor_ln124_61_reg_33059[0]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[1]),
        .Q(xor_ln124_61_reg_33059[1]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[2]),
        .Q(xor_ln124_61_reg_33059[2]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[3]),
        .Q(xor_ln124_61_reg_33059[3]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[4]),
        .Q(xor_ln124_61_reg_33059[4]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[5]),
        .Q(xor_ln124_61_reg_33059[5]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[6]),
        .Q(xor_ln124_61_reg_33059[6]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_33059_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_61_fu_7569_p2[7]),
        .Q(xor_ln124_61_reg_33059[7]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[0]),
        .Q(xor_ln124_62_reg_33065[0]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[1]),
        .Q(xor_ln124_62_reg_33065[1]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[2]),
        .Q(xor_ln124_62_reg_33065[2]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[3]),
        .Q(xor_ln124_62_reg_33065[3]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[4]),
        .Q(xor_ln124_62_reg_33065[4]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[5]),
        .Q(xor_ln124_62_reg_33065[5]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[6]),
        .Q(xor_ln124_62_reg_33065[6]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_33065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_62_fu_7598_p2[7]),
        .Q(xor_ln124_62_reg_33065[7]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[0]),
        .Q(xor_ln124_67_reg_32851[0]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[1]),
        .Q(xor_ln124_67_reg_32851[1]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[2]),
        .Q(xor_ln124_67_reg_32851[2]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[3]),
        .Q(xor_ln124_67_reg_32851[3]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[4]),
        .Q(xor_ln124_67_reg_32851[4]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[5]),
        .Q(xor_ln124_67_reg_32851[5]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[6]),
        .Q(xor_ln124_67_reg_32851[6]),
        .R(1'b0));
  FDRE \xor_ln124_67_reg_32851_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_67_fu_5889_p2[7]),
        .Q(xor_ln124_67_reg_32851[7]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[0]),
        .Q(xor_ln124_68_reg_32856[0]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[1]),
        .Q(xor_ln124_68_reg_32856[1]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[2]),
        .Q(xor_ln124_68_reg_32856[2]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[3]),
        .Q(xor_ln124_68_reg_32856[3]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[4]),
        .Q(xor_ln124_68_reg_32856[4]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[5]),
        .Q(xor_ln124_68_reg_32856[5]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[6]),
        .Q(xor_ln124_68_reg_32856[6]),
        .R(1'b0));
  FDRE \xor_ln124_68_reg_32856_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_68_fu_5916_p2[7]),
        .Q(xor_ln124_68_reg_32856[7]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[0]),
        .Q(xor_ln124_69_reg_32861[0]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[1]),
        .Q(xor_ln124_69_reg_32861[1]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[2]),
        .Q(xor_ln124_69_reg_32861[2]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[3]),
        .Q(xor_ln124_69_reg_32861[3]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[4]),
        .Q(xor_ln124_69_reg_32861[4]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[5]),
        .Q(xor_ln124_69_reg_32861[5]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[6]),
        .Q(xor_ln124_69_reg_32861[6]),
        .R(1'b0));
  FDRE \xor_ln124_69_reg_32861_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_69_fu_5943_p2[7]),
        .Q(xor_ln124_69_reg_32861[7]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[0]),
        .Q(xor_ln124_70_reg_32866[0]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[1]),
        .Q(xor_ln124_70_reg_32866[1]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[2]),
        .Q(xor_ln124_70_reg_32866[2]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[3]),
        .Q(xor_ln124_70_reg_32866[3]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[4]),
        .Q(xor_ln124_70_reg_32866[4]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[5]),
        .Q(xor_ln124_70_reg_32866[5]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[6]),
        .Q(xor_ln124_70_reg_32866[6]),
        .R(1'b0));
  FDRE \xor_ln124_70_reg_32866_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_70_fu_5970_p2[7]),
        .Q(xor_ln124_70_reg_32866[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[2]_i_1 
       (.I0(reg_2412[2]),
        .I1(xor_ln124_5_reg_32387[2]),
        .I2(x_assign_31_reg_32909[2]),
        .I3(\xor_ln124_75_reg_33007[2]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[2]),
        .I5(or_ln134_19_reg_32897[2]),
        .O(xor_ln124_75_fu_7024_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[2]_i_2 
       (.I0(\reg_2454_reg_n_0_[2] ),
        .I1(x_assign_30_reg_32903[2]),
        .I2(or_ln134_31_reg_32951[2]),
        .I3(or_ln134_32_reg_32963[2]),
        .I4(x_assign_50_reg_32957[2]),
        .I5(x_assign_48_reg_32939[2]),
        .O(\xor_ln124_75_reg_33007[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[3]_i_1 
       (.I0(reg_2412[3]),
        .I1(xor_ln124_5_reg_32387[3]),
        .I2(x_assign_31_reg_32909[3]),
        .I3(\xor_ln124_75_reg_33007[3]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[3]),
        .I5(or_ln134_19_reg_32897[3]),
        .O(xor_ln124_75_fu_7024_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[3]_i_2 
       (.I0(\reg_2454_reg_n_0_[3] ),
        .I1(x_assign_30_reg_32903[3]),
        .I2(or_ln134_31_reg_32951[3]),
        .I3(or_ln134_32_reg_32963[3]),
        .I4(x_assign_50_reg_32957[3]),
        .I5(x_assign_48_reg_32939[3]),
        .O(\xor_ln124_75_reg_33007[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[7]_i_1 
       (.I0(reg_2412[7]),
        .I1(xor_ln124_5_reg_32387[7]),
        .I2(or_ln134_20_reg_32915[1]),
        .I3(\xor_ln124_75_reg_33007[7]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[7]),
        .I5(or_ln134_19_reg_32897[7]),
        .O(xor_ln124_75_fu_7024_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[7]_i_2 
       (.I0(\reg_2454_reg_n_0_[7] ),
        .I1(x_assign_30_reg_32903[7]),
        .I2(or_ln134_31_reg_32951[7]),
        .I3(x_assign_50_reg_32957[6]),
        .I4(x_assign_50_reg_32957[7]),
        .I5(x_assign_48_reg_32939[7]),
        .O(\xor_ln124_75_reg_33007[7]_i_2_n_0 ));
  FDRE \xor_ln124_75_reg_33007_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[0]),
        .Q(xor_ln124_75_reg_33007[0]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[1]),
        .Q(xor_ln124_75_reg_33007[1]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[2]),
        .Q(xor_ln124_75_reg_33007[2]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[3]),
        .Q(xor_ln124_75_reg_33007[3]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[4]),
        .Q(xor_ln124_75_reg_33007[4]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[5]),
        .Q(xor_ln124_75_reg_33007[5]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[6]),
        .Q(xor_ln124_75_reg_33007[6]),
        .R(1'b0));
  FDRE \xor_ln124_75_reg_33007_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_75_fu_7024_p2[7]),
        .Q(xor_ln124_75_reg_33007[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[0]_i_1 
       (.I0(\reg_2428_reg_n_0_[0] ),
        .I1(xor_ln124_11_reg_32414[0]),
        .I2(x_assign_31_reg_32909[0]),
        .I3(\xor_ln124_76_reg_33012[0]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[6]),
        .I5(x_assign_33_reg_32921[6]),
        .O(xor_ln124_76_fu_7050_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[0]_i_2 
       (.I0(reg_2436[0]),
        .I1(x_assign_30_reg_32903[0]),
        .I2(or_ln134_31_reg_32951[0]),
        .I3(x_assign_50_reg_32957[7]),
        .I4(or_ln134_33_reg_32975[1]),
        .I5(or_ln134_31_reg_32951[1]),
        .O(\xor_ln124_76_reg_33012[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[2]_i_1 
       (.I0(\reg_2428_reg_n_0_[2] ),
        .I1(xor_ln124_11_reg_32414[2]),
        .I2(x_assign_31_reg_32909[2]),
        .I3(\xor_ln124_76_reg_33012[2]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32933[2]),
        .I5(or_ln134_21_reg_32927[2]),
        .O(xor_ln124_76_fu_7050_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[2]_i_2 
       (.I0(reg_2436[2]),
        .I1(x_assign_30_reg_32903[2]),
        .I2(or_ln134_31_reg_32951[2]),
        .I3(or_ln134_32_reg_32963[2]),
        .I4(x_assign_51_reg_32969[2]),
        .I5(x_assign_49_reg_32945[2]),
        .O(\xor_ln124_76_reg_33012[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[4]_i_1 
       (.I0(\reg_2428_reg_n_0_[4] ),
        .I1(xor_ln124_11_reg_32414[4]),
        .I2(or_ln134_20_reg_32915[6]),
        .I3(\xor_ln124_76_reg_33012[4]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32933[4]),
        .I5(or_ln134_21_reg_32927[4]),
        .O(xor_ln124_76_fu_7050_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[4]_i_2 
       (.I0(reg_2436[4]),
        .I1(x_assign_30_reg_32903[4]),
        .I2(or_ln134_31_reg_32951[4]),
        .I3(or_ln134_32_reg_32963[4]),
        .I4(or_ln134_33_reg_32975[5]),
        .I5(or_ln134_31_reg_32951[5]),
        .O(\xor_ln124_76_reg_33012[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[5]_i_1 
       (.I0(\reg_2428_reg_n_0_[5] ),
        .I1(xor_ln124_11_reg_32414[5]),
        .I2(or_ln134_20_reg_32915[7]),
        .I3(\xor_ln124_76_reg_33012[5]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32933[5]),
        .I5(or_ln134_21_reg_32927[5]),
        .O(xor_ln124_76_fu_7050_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[5]_i_2 
       (.I0(reg_2436[5]),
        .I1(x_assign_30_reg_32903[5]),
        .I2(or_ln134_31_reg_32951[5]),
        .I3(x_assign_50_reg_32957[4]),
        .I4(or_ln134_33_reg_32975[6]),
        .I5(or_ln134_31_reg_32951[6]),
        .O(\xor_ln124_76_reg_33012[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[7]_i_1 
       (.I0(\reg_2428_reg_n_0_[7] ),
        .I1(xor_ln124_11_reg_32414[7]),
        .I2(or_ln134_20_reg_32915[1]),
        .I3(\xor_ln124_76_reg_33012[7]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[5]),
        .I5(x_assign_33_reg_32921[5]),
        .O(xor_ln124_76_fu_7050_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[7]_i_2 
       (.I0(reg_2436[7]),
        .I1(x_assign_30_reg_32903[7]),
        .I2(or_ln134_31_reg_32951[7]),
        .I3(x_assign_50_reg_32957[6]),
        .I4(or_ln134_33_reg_32975[0]),
        .I5(or_ln134_31_reg_32951[0]),
        .O(\xor_ln124_76_reg_33012[7]_i_2_n_0 ));
  FDRE \xor_ln124_76_reg_33012_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[0]),
        .Q(xor_ln124_76_reg_33012[0]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[1]),
        .Q(xor_ln124_76_reg_33012[1]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[2]),
        .Q(xor_ln124_76_reg_33012[2]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[3]),
        .Q(xor_ln124_76_reg_33012[3]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[4]),
        .Q(xor_ln124_76_reg_33012[4]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[5]),
        .Q(xor_ln124_76_reg_33012[5]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[6]),
        .Q(xor_ln124_76_reg_33012[6]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_33012_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_7050_p2[7]),
        .Q(xor_ln124_76_reg_33012[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[4]_i_1 
       (.I0(\reg_2419_reg_n_0_[4] ),
        .I1(xor_ln124_13_reg_32440[4]),
        .I2(x_assign_33_reg_32921[4]),
        .I3(\xor_ln124_77_reg_33017[4]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[4]),
        .I5(or_ln134_19_reg_32897[4]),
        .O(xor_ln124_77_fu_7076_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[4]_i_2 
       (.I0(reg_2462[4]),
        .I1(or_ln134_19_reg_32897[6]),
        .I2(x_assign_50_reg_32957[4]),
        .I3(or_ln134_34_reg_32981[5]),
        .I4(or_ln134_33_reg_32975[4]),
        .I5(or_ln134_34_reg_32981[4]),
        .O(\xor_ln124_77_reg_33017[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[5]_i_1 
       (.I0(\reg_2419_reg_n_0_[5] ),
        .I1(xor_ln124_13_reg_32440[5]),
        .I2(x_assign_33_reg_32921[5]),
        .I3(\xor_ln124_77_reg_33017[5]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[5]),
        .I5(or_ln134_19_reg_32897[5]),
        .O(xor_ln124_77_fu_7076_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[5]_i_2 
       (.I0(reg_2462[5]),
        .I1(or_ln134_19_reg_32897[7]),
        .I2(x_assign_50_reg_32957[5]),
        .I3(or_ln134_34_reg_32981[6]),
        .I4(or_ln134_33_reg_32975[5]),
        .I5(or_ln134_34_reg_32981[5]),
        .O(\xor_ln124_77_reg_33017[5]_i_2_n_0 ));
  FDRE \xor_ln124_77_reg_33017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[0]),
        .Q(xor_ln124_77_reg_33017[0]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[1]),
        .Q(xor_ln124_77_reg_33017[1]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[2]),
        .Q(xor_ln124_77_reg_33017[2]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[3]),
        .Q(xor_ln124_77_reg_33017[3]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[4]),
        .Q(xor_ln124_77_reg_33017[4]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[5]),
        .Q(xor_ln124_77_reg_33017[5]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[6]),
        .Q(xor_ln124_77_reg_33017[6]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_33017_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_7076_p2[7]),
        .Q(xor_ln124_77_reg_33017[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[0]_i_1 
       (.I0(xor_ln124_14_reg_32472[0]),
        .I1(\reg_2446_reg_n_0_[0] ),
        .I2(x_assign_33_reg_32921[0]),
        .I3(\xor_ln124_78_reg_33022[0]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[6]),
        .I5(x_assign_33_reg_32921[6]),
        .O(xor_ln124_78_fu_7102_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[0]_i_2 
       (.I0(\reg_2469_reg_n_0_[0] ),
        .I1(x_assign_28_reg_32891[0]),
        .I2(or_ln134_33_reg_32975[1]),
        .I3(or_ln134_31_reg_32951[1]),
        .I4(or_ln134_33_reg_32975[0]),
        .I5(x_assign_48_reg_32939[7]),
        .O(\xor_ln124_78_reg_33022[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[1]_i_1 
       (.I0(xor_ln124_14_reg_32472[1]),
        .I1(\reg_2446_reg_n_0_[1] ),
        .I2(x_assign_33_reg_32921[1]),
        .I3(\xor_ln124_78_reg_33022[1]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[7]),
        .I5(x_assign_33_reg_32921[7]),
        .O(xor_ln124_78_fu_7102_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[1]_i_2 
       (.I0(\reg_2469_reg_n_0_[1] ),
        .I1(x_assign_28_reg_32891[1]),
        .I2(x_assign_51_reg_32969[1]),
        .I3(x_assign_49_reg_32945[1]),
        .I4(or_ln134_33_reg_32975[1]),
        .I5(or_ln134_34_reg_32981[1]),
        .O(\xor_ln124_78_reg_33022[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[3]_i_1 
       (.I0(xor_ln124_14_reg_32472[3]),
        .I1(\reg_2446_reg_n_0_[3] ),
        .I2(x_assign_33_reg_32921[3]),
        .I3(\xor_ln124_78_reg_33022[3]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32933[3]),
        .I5(or_ln134_21_reg_32927[3]),
        .O(xor_ln124_78_fu_7102_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[3]_i_2 
       (.I0(\reg_2469_reg_n_0_[3] ),
        .I1(x_assign_28_reg_32891[3]),
        .I2(x_assign_51_reg_32969[3]),
        .I3(x_assign_49_reg_32945[3]),
        .I4(or_ln134_33_reg_32975[3]),
        .I5(or_ln134_34_reg_32981[3]),
        .O(\xor_ln124_78_reg_33022[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[5]_i_1 
       (.I0(xor_ln124_14_reg_32472[5]),
        .I1(\reg_2446_reg_n_0_[5] ),
        .I2(x_assign_33_reg_32921[5]),
        .I3(\xor_ln124_78_reg_33022[5]_i_2_n_0 ),
        .I4(or_ln134_22_reg_32933[5]),
        .I5(or_ln134_21_reg_32927[5]),
        .O(xor_ln124_78_fu_7102_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[5]_i_2 
       (.I0(\reg_2469_reg_n_0_[5] ),
        .I1(or_ln134_19_reg_32897[7]),
        .I2(or_ln134_33_reg_32975[6]),
        .I3(or_ln134_31_reg_32951[6]),
        .I4(or_ln134_33_reg_32975[5]),
        .I5(or_ln134_34_reg_32981[5]),
        .O(\xor_ln124_78_reg_33022[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[6]_i_1 
       (.I0(xor_ln124_14_reg_32472[6]),
        .I1(\reg_2446_reg_n_0_[6] ),
        .I2(x_assign_33_reg_32921[6]),
        .I3(\xor_ln124_78_reg_33022[6]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[4]),
        .I5(x_assign_33_reg_32921[4]),
        .O(xor_ln124_78_fu_7102_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[6]_i_2 
       (.I0(\reg_2469_reg_n_0_[6] ),
        .I1(x_assign_28_reg_32891[6]),
        .I2(or_ln134_33_reg_32975[7]),
        .I3(or_ln134_31_reg_32951[7]),
        .I4(or_ln134_33_reg_32975[6]),
        .I5(or_ln134_34_reg_32981[6]),
        .O(\xor_ln124_78_reg_33022[6]_i_2_n_0 ));
  FDRE \xor_ln124_78_reg_33022_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[0]),
        .Q(xor_ln124_78_reg_33022[0]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[1]),
        .Q(xor_ln124_78_reg_33022[1]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[2]),
        .Q(xor_ln124_78_reg_33022[2]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[3]),
        .Q(xor_ln124_78_reg_33022[3]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[4]),
        .Q(xor_ln124_78_reg_33022[4]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[5]),
        .Q(xor_ln124_78_reg_33022[5]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[6]),
        .Q(xor_ln124_78_reg_33022[6]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_33022_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_7102_p2[7]),
        .Q(xor_ln124_78_reg_33022[7]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[0]),
        .Q(xor_ln124_91_reg_33383[0]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[1]),
        .Q(xor_ln124_91_reg_33383[1]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[2]),
        .Q(xor_ln124_91_reg_33383[2]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[3]),
        .Q(xor_ln124_91_reg_33383[3]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[4]),
        .Q(xor_ln124_91_reg_33383[4]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[5]),
        .Q(xor_ln124_91_reg_33383[5]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[6]),
        .Q(xor_ln124_91_reg_33383[6]),
        .R(1'b0));
  FDRE \xor_ln124_91_reg_33383_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_91_fu_9783_p2[7]),
        .Q(xor_ln124_91_reg_33383[7]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[0]),
        .Q(xor_ln124_92_reg_33389[0]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[1]),
        .Q(xor_ln124_92_reg_33389[1]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[2]),
        .Q(xor_ln124_92_reg_33389[2]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[3]),
        .Q(xor_ln124_92_reg_33389[3]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[4]),
        .Q(xor_ln124_92_reg_33389[4]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[5]),
        .Q(xor_ln124_92_reg_33389[5]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[6]),
        .Q(xor_ln124_92_reg_33389[6]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_33389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_92_fu_9812_p2[7]),
        .Q(xor_ln124_92_reg_33389[7]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[0]),
        .Q(xor_ln124_93_reg_33395[0]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[1]),
        .Q(xor_ln124_93_reg_33395[1]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[2]),
        .Q(xor_ln124_93_reg_33395[2]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[3]),
        .Q(xor_ln124_93_reg_33395[3]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[4]),
        .Q(xor_ln124_93_reg_33395[4]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[5]),
        .Q(xor_ln124_93_reg_33395[5]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[6]),
        .Q(xor_ln124_93_reg_33395[6]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_33395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_93_fu_9841_p2[7]),
        .Q(xor_ln124_93_reg_33395[7]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[0]),
        .Q(xor_ln124_94_reg_33401[0]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[1]),
        .Q(xor_ln124_94_reg_33401[1]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[2]),
        .Q(xor_ln124_94_reg_33401[2]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[3]),
        .Q(xor_ln124_94_reg_33401[3]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[4]),
        .Q(xor_ln124_94_reg_33401[4]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[5]),
        .Q(xor_ln124_94_reg_33401[5]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[6]),
        .Q(xor_ln124_94_reg_33401[6]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_33401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_94_fu_9870_p2[7]),
        .Q(xor_ln124_94_reg_33401[7]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[0]),
        .Q(xor_ln124_99_reg_33155[0]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[1]),
        .Q(xor_ln124_99_reg_33155[1]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[2]),
        .Q(xor_ln124_99_reg_33155[2]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[3]),
        .Q(xor_ln124_99_reg_33155[3]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[4]),
        .Q(xor_ln124_99_reg_33155[4]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[5]),
        .Q(xor_ln124_99_reg_33155[5]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[6]),
        .Q(xor_ln124_99_reg_33155[6]),
        .R(1'b0));
  FDRE \xor_ln124_99_reg_33155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_99_fu_8161_p2[7]),
        .Q(xor_ln124_99_reg_33155[7]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[0]),
        .Q(z_102_reg_34458[0]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[1]),
        .Q(z_102_reg_34458[1]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[2]),
        .Q(z_102_reg_34458[2]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[3]),
        .Q(z_102_reg_34458[3]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[4]),
        .Q(z_102_reg_34458[4]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[5]),
        .Q(z_102_reg_34458[5]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[6]),
        .Q(z_102_reg_34458[6]),
        .R(1'b0));
  FDRE \z_102_reg_34458_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address414_out),
        .D(clefia_s1_q0[7]),
        .Q(z_102_reg_34458[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    clefia_s0_ce2,
    q0_reg_0,
    q0_reg_1,
    q5_reg_0,
    q5_reg_1,
    q6_reg_0,
    D,
    q6_reg_1,
    q6_reg_2,
    clefia_s0_address2113_out,
    \xor_ln124_189_reg_34342_reg[7] ,
    clefia_s0_address415_out,
    clefia_s0_address413_out,
    clefia_s0_address414_out,
    \ap_CS_fsm_reg[11] ,
    \reg_2436_reg[7] ,
    clefia_s0_address41,
    \ap_CS_fsm_reg[11]_0 ,
    p_43_in,
    ce18,
    p_42_in,
    E,
    clefia_s0_address2111_out,
    clefia_s0_address21,
    clefia_s0_address218_out,
    clefia_s0_address417_out,
    q0_reg_2,
    \xor_ln124_219_reg_34611_reg[7] ,
    clefia_s0_address416_out,
    \reg_2478_reg[7] ,
    q0_reg_3,
    pt_address0130_out,
    \reg_2486_reg[7] ,
    \x_assign_294_reg_36384_reg[7] ,
    xor_ln124_402_fu_31528_p2,
    \x_assign_294_reg_36384_reg[5] ,
    \x_assign_294_reg_36384_reg[2] ,
    \x_assign_294_reg_36384_reg[1] ,
    \x_assign_294_reg_36384_reg[0] ,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    q0_reg_16,
    q0_reg_17,
    q0_reg_18,
    q0_reg_19,
    q0_reg_20,
    q0_reg_21,
    q0_reg_22,
    q0_reg_23,
    \ap_CS_fsm_reg[2] ,
    q0_reg_24,
    \xor_ln124_346_reg_35915_reg[7] ,
    pt_address0128_out,
    clefia_s0_address0124_out,
    pt_ce011,
    \xor_ln124_331_reg_35544_reg[7] ,
    \reg_2499_reg[7] ,
    \reg_2454_reg[5] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter3_reg_0,
    clefia_s0_address0120_out,
    clefia_s0_address0121_out,
    ap_enable_reg_pp0_iter1_reg,
    clefia_s0_address0123_out,
    ap_enable_reg_pp0_iter2_reg_0,
    p_57_in,
    q2_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \reg_2400_reg[7] ,
    \reg_2412_reg[7] ,
    \xor_ln124_123_reg_33719_reg[7] ,
    q2_reg_1,
    q2_reg_2,
    q2_reg_3,
    q2_reg_4,
    q2_reg_5,
    q2_reg_6,
    q2_reg_7,
    q2_reg_8,
    \xor_ln124_131_reg_33491_reg[5] ,
    q5_reg_2,
    clefia_s0_address0116_out,
    clefia_s0_address0114_out,
    clefia_s0_address0115_out,
    clefia_s0_address0117_out,
    \reg_2419_reg[7] ,
    clefia_s0_address0118_out,
    \reg_2412_reg[7]_0 ,
    q2_reg_9,
    q0_reg_25,
    q6_reg_3,
    q6_reg_4,
    \reg_2412_reg[7]_1 ,
    q5_reg_3,
    q5_reg_4,
    q5_reg_5,
    q5_reg_6,
    q2_reg_10,
    q5_reg_7,
    q5_reg_8,
    q5_reg_9,
    q5_reg_10,
    q5_reg_11,
    q5_reg_12,
    q5_reg_13,
    \xor_ln124_262_reg_34818_reg[7] ,
    \xor_ln124_70_reg_32866_reg[7] ,
    \xor_ln124_102_reg_33170_reg[7] ,
    \xor_ln124_38_reg_32588_reg[7] ,
    \reg_2505_reg[7] ,
    \xor_ln124_20_reg_32556_reg[5] ,
    q5_reg_14,
    \xor_ln124_61_reg_33059_reg[7] ,
    \reg_2469_reg[7] ,
    q0_reg_26,
    q0_reg_27,
    q0_reg_28,
    q0_reg_29,
    q0_reg_30,
    q0_reg_31,
    q0_reg_32,
    \xor_ln124_198_reg_34180_reg[7] ,
    q0_reg_33,
    q0_reg_34,
    q0_reg_35,
    q0_reg_36,
    q0_reg_37,
    q0_reg_38,
    q0_reg_39,
    q0_reg_40,
    \xor_ln124_229_reg_34537_reg[4] ,
    \xor_ln124_197_reg_34174_reg[4] ,
    q2_reg_11,
    q2_reg_12,
    q2_reg_13,
    q2_reg_14,
    q2_reg_15,
    q2_reg_16,
    q2_reg_17,
    \xor_ln124_134_reg_33506_reg[7] ,
    \xor_ln124_325_reg_35366_reg[7] ,
    \xor_ln124_357_reg_35702_reg[7] ,
    q2_reg_18,
    q2_reg_19,
    q2_reg_20,
    \reg_2454_reg[7] ,
    \xor_ln124_316_reg_35591_reg[7] ,
    \reg_2446_reg[4] ,
    q0_reg_41,
    \reg_2400_reg[7]_0 ,
    \tmp_79_reg_32536_reg[0] ,
    \x_assign_144_reg_34270_reg[7] ,
    \xor_ln124_205_reg_34318_reg[5] ,
    \xor_ln124_173_reg_34025_reg[5] ,
    \xor_ln124_69_reg_32861_reg[5] ,
    \xor_ln124_101_reg_33165_reg[5] ,
    \xor_ln124_37_reg_32631_reg[5] ,
    \reg_2436_reg[7]_0 ,
    q5_reg_15,
    q5_reg_16,
    q5_reg_17,
    q5_reg_18,
    q2_reg_21,
    q5_reg_19,
    q5_reg_20,
    q5_reg_21,
    q5_reg_22,
    \xor_ln124_174_reg_34030_reg[7] ,
    \reg_2515_reg[7] ,
    q5_reg_23,
    q5_reg_24,
    q5_reg_25,
    q5_reg_26,
    q5_reg_27,
    q5_reg_28,
    q5_reg_29,
    q0_reg_42,
    q2_reg_22,
    q2_reg_23,
    q2_reg_24,
    q2_reg_25,
    \reg_2446_reg[7] ,
    \reg_2428_reg[7] ,
    \xor_ln124_314_reg_35579_reg[7] ,
    q6_reg_5,
    q6_reg_6,
    q6_reg_7,
    q6_reg_8,
    q6_reg_9,
    q5_reg_30,
    q5_reg_31,
    q5_reg_32,
    \xor_ln124_68_reg_32856_reg[7] ,
    \xor_ln124_36_reg_32582_reg[7] ,
    q0_reg_43,
    q0_reg_44,
    \xor_ln124_291_reg_35036_reg[7] ,
    clefia_s0_address51,
    \trunc_ln134_210_reg_34197_reg[6] ,
    \trunc_ln134_210_reg_34197_reg[5] ,
    \xor_ln124_35_reg_32626_reg[4] ,
    \trunc_ln134_210_reg_34197_reg[0] ,
    \tmp_421_reg_34202_reg[0] ,
    \xor_ln124_99_reg_33155_reg[4] ,
    \xor_ln124_67_reg_32851_reg[4] ,
    \xor_ln124_227_reg_34527_reg[5] ,
    q0_reg_45,
    q2_reg_26,
    q2_reg_27,
    \xor_ln124_29_reg_32755_reg[7] ,
    \reg_2454_reg[7]_0 ,
    \xor_ln124_93_reg_33395_reg[7] ,
    clefia_s0_address2110_out,
    q0_reg_46,
    \reg_2400_reg[7]_1 ,
    \xor_ln124_44_reg_32684_reg[7] ,
    \reg_2400_reg[7]_2 ,
    \xor_ln124_76_reg_33012_reg[6] ,
    \xor_ln124_46_reg_32696_reg[3] ,
    q5_reg_33,
    q5_reg_34,
    q5_reg_35,
    q5_reg_36,
    q0_reg_47,
    \xor_ln124_110_reg_33358_reg[6] ,
    \reg_2428_reg[5] ,
    q6_reg_10,
    q6_reg_11,
    q6_reg_12,
    q6_reg_13,
    \xor_ln124_108_reg_33348_reg[2] ,
    q6_reg_14,
    q6_reg_15,
    \xor_ln124_236_reg_34593_reg[4] ,
    \xor_ln124_19_reg_32514_reg[5] ,
    q5_reg_37,
    \xor_ln124_14_reg_32472_reg[7] ,
    q5_reg_38,
    q5_reg_39,
    q5_reg_40,
    \reg_2428_reg[6] ,
    q6_reg_16,
    q5_reg_41,
    q6_reg_17,
    \trunc_ln134_214_reg_34219_reg[4] ,
    q5_reg_42,
    q5_reg_43,
    q5_reg_44,
    q5_reg_45,
    ap_enable_reg_pp0_iter1_reg_0,
    \trunc_ln134_39_reg_32531_reg[6] ,
    ap_clk,
    clefia_s0_ce1,
    clefia_s0_ce5,
    clefia_s0_ce6,
    ADDRARDADDR,
    x_assign_9_reg_32295,
    Q,
    \xor_ln124_46_reg_32696_reg[7] ,
    \xor_ln124_46_reg_32696_reg[7]_0 ,
    x_assign_3_reg_32326,
    ct_q0,
    \xor_ln124_285_reg_35261_reg[1] ,
    \xor_ln124_236_reg_34593_reg[5] ,
    \xor_ln124_46_reg_32696_reg[2] ,
    q5_reg_46,
    q5_reg_47,
    q2_reg_i_190_0,
    \xor_ln124_269_reg_34881_reg[7] ,
    q5_reg_i_30_0,
    \xor_ln124_267_reg_34869_reg[7] ,
    clefia_s0_address2112_out,
    q0_reg_48,
    ap_enable_reg_pp0_iter2,
    \xor_ln124_331_reg_35544_reg[7]_0 ,
    q2_reg_i_223_0,
    q5_reg_i_64_0,
    q0_reg_i_191_0,
    q5_reg_48,
    q5_reg_49,
    ap_enable_reg_pp0_iter1,
    reg_2462111_out,
    pt_address0129_out,
    q0_reg_49,
    q0_reg_50,
    \xor_ln124_404_reg_36437_reg[7] ,
    \xor_ln124_404_reg_36437_reg[7]_0 ,
    or_ln134_195_fu_31483_p3,
    x_assign_297_reg_36406,
    or_ln134_196_fu_31489_p3,
    q0_reg_51,
    x_assign_294_reg_36384,
    x_assign_295_reg_36390,
    mem_reg_0_3_7_7_i_2,
    \xor_ln124_354_reg_35687_reg[7] ,
    or_ln134_197_fu_31495_p3,
    \xor_ln124_404_reg_36437_reg[3] ,
    \xor_ln124_188_reg_34336_reg[7] ,
    \xor_ln124_222_reg_34629_reg[1] ,
    \xor_ln124_424_reg_36477_reg[2] ,
    \xor_ln124_187_reg_34330_reg[5] ,
    \xor_ln124_220_reg_34617_reg[7] ,
    \xor_ln124_425_reg_36482_reg[7] ,
    \xor_ln124_423_reg_36472_reg[7] ,
    reg_24541,
    reg_246219_out,
    q0_reg_i_59_0,
    q0_reg_i_26_0,
    ce03,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4,
    reg_2428119_out,
    reg_2406124_out,
    reg_24281,
    reg_2428118_out,
    reg_24461,
    reg_2446116_out,
    q2_reg_28,
    \xor_ln124_349_reg_35933_reg[7] ,
    \xor_ln124_349_reg_35933_reg[1] ,
    \xor_ln124_379_reg_36252_reg[7] ,
    \xor_ln124_156_reg_34061_reg[7] ,
    \xor_ln124_347_reg_35921_reg[7] ,
    \xor_ln124_155_reg_34055_reg[4] ,
    \xor_ln124_155_reg_34055_reg[5] ,
    \xor_ln124_155_reg_34055_reg[3] ,
    ce43,
    q0_reg_52,
    q0_reg_53,
    q0_reg_54,
    q0_reg_55,
    q0_reg_56,
    reg_24061,
    \xor_ln124_424_reg_36477_reg[5] ,
    \xor_ln124_36_reg_32582_reg[7]_0 ,
    or_ln134_14_fu_4142_p3,
    or_ln134_13_fu_4136_p3,
    \xor_ln124_36_reg_32582_reg[7]_1 ,
    \xor_ln124_38_reg_32588_reg[7]_0 ,
    x_assign_16_reg_32483,
    x_assign_21_reg_32451,
    \xor_ln124_37_reg_32631_reg[7] ,
    \xor_ln124_37_reg_32631_reg[7]_0 ,
    or_ln134_12_fu_4327_p3,
    \xor_ln124_37_reg_32631_reg[5]_0 ,
    \xor_ln124_36_reg_32582_reg[4] ,
    \xor_ln124_36_reg_32582_reg[3] ,
    \xor_ln124_36_reg_32582_reg[3]_0 ,
    \xor_ln124_36_reg_32582_reg[2] ,
    \xor_ln124_124_reg_33725_reg[7] ,
    \xor_ln124_283_reg_35249_reg[7] ,
    \xor_ln124_282_reg_35243_reg[5] ,
    x_assign_150_reg_34479,
    \xor_ln124_236_reg_34593_reg[5]_0 ,
    or_ln134_100_fu_17863_p3,
    \xor_ln124_204_reg_34312_reg[5] ,
    \xor_ln124_388_reg_36033_reg[7] ,
    \xor_ln124_204_reg_34312_reg[5]_0 ,
    x_assign_174_reg_34755,
    \xor_ln124_267_reg_34869_reg[5] ,
    or_ln134_116_fu_20140_p3,
    \xor_ln124_266_reg_34863_reg[7] ,
    \xor_ln124_285_reg_35261_reg[7] ,
    \xor_ln124_94_reg_33401_reg[7] ,
    \xor_ln124_126_reg_33737_reg[7] ,
    \xor_ln124_62_reg_33065_reg[7] ,
    \xor_ln124_206_reg_34324_reg[5] ,
    x_assign_144_reg_34270,
    \xor_ln124_44_reg_32684_reg[7]_0 ,
    \xor_ln124_101_reg_33165_reg[7] ,
    \xor_ln124_101_reg_33165_reg[7]_0 ,
    or_ln134_45_fu_8128_p3,
    x_assign_64_reg_33071,
    \xor_ln124_99_reg_33155_reg[5] ,
    \xor_ln124_99_reg_33155_reg[5]_0 ,
    \xor_ln124_165_reg_33837_reg[7] ,
    x_assign_117_reg_33781,
    x_assign_112_reg_33743,
    or_ln134_76_fu_12666_p3,
    or_ln134_75_fu_12660_p3,
    \xor_ln124_424_reg_36477_reg[3] ,
    \xor_ln124_222_reg_34629_reg[7] ,
    \xor_ln124_424_reg_36477_reg[2]_0 ,
    \xor_ln124_254_reg_34905_reg[7] ,
    \xor_ln124_190_reg_34348_reg[7] ,
    \xor_ln124_253_reg_34899_reg[4] ,
    \xor_ln124_229_reg_34537_reg[7] ,
    \xor_ln124_229_reg_34537_reg[5] ,
    \xor_ln124_229_reg_34537_reg[5]_0 ,
    or_ln134_109_fu_17693_p3,
    x_assign_160_reg_34394,
    x_assign_165_reg_34432,
    \xor_ln124_292_reg_35041_reg[7] ,
    x_assign_208_reg_34936,
    x_assign_213_reg_34974,
    \xor_ln124_292_reg_35041_reg[5] ,
    \xor_ln124_292_reg_35041_reg[5]_0 ,
    x_assign_211_reg_34958,
    \xor_ln124_158_reg_34073_reg[7] ,
    \xor_ln124_349_reg_35933_reg[7]_0 ,
    \xor_ln124_381_reg_36264_reg[7] ,
    \xor_ln124_317_reg_35597_reg[7] ,
    clefia_s0_address0122_out,
    \xor_ln124_356_reg_35697_reg[7] ,
    or_ln134_172_fu_26320_p3,
    or_ln134_171_fu_26314_p3,
    x_assign_261_reg_35641,
    \xor_ln124_356_reg_35697_reg[3] ,
    x_assign_259_reg_35625,
    \xor_ln124_252_reg_34893_reg[7] ,
    \xor_ln124_35_reg_32626_reg[7] ,
    \xor_ln124_35_reg_32626_reg[7]_0 ,
    \xor_ln124_35_reg_32626_reg[3] ,
    \xor_ln124_205_reg_34318_reg[2] ,
    \xor_ln124_205_reg_34318_reg[2]_0 ,
    \xor_ln124_205_reg_34318_reg[3] ,
    or_ln134_84_fu_15659_p3,
    q0_reg_i_24__0_0,
    \xor_ln124_268_reg_34875_reg[5] ,
    q0_reg_i_21__0_0,
    \xor_ln124_93_reg_33395_reg[5] ,
    \xor_ln124_125_reg_33731_reg[5] ,
    \xor_ln124_61_reg_33059_reg[5] ,
    \xor_ln124_99_reg_33155_reg[7] ,
    \xor_ln124_99_reg_33155_reg[7]_0 ,
    or_ln134_46_fu_8134_p3,
    x_assign_67_reg_33093,
    x_assign_69_reg_33109,
    \xor_ln124_99_reg_33155_reg[3] ,
    x_assign_153_reg_34501,
    or_ln134_99_fu_17857_p3,
    or_ln134_115_fu_20134_p3,
    \xor_ln124_236_reg_34593_reg[7] ,
    x_assign_126_reg_34207,
    x_assign_129_reg_34229,
    \xor_ln124_206_reg_34324_reg[7] ,
    q0_reg_i_40__0_0,
    \xor_ln124_238_reg_34605_reg[7] ,
    \xor_ln124_238_reg_34605_reg[7]_0 ,
    \xor_ln124_238_reg_34605_reg[3] ,
    x_assign_177_reg_34777,
    \xor_ln124_268_reg_34875_reg[3] ,
    \xor_ln124_163_reg_33827_reg[7] ,
    \xor_ln124_163_reg_33827_reg[7]_0 ,
    x_assign_114_reg_33759,
    or_ln134_78_fu_12678_p3,
    \xor_ln124_163_reg_33827_reg[3] ,
    \xor_ln124_189_reg_34342_reg[5] ,
    \xor_ln124_227_reg_34527_reg[7] ,
    x_assign_163_reg_34416,
    or_ln134_110_fu_17699_p3,
    \xor_ln124_227_reg_34527_reg[3] ,
    \xor_ln124_290_reg_35031_reg[7] ,
    or_ln134_142_fu_21906_p3,
    or_ln134_141_fu_21900_p3,
    \xor_ln124_155_reg_34055_reg[5]_0 ,
    \xor_ln124_346_reg_35915_reg[5] ,
    \xor_ln124_354_reg_35687_reg[7]_0 ,
    x_assign_258_reg_35619,
    q5_reg_50,
    \xor_ln124_42_reg_32403_reg[5] ,
    \xor_ln124_92_reg_33389_reg[7] ,
    \xor_ln124_60_reg_33053_reg[7] ,
    \xor_ln124_267_reg_34869_reg[5]_0 ,
    \xor_ln124_236_reg_34593_reg[7]_0 ,
    \xor_ln124_236_reg_34593_reg[5]_1 ,
    \xor_ln124_124_reg_33725_reg[4] ,
    \xor_ln124_124_reg_33725_reg[3] ,
    \xor_ln124_290_reg_35031_reg[3] ,
    \xor_ln124_315_reg_35585_reg[2] ,
    \xor_ln124_315_reg_35585_reg[7] ,
    \xor_ln124_205_reg_34318_reg[5]_0 ,
    \xor_ln124_205_reg_34318_reg[5]_1 ,
    or_ln134_83_fu_15653_p3,
    x_assign_127_reg_34213,
    \xor_ln124_59_reg_33047_reg[4] ,
    \xor_ln124_123_reg_33719_reg[4] ,
    \xor_ln124_91_reg_33383_reg[4] ,
    \xor_ln124_91_reg_33383_reg[4]_0 ,
    \xor_ln124_91_reg_33383_reg[4]_1 ,
    \xor_ln124_91_reg_33383_reg[3] ,
    \xor_ln124_91_reg_33383_reg[3]_0 ,
    \xor_ln124_251_reg_34887_reg[5] ,
    \xor_ln124_314_reg_35579_reg[5] ,
    \xor_ln124_378_reg_36246_reg[5] ,
    \xor_ln124_69_reg_32861_reg[7] ,
    or_ln134_29_fu_5856_p3,
    x_assign_40_reg_32767,
    \xor_ln124_67_reg_32851_reg[5] ,
    \xor_ln124_67_reg_32851_reg[5]_0 ,
    x_assign_45_reg_32805,
    x_assign_43_reg_32789,
    clefia_s0_address219_out,
    \xor_ln124_133_reg_33501_reg[7] ,
    x_assign_88_reg_33407,
    x_assign_93_reg_33445,
    x_assign_91_reg_33429,
    or_ln134_61_fu_10400_p3,
    \xor_ln124_133_reg_33501_reg[5] ,
    \xor_ln124_133_reg_33501_reg[5]_0 ,
    \xor_ln124_425_reg_36482_reg[5] ,
    \x_130_reg_34813_reg[7] ,
    \x_130_reg_34813_reg[5] ,
    \x_130_reg_34813_reg[5]_0 ,
    or_ln134_125_fu_19976_p3,
    x_assign_184_reg_34675,
    x_assign_187_reg_34697,
    x_assign_189_reg_34713,
    \xor_ln124_324_reg_35361_reg[7] ,
    or_ln134_156_fu_24048_p3,
    or_ln134_155_fu_24042_p3,
    x_assign_237_reg_35305,
    \xor_ln124_324_reg_35361_reg[3] ,
    x_assign_235_reg_35289,
    \xor_ln124_388_reg_36033_reg[7]_0 ,
    or_ln134_187_fu_28586_p3,
    or_ln134_188_fu_28592_p3,
    x_assign_285_reg_35977,
    x_assign_280_reg_35939,
    or_ln134_189_fu_28598_p3,
    x_assign_283_reg_35961,
    \xor_ln124_67_reg_32851_reg[7] ,
    or_ln134_30_fu_5862_p3,
    \xor_ln124_67_reg_32851_reg[3] ,
    \xor_ln124_131_reg_33491_reg[7] ,
    or_ln134_62_fu_10406_p3,
    \xor_ln124_131_reg_33491_reg[3] ,
    \xor_ln124_259_reg_34803_reg[7] ,
    or_ln134_126_fu_19982_p3,
    \xor_ln124_259_reg_34803_reg[3] ,
    \xor_ln124_283_reg_35249_reg[4] ,
    \xor_ln124_322_reg_35351_reg[7] ,
    x_assign_234_reg_35283,
    \xor_ln124_386_reg_36023_reg[7] ,
    x_assign_282_reg_35955,
    or_ln134_190_fu_28604_p3,
    \xor_ln124_92_reg_33389_reg[4] ,
    \xor_ln124_92_reg_33389_reg[2] ,
    \xor_ln124_283_reg_35249_reg[3] ,
    \xor_ln124_204_reg_34312_reg[2] ,
    \xor_ln124_206_reg_34324_reg[4] ,
    \xor_ln124_204_reg_34312_reg[4] ,
    \xor_ln124_422_reg_36467_reg[3] ,
    q5_reg_51,
    \xor_ln124_365_reg_35890_reg[7] ,
    q2_reg_i_153_0,
    x_assign_57_reg_33233,
    x_assign_52_reg_33195,
    q2_reg_i_153_1,
    \xor_ln124_110_reg_33358_reg[3] ,
    \xor_ln124_110_reg_33358_reg[3]_0 ,
    or_ln134_50_fu_9262_p3,
    or_ln134_49_fu_9256_p3,
    x_assign_54_reg_33211,
    or_ln134_47_fu_9244_p3,
    x_assign_72_reg_33259,
    q0_reg_i_95_0,
    \xor_ln124_331_reg_35544_reg[7]_1 ,
    x_assign_100_reg_33867,
    or_ln134_69_fu_13624_p3,
    or_ln134_70_fu_13630_p3,
    x_assign_123_reg_33969,
    or_ln134_82_fu_13806_p3,
    or_ln134_79_fu_13788_p3,
    \xor_ln124_174_reg_34030_reg[3] ,
    q0_reg_i_36__0_0,
    x_assign_121_reg_33937,
    x_assign_102_reg_33883,
    \xor_ln124_238_reg_34605_reg[4] ,
    \xor_ln124_238_reg_34605_reg[3]_0 ,
    q2_reg_i_26_0,
    or_ln134_131_fu_22722_p3,
    \xor_ln124_301_reg_35218_reg[5] ,
    \xor_ln124_301_reg_35218_reg[5]_0 ,
    x_assign_201_reg_35093,
    or_ln134_145_fu_22910_p3,
    or_ln134_146_fu_22916_p3,
    or_ln134_143_fu_22898_p3,
    x_assign_196_reg_35015,
    \xor_ln124_301_reg_35218_reg[3] ,
    \xor_ln124_301_reg_35218_reg[3]_0 ,
    x_assign_198_reg_35071,
    x_assign_216_reg_35119,
    \xor_ln124_365_reg_35890_reg[7]_0 ,
    x_assign_246_reg_35743,
    or_ln134_163_fu_27266_p3,
    or_ln134_165_fu_27278_p3,
    x_assign_267_reg_35829,
    or_ln134_175_fu_27442_p3,
    x_assign_264_reg_35791,
    q2_reg_i_26_1,
    q2_reg_i_26_2,
    q2_reg_i_98_0,
    or_ln134_164_fu_27272_p3,
    \xor_ln124_365_reg_35890_reg[5] ,
    q0_reg_i_199_0,
    q0_reg_i_199_1,
    \xor_ln124_363_reg_35880_reg[3] ,
    q0_reg_i_121_0,
    q0_reg_i_121_1,
    \xor_ln124_42_reg_32403_reg[3] ,
    q5_reg_52,
    q5_reg_i_28_0,
    or_ln134_36_fu_9074_p3,
    or_ln134_35_fu_9068_p3,
    q5_reg_53,
    q5_reg_54,
    q5_reg_i_59_0,
    \xor_ln124_108_reg_33348_reg[3] ,
    q2_reg_i_24__0_0,
    x_assign_103_reg_33889,
    q2_reg_i_57__0_0,
    q2_reg_i_65__0_0,
    q2_reg_i_65__0_1,
    q0_reg_i_21__0_1,
    q5_reg_i_30_1,
    or_ln134_132_fu_22728_p3,
    \xor_ln124_299_reg_35208_reg[3] ,
    q5_reg_i_64_1,
    \xor_ln124_108_reg_33348_reg[7] ,
    \xor_ln124_108_reg_33348_reg[7]_0 ,
    x_assign_74_reg_33281,
    q2_reg_i_67_0,
    q0_reg_i_145_0,
    or_ln134_80_fu_13794_p3,
    \xor_ln124_236_reg_34593_reg[7]_1 ,
    \xor_ln124_236_reg_34593_reg[6] ,
    x_assign_151_reg_34485,
    \xor_ln124_236_reg_34593_reg[2] ,
    \xor_ln124_236_reg_34593_reg[1] ,
    \xor_ln124_236_reg_34593_reg[0] ,
    q2_reg_i_58_0,
    q2_reg_i_223_1,
    \xor_ln124_299_reg_35208_reg[4] ,
    x_assign_218_reg_35141,
    x_assign_247_reg_35749,
    \xor_ln124_363_reg_35880_reg[7] ,
    or_ln134_176_fu_27448_p3,
    x_assign_266_reg_35813,
    \xor_ln124_43_reg_32678_reg[5] ,
    \xor_ln124_235_reg_34587_reg[4] ,
    q0_reg_i_55_0,
    q0_reg_i_55_1,
    \xor_ln124_235_reg_34587_reg[3] ,
    q2_reg_i_58_1,
    q2_reg_i_58_2,
    q2_reg_i_144_0,
    \xor_ln124_78_reg_33022_reg[7] ,
    x_assign_33_reg_32921,
    x_assign_30_reg_32903,
    x_assign_28_reg_32891,
    or_ln134_33_reg_32975,
    or_ln134_31_reg_32951,
    or_ln134_34_reg_32981,
    q2_reg_i_154__0_0,
    q2_reg_i_154__0_1,
    or_ln134_19_reg_32897,
    \xor_ln124_76_reg_33012_reg[3] ,
    \xor_ln124_76_reg_33012_reg[3]_0 ,
    \xor_ln124_142_reg_33694_reg[7] ,
    x_assign_81_reg_33569,
    x_assign_78_reg_33547,
    x_assign_76_reg_33531,
    or_ln134_63_fu_11516_p3,
    or_ln134_65_fu_11528_p3,
    or_ln134_66_fu_11534_p3,
    \xor_ln124_142_reg_33694_reg[5] ,
    \xor_ln124_142_reg_33694_reg[5]_0 ,
    or_ln134_51_fu_11340_p3,
    \xor_ln124_140_reg_33684_reg[3] ,
    \xor_ln124_140_reg_33684_reg[3]_0 ,
    x_assign_96_reg_33595,
    \xor_ln124_206_reg_34324_reg[4]_0 ,
    \xor_ln124_206_reg_34324_reg[3] ,
    \xor_ln124_206_reg_34324_reg[2] ,
    \xor_ln124_269_reg_34881_reg[4] ,
    \xor_ln124_269_reg_34881_reg[3] ,
    or_ln134_147_fu_24994_p3,
    or_ln134_149_fu_25006_p3,
    q0_reg_i_211_0,
    \xor_ln124_333_reg_35554_reg[4] ,
    \xor_ln124_333_reg_35554_reg[4]_0 ,
    or_ln134_159_fu_25170_p3,
    x_assign_243_reg_35493,
    q0_reg_i_200_0,
    x_assign_222_reg_35407,
    q0_reg_i_126_0,
    x_assign_240_reg_35455,
    \xor_ln124_395_reg_36211_reg[7] ,
    x_assign_271_reg_36085,
    or_ln134_181_fu_29550_p3,
    x_assign_270_reg_36079,
    x_assign_291_reg_36165,
    or_ln134_191_fu_29714_p3,
    or_ln134_192_fu_29720_p3,
    or_ln134_180_fu_29544_p3,
    \xor_ln124_395_reg_36211_reg[5] ,
    or_ln134_193_fu_29726_p3,
    q0_reg_i_190_0,
    or_ln134_179_fu_29538_p3,
    x_assign_288_reg_36127,
    \xor_ln124_395_reg_36211_reg[3] ,
    \xor_ln124_397_reg_36221_reg[3] ,
    x_assign_273_reg_36101,
    q0_reg_i_120_0,
    q5_reg_55,
    q5_reg_56,
    ce25,
    q5_reg_i_25_0,
    or_ln134_20_reg_32915,
    q5_reg_i_61_0,
    \xor_ln124_76_reg_33012_reg[3]_1 ,
    q5_reg_i_28_1,
    or_ln134_52_fu_11346_p3,
    \xor_ln124_140_reg_33684_reg[3]_1 ,
    q5_reg_i_62_0,
    \xor_ln124_205_reg_34318_reg[7] ,
    \xor_ln124_205_reg_34318_reg[4] ,
    \xor_ln124_205_reg_34318_reg[4]_0 ,
    \xor_ln124_205_reg_34318_reg[3]_0 ,
    \xor_ln124_205_reg_34318_reg[3]_1 ,
    q2_reg_i_99_0,
    or_ln134_148_fu_25000_p3,
    q2_reg_i_145_0,
    x_assign_223_reg_35413,
    q2_reg_i_26_3,
    q2_reg_i_142__0_0,
    x_assign_50_reg_32957,
    q2_reg_i_160__0_0,
    q2_reg_i_141_0,
    x_assign_98_reg_33617,
    \xor_ln124_140_reg_33684_reg[4] ,
    \xor_ln124_204_reg_34312_reg[7] ,
    \xor_ln124_204_reg_34312_reg[6] ,
    \xor_ln124_204_reg_34312_reg[4]_0 ,
    \xor_ln124_204_reg_34312_reg[3] ,
    \xor_ln124_204_reg_34312_reg[1] ,
    \xor_ln124_204_reg_34312_reg[0] ,
    \xor_ln124_267_reg_34869_reg[7]_0 ,
    \xor_ln124_267_reg_34869_reg[6] ,
    x_assign_175_reg_34761,
    \xor_ln124_267_reg_34869_reg[2] ,
    \xor_ln124_267_reg_34869_reg[1] ,
    \xor_ln124_267_reg_34869_reg[0] ,
    or_ln134_160_fu_25176_p3,
    q0_reg_i_173_0,
    q0_reg_i_55_2,
    \xor_ln124_266_reg_34863_reg[7]_0 ,
    \xor_ln124_266_reg_34863_reg[6] ,
    \xor_ln124_266_reg_34863_reg[4] ,
    \xor_ln124_266_reg_34863_reg[3] ,
    \xor_ln124_266_reg_34863_reg[1] ,
    \xor_ln124_266_reg_34863_reg[0] ,
    q2_reg_i_58_3,
    x_assign_48_reg_32939,
    x_assign_290_reg_36149,
    x_assign_242_reg_35477,
    q0_reg_57,
    clefia_s0_address01,
    q0_reg_58,
    q0_reg_59,
    q5_reg_57);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output clefia_s0_ce2;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [7:0]q5_reg_0;
  output [7:0]q5_reg_1;
  output [7:0]q6_reg_0;
  output [4:0]D;
  output q6_reg_1;
  output q6_reg_2;
  output clefia_s0_address2113_out;
  output [7:0]\xor_ln124_189_reg_34342_reg[7] ;
  output clefia_s0_address415_out;
  output clefia_s0_address413_out;
  output clefia_s0_address414_out;
  output \ap_CS_fsm_reg[11] ;
  output [7:0]\reg_2436_reg[7] ;
  output clefia_s0_address41;
  output \ap_CS_fsm_reg[11]_0 ;
  output p_43_in;
  output ce18;
  output p_42_in;
  output [0:0]E;
  output clefia_s0_address2111_out;
  output clefia_s0_address21;
  output clefia_s0_address218_out;
  output clefia_s0_address417_out;
  output [7:0]q0_reg_2;
  output [7:0]\xor_ln124_219_reg_34611_reg[7] ;
  output clefia_s0_address416_out;
  output [7:0]\reg_2478_reg[7] ;
  output [7:0]q0_reg_3;
  output pt_address0130_out;
  output [7:0]\reg_2486_reg[7] ;
  output \x_assign_294_reg_36384_reg[7] ;
  output [2:0]xor_ln124_402_fu_31528_p2;
  output \x_assign_294_reg_36384_reg[5] ;
  output \x_assign_294_reg_36384_reg[2] ;
  output \x_assign_294_reg_36384_reg[1] ;
  output \x_assign_294_reg_36384_reg[0] ;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output [2:0]q0_reg_11;
  output q0_reg_12;
  output q0_reg_13;
  output [1:0]q0_reg_14;
  output [2:0]q0_reg_15;
  output q0_reg_16;
  output q0_reg_17;
  output q0_reg_18;
  output q0_reg_19;
  output [4:0]q0_reg_20;
  output [6:0]q0_reg_21;
  output [6:0]q0_reg_22;
  output q0_reg_23;
  output [7:0]\ap_CS_fsm_reg[2] ;
  output [7:0]q0_reg_24;
  output [7:0]\xor_ln124_346_reg_35915_reg[7] ;
  output pt_address0128_out;
  output clefia_s0_address0124_out;
  output pt_ce011;
  output [5:0]\xor_ln124_331_reg_35544_reg[7] ;
  output [7:0]\reg_2499_reg[7] ;
  output [4:0]\reg_2454_reg[5] ;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter3_reg_0;
  output clefia_s0_address0120_out;
  output clefia_s0_address0121_out;
  output ap_enable_reg_pp0_iter1_reg;
  output clefia_s0_address0123_out;
  output ap_enable_reg_pp0_iter2_reg_0;
  output p_57_in;
  output [7:0]q2_reg_0;
  output [7:0]\ap_CS_fsm_reg[2]_0 ;
  output [7:0]\reg_2400_reg[7] ;
  output [7:0]\reg_2412_reg[7] ;
  output [7:0]\xor_ln124_123_reg_33719_reg[7] ;
  output q2_reg_1;
  output q2_reg_2;
  output q2_reg_3;
  output q2_reg_4;
  output q2_reg_5;
  output [2:0]q2_reg_6;
  output [1:0]q2_reg_7;
  output [2:0]q2_reg_8;
  output [2:0]\xor_ln124_131_reg_33491_reg[5] ;
  output [7:0]q5_reg_2;
  output clefia_s0_address0116_out;
  output clefia_s0_address0114_out;
  output clefia_s0_address0115_out;
  output clefia_s0_address0117_out;
  output [7:0]\reg_2419_reg[7] ;
  output clefia_s0_address0118_out;
  output [7:0]\reg_2412_reg[7]_0 ;
  output [7:0]q2_reg_9;
  output [2:0]q0_reg_25;
  output [7:0]q6_reg_3;
  output [7:0]q6_reg_4;
  output [7:0]\reg_2412_reg[7]_1 ;
  output q5_reg_3;
  output q5_reg_4;
  output q5_reg_5;
  output q5_reg_6;
  output q2_reg_10;
  output [5:0]q5_reg_7;
  output [7:0]q5_reg_8;
  output q5_reg_9;
  output [5:0]q5_reg_10;
  output q5_reg_11;
  output [3:0]q5_reg_12;
  output [1:0]q5_reg_13;
  output [3:0]\xor_ln124_262_reg_34818_reg[7] ;
  output [3:0]\xor_ln124_70_reg_32866_reg[7] ;
  output [3:0]\xor_ln124_102_reg_33170_reg[7] ;
  output [3:0]\xor_ln124_38_reg_32588_reg[7] ;
  output [7:0]\reg_2505_reg[7] ;
  output \xor_ln124_20_reg_32556_reg[5] ;
  output q5_reg_14;
  output [7:0]\xor_ln124_61_reg_33059_reg[7] ;
  output [7:0]\reg_2469_reg[7] ;
  output q0_reg_26;
  output q0_reg_27;
  output [2:0]q0_reg_28;
  output q0_reg_29;
  output [1:0]q0_reg_30;
  output [2:0]q0_reg_31;
  output [6:0]q0_reg_32;
  output [6:0]\xor_ln124_198_reg_34180_reg[7] ;
  output q0_reg_33;
  output [5:0]q0_reg_34;
  output [5:0]q0_reg_35;
  output q0_reg_36;
  output q0_reg_37;
  output q0_reg_38;
  output q0_reg_39;
  output q0_reg_40;
  output [1:0]\xor_ln124_229_reg_34537_reg[4] ;
  output [1:0]\xor_ln124_197_reg_34174_reg[4] ;
  output q2_reg_11;
  output q2_reg_12;
  output [2:0]q2_reg_13;
  output q2_reg_14;
  output [1:0]q2_reg_15;
  output [2:0]q2_reg_16;
  output q2_reg_17;
  output [6:0]\xor_ln124_134_reg_33506_reg[7] ;
  output [6:0]\xor_ln124_325_reg_35366_reg[7] ;
  output [6:0]\xor_ln124_357_reg_35702_reg[7] ;
  output [6:0]q2_reg_18;
  output q2_reg_19;
  output q2_reg_20;
  output [3:0]\reg_2454_reg[7] ;
  output [7:0]\xor_ln124_316_reg_35591_reg[7] ;
  output [1:0]\reg_2446_reg[4] ;
  output [4:0]q0_reg_41;
  output [5:0]\reg_2400_reg[7]_0 ;
  output \tmp_79_reg_32536_reg[0] ;
  output [7:0]\x_assign_144_reg_34270_reg[7] ;
  output [0:0]\xor_ln124_205_reg_34318_reg[5] ;
  output [0:0]\xor_ln124_173_reg_34025_reg[5] ;
  output [0:0]\xor_ln124_69_reg_32861_reg[5] ;
  output [0:0]\xor_ln124_101_reg_33165_reg[5] ;
  output [0:0]\xor_ln124_37_reg_32631_reg[5] ;
  output [7:0]\reg_2436_reg[7]_0 ;
  output q5_reg_15;
  output q5_reg_16;
  output q5_reg_17;
  output q5_reg_18;
  output [6:0]q2_reg_21;
  output q5_reg_19;
  output q5_reg_20;
  output q5_reg_21;
  output q5_reg_22;
  output [5:0]\xor_ln124_174_reg_34030_reg[7] ;
  output [5:0]\reg_2515_reg[7] ;
  output q5_reg_23;
  output q5_reg_24;
  output q5_reg_25;
  output q5_reg_26;
  output q5_reg_27;
  output q5_reg_28;
  output q5_reg_29;
  output q0_reg_42;
  output [0:0]q2_reg_22;
  output [6:0]q2_reg_23;
  output [6:0]q2_reg_24;
  output [6:0]q2_reg_25;
  output [4:0]\reg_2446_reg[7] ;
  output [2:0]\reg_2428_reg[7] ;
  output [7:0]\xor_ln124_314_reg_35579_reg[7] ;
  output q6_reg_5;
  output [7:0]q6_reg_6;
  output q6_reg_7;
  output [3:0]q6_reg_8;
  output [1:0]q6_reg_9;
  output [3:0]q5_reg_30;
  output [6:0]q5_reg_31;
  output [6:0]q5_reg_32;
  output [6:0]\xor_ln124_68_reg_32856_reg[7] ;
  output [6:0]\xor_ln124_36_reg_32582_reg[7] ;
  output q0_reg_43;
  output q0_reg_44;
  output [4:0]\xor_ln124_291_reg_35036_reg[7] ;
  output clefia_s0_address51;
  output \trunc_ln134_210_reg_34197_reg[6] ;
  output \trunc_ln134_210_reg_34197_reg[5] ;
  output [1:0]\xor_ln124_35_reg_32626_reg[4] ;
  output \trunc_ln134_210_reg_34197_reg[0] ;
  output \tmp_421_reg_34202_reg[0] ;
  output [1:0]\xor_ln124_99_reg_33155_reg[4] ;
  output [1:0]\xor_ln124_67_reg_32851_reg[4] ;
  output \xor_ln124_227_reg_34527_reg[5] ;
  output q0_reg_45;
  output q2_reg_26;
  output q2_reg_27;
  output [7:0]\xor_ln124_29_reg_32755_reg[7] ;
  output [5:0]\reg_2454_reg[7]_0 ;
  output [7:0]\xor_ln124_93_reg_33395_reg[7] ;
  output clefia_s0_address2110_out;
  output q0_reg_46;
  output [7:0]\reg_2400_reg[7]_1 ;
  output [3:0]\xor_ln124_44_reg_32684_reg[7] ;
  output [7:0]\reg_2400_reg[7]_2 ;
  output [4:0]\xor_ln124_76_reg_33012_reg[6] ;
  output [1:0]\xor_ln124_46_reg_32696_reg[3] ;
  output q5_reg_33;
  output [1:0]q5_reg_34;
  output q5_reg_35;
  output q5_reg_36;
  output q0_reg_47;
  output [3:0]\xor_ln124_110_reg_33358_reg[6] ;
  output [4:0]\reg_2428_reg[5] ;
  output q6_reg_10;
  output [1:0]q6_reg_11;
  output q6_reg_12;
  output q6_reg_13;
  output [2:0]\xor_ln124_108_reg_33348_reg[2] ;
  output q6_reg_14;
  output q6_reg_15;
  output [3:0]\xor_ln124_236_reg_34593_reg[4] ;
  output \xor_ln124_19_reg_32514_reg[5] ;
  output [1:0]q5_reg_37;
  output [2:0]\xor_ln124_14_reg_32472_reg[7] ;
  output q5_reg_38;
  output q5_reg_39;
  output [1:0]q5_reg_40;
  output [2:0]\reg_2428_reg[6] ;
  output q6_reg_16;
  output q5_reg_41;
  output q6_reg_17;
  output \trunc_ln134_214_reg_34219_reg[4] ;
  output q5_reg_42;
  output q5_reg_43;
  output q5_reg_44;
  output [5:0]q5_reg_45;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \trunc_ln134_39_reg_32531_reg[6] ;
  input ap_clk;
  input clefia_s0_ce1;
  input clefia_s0_ce5;
  input clefia_s0_ce6;
  input [7:0]ADDRARDADDR;
  input [6:0]x_assign_9_reg_32295;
  input [6:0]Q;
  input [3:0]\xor_ln124_46_reg_32696_reg[7] ;
  input [7:0]\xor_ln124_46_reg_32696_reg[7]_0 ;
  input [3:0]x_assign_3_reg_32326;
  input [6:0]ct_q0;
  input [7:0]\xor_ln124_285_reg_35261_reg[1] ;
  input [7:0]\xor_ln124_236_reg_34593_reg[5] ;
  input \xor_ln124_46_reg_32696_reg[2] ;
  input q5_reg_46;
  input q5_reg_47;
  input [7:0]q2_reg_i_190_0;
  input [7:0]\xor_ln124_269_reg_34881_reg[7] ;
  input [7:0]q5_reg_i_30_0;
  input [7:0]\xor_ln124_267_reg_34869_reg[7] ;
  input clefia_s0_address2112_out;
  input [15:0]q0_reg_48;
  input ap_enable_reg_pp0_iter2;
  input [7:0]\xor_ln124_331_reg_35544_reg[7]_0 ;
  input [7:0]q2_reg_i_223_0;
  input [7:0]q5_reg_i_64_0;
  input [7:0]q0_reg_i_191_0;
  input [7:0]q5_reg_48;
  input [7:0]q5_reg_49;
  input ap_enable_reg_pp0_iter1;
  input reg_2462111_out;
  input pt_address0129_out;
  input q0_reg_49;
  input q0_reg_50;
  input [7:0]\xor_ln124_404_reg_36437_reg[7] ;
  input [7:0]\xor_ln124_404_reg_36437_reg[7]_0 ;
  input [7:0]or_ln134_195_fu_31483_p3;
  input [5:0]x_assign_297_reg_36406;
  input [5:0]or_ln134_196_fu_31489_p3;
  input q0_reg_51;
  input [7:0]x_assign_294_reg_36384;
  input [5:0]x_assign_295_reg_36390;
  input [7:0]mem_reg_0_3_7_7_i_2;
  input [7:0]\xor_ln124_354_reg_35687_reg[7] ;
  input [1:0]or_ln134_197_fu_31495_p3;
  input [3:0]\xor_ln124_404_reg_36437_reg[3] ;
  input [7:0]\xor_ln124_188_reg_34336_reg[7] ;
  input [7:0]\xor_ln124_222_reg_34629_reg[1] ;
  input [7:0]\xor_ln124_424_reg_36477_reg[2] ;
  input [3:0]\xor_ln124_187_reg_34330_reg[5] ;
  input [7:0]\xor_ln124_220_reg_34617_reg[7] ;
  input [6:0]\xor_ln124_425_reg_36482_reg[7] ;
  input [4:0]\xor_ln124_423_reg_36472_reg[7] ;
  input reg_24541;
  input reg_246219_out;
  input [7:0]q0_reg_i_59_0;
  input [7:0]q0_reg_i_26_0;
  input ce03;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter4;
  input reg_2428119_out;
  input reg_2406124_out;
  input reg_24281;
  input reg_2428118_out;
  input reg_24461;
  input reg_2446116_out;
  input [7:0]q2_reg_28;
  input [7:0]\xor_ln124_349_reg_35933_reg[7] ;
  input [7:0]\xor_ln124_349_reg_35933_reg[1] ;
  input [7:0]\xor_ln124_379_reg_36252_reg[7] ;
  input [7:0]\xor_ln124_156_reg_34061_reg[7] ;
  input [7:0]\xor_ln124_347_reg_35921_reg[7] ;
  input \xor_ln124_155_reg_34055_reg[4] ;
  input [2:0]\xor_ln124_155_reg_34055_reg[5] ;
  input \xor_ln124_155_reg_34055_reg[3] ;
  input ce43;
  input [7:0]q0_reg_52;
  input [7:0]q0_reg_53;
  input [7:0]q0_reg_54;
  input [7:0]q0_reg_55;
  input [7:0]q0_reg_56;
  input reg_24061;
  input \xor_ln124_424_reg_36477_reg[5] ;
  input [7:0]\xor_ln124_36_reg_32582_reg[7]_0 ;
  input [7:0]or_ln134_14_fu_4142_p3;
  input [5:0]or_ln134_13_fu_4136_p3;
  input [7:0]\xor_ln124_36_reg_32582_reg[7]_1 ;
  input [7:0]\xor_ln124_38_reg_32588_reg[7]_0 ;
  input [7:0]x_assign_16_reg_32483;
  input [5:0]x_assign_21_reg_32451;
  input [7:0]\xor_ln124_37_reg_32631_reg[7] ;
  input [7:0]\xor_ln124_37_reg_32631_reg[7]_0 ;
  input [7:0]or_ln134_12_fu_4327_p3;
  input [3:0]\xor_ln124_37_reg_32631_reg[5]_0 ;
  input \xor_ln124_36_reg_32582_reg[4] ;
  input \xor_ln124_36_reg_32582_reg[3] ;
  input [3:0]\xor_ln124_36_reg_32582_reg[3]_0 ;
  input \xor_ln124_36_reg_32582_reg[2] ;
  input [5:0]\xor_ln124_124_reg_33725_reg[7] ;
  input [5:0]\xor_ln124_283_reg_35249_reg[7] ;
  input [3:0]\xor_ln124_282_reg_35243_reg[5] ;
  input [7:0]x_assign_150_reg_34479;
  input [3:0]\xor_ln124_236_reg_34593_reg[5]_0 ;
  input [5:0]or_ln134_100_fu_17863_p3;
  input \xor_ln124_204_reg_34312_reg[5] ;
  input [7:0]\xor_ln124_388_reg_36033_reg[7] ;
  input \xor_ln124_204_reg_34312_reg[5]_0 ;
  input [7:0]x_assign_174_reg_34755;
  input [3:0]\xor_ln124_267_reg_34869_reg[5] ;
  input [5:0]or_ln134_116_fu_20140_p3;
  input [7:0]\xor_ln124_266_reg_34863_reg[7] ;
  input [3:0]\xor_ln124_285_reg_35261_reg[7] ;
  input [3:0]\xor_ln124_94_reg_33401_reg[7] ;
  input [3:0]\xor_ln124_126_reg_33737_reg[7] ;
  input [3:0]\xor_ln124_62_reg_33065_reg[7] ;
  input \xor_ln124_206_reg_34324_reg[5] ;
  input [7:0]x_assign_144_reg_34270;
  input [7:0]\xor_ln124_44_reg_32684_reg[7]_0 ;
  input [7:0]\xor_ln124_101_reg_33165_reg[7] ;
  input [7:0]\xor_ln124_101_reg_33165_reg[7]_0 ;
  input [1:0]or_ln134_45_fu_8128_p3;
  input [7:0]x_assign_64_reg_33071;
  input [3:0]\xor_ln124_99_reg_33155_reg[5] ;
  input [3:0]\xor_ln124_99_reg_33155_reg[5]_0 ;
  input [7:0]\xor_ln124_165_reg_33837_reg[7] ;
  input [7:0]x_assign_117_reg_33781;
  input [5:0]x_assign_112_reg_33743;
  input [7:0]or_ln134_76_fu_12666_p3;
  input [5:0]or_ln134_75_fu_12660_p3;
  input \xor_ln124_424_reg_36477_reg[3] ;
  input [6:0]\xor_ln124_222_reg_34629_reg[7] ;
  input \xor_ln124_424_reg_36477_reg[2]_0 ;
  input [6:0]\xor_ln124_254_reg_34905_reg[7] ;
  input [6:0]\xor_ln124_190_reg_34348_reg[7] ;
  input [1:0]\xor_ln124_253_reg_34899_reg[4] ;
  input [7:0]\xor_ln124_229_reg_34537_reg[7] ;
  input [3:0]\xor_ln124_229_reg_34537_reg[5] ;
  input [3:0]\xor_ln124_229_reg_34537_reg[5]_0 ;
  input [1:0]or_ln134_109_fu_17693_p3;
  input [7:0]x_assign_160_reg_34394;
  input [5:0]x_assign_165_reg_34432;
  input [7:0]\xor_ln124_292_reg_35041_reg[7] ;
  input [7:0]x_assign_208_reg_34936;
  input [5:0]x_assign_213_reg_34974;
  input [3:0]\xor_ln124_292_reg_35041_reg[5] ;
  input [3:0]\xor_ln124_292_reg_35041_reg[5]_0 ;
  input [7:0]x_assign_211_reg_34958;
  input [6:0]\xor_ln124_158_reg_34073_reg[7] ;
  input [6:0]\xor_ln124_349_reg_35933_reg[7]_0 ;
  input [6:0]\xor_ln124_381_reg_36264_reg[7] ;
  input [7:0]\xor_ln124_317_reg_35597_reg[7] ;
  input clefia_s0_address0122_out;
  input [7:0]\xor_ln124_356_reg_35697_reg[7] ;
  input [5:0]or_ln134_172_fu_26320_p3;
  input [7:0]or_ln134_171_fu_26314_p3;
  input [7:0]x_assign_261_reg_35641;
  input [3:0]\xor_ln124_356_reg_35697_reg[3] ;
  input [5:0]x_assign_259_reg_35625;
  input [4:0]\xor_ln124_252_reg_34893_reg[7] ;
  input [7:0]\xor_ln124_35_reg_32626_reg[7] ;
  input [7:0]\xor_ln124_35_reg_32626_reg[7]_0 ;
  input [3:0]\xor_ln124_35_reg_32626_reg[3] ;
  input \xor_ln124_205_reg_34318_reg[2] ;
  input [0:0]\xor_ln124_205_reg_34318_reg[2]_0 ;
  input [1:0]\xor_ln124_205_reg_34318_reg[3] ;
  input [5:0]or_ln134_84_fu_15659_p3;
  input [7:0]q0_reg_i_24__0_0;
  input \xor_ln124_268_reg_34875_reg[5] ;
  input [7:0]q0_reg_i_21__0_0;
  input [0:0]\xor_ln124_93_reg_33395_reg[5] ;
  input [0:0]\xor_ln124_125_reg_33731_reg[5] ;
  input [0:0]\xor_ln124_61_reg_33059_reg[5] ;
  input [7:0]\xor_ln124_99_reg_33155_reg[7] ;
  input [7:0]\xor_ln124_99_reg_33155_reg[7]_0 ;
  input [3:0]or_ln134_46_fu_8134_p3;
  input [7:0]x_assign_67_reg_33093;
  input [5:0]x_assign_69_reg_33109;
  input [3:0]\xor_ln124_99_reg_33155_reg[3] ;
  input [7:0]x_assign_153_reg_34501;
  input [7:0]or_ln134_99_fu_17857_p3;
  input [7:0]or_ln134_115_fu_20134_p3;
  input [5:0]\xor_ln124_236_reg_34593_reg[7] ;
  input [7:0]x_assign_126_reg_34207;
  input [7:0]x_assign_129_reg_34229;
  input [4:0]\xor_ln124_206_reg_34324_reg[7] ;
  input [3:0]q0_reg_i_40__0_0;
  input [3:0]\xor_ln124_238_reg_34605_reg[7] ;
  input [3:0]\xor_ln124_238_reg_34605_reg[7]_0 ;
  input [3:0]\xor_ln124_238_reg_34605_reg[3] ;
  input [7:0]x_assign_177_reg_34777;
  input [3:0]\xor_ln124_268_reg_34875_reg[3] ;
  input [7:0]\xor_ln124_163_reg_33827_reg[7] ;
  input [7:0]\xor_ln124_163_reg_33827_reg[7]_0 ;
  input [5:0]x_assign_114_reg_33759;
  input [1:0]or_ln134_78_fu_12678_p3;
  input [3:0]\xor_ln124_163_reg_33827_reg[3] ;
  input [0:0]\xor_ln124_189_reg_34342_reg[5] ;
  input [7:0]\xor_ln124_227_reg_34527_reg[7] ;
  input [7:0]x_assign_163_reg_34416;
  input [3:0]or_ln134_110_fu_17699_p3;
  input [3:0]\xor_ln124_227_reg_34527_reg[3] ;
  input [7:0]\xor_ln124_290_reg_35031_reg[7] ;
  input [3:0]or_ln134_142_fu_21906_p3;
  input [1:0]or_ln134_141_fu_21900_p3;
  input \xor_ln124_155_reg_34055_reg[5]_0 ;
  input \xor_ln124_346_reg_35915_reg[5] ;
  input [7:0]\xor_ln124_354_reg_35687_reg[7]_0 ;
  input [7:0]x_assign_258_reg_35619;
  input [7:0]q5_reg_50;
  input [3:0]\xor_ln124_42_reg_32403_reg[5] ;
  input [6:0]\xor_ln124_92_reg_33389_reg[7] ;
  input [6:0]\xor_ln124_60_reg_33053_reg[7] ;
  input [2:0]\xor_ln124_267_reg_34869_reg[5]_0 ;
  input [4:0]\xor_ln124_236_reg_34593_reg[7]_0 ;
  input [2:0]\xor_ln124_236_reg_34593_reg[5]_1 ;
  input \xor_ln124_124_reg_33725_reg[4] ;
  input \xor_ln124_124_reg_33725_reg[3] ;
  input [3:0]\xor_ln124_290_reg_35031_reg[3] ;
  input \xor_ln124_315_reg_35585_reg[2] ;
  input [4:0]\xor_ln124_315_reg_35585_reg[7] ;
  input \xor_ln124_205_reg_34318_reg[5]_0 ;
  input \xor_ln124_205_reg_34318_reg[5]_1 ;
  input [7:0]or_ln134_83_fu_15653_p3;
  input [5:0]x_assign_127_reg_34213;
  input [1:0]\xor_ln124_59_reg_33047_reg[4] ;
  input [1:0]\xor_ln124_123_reg_33719_reg[4] ;
  input [1:0]\xor_ln124_91_reg_33383_reg[4] ;
  input \xor_ln124_91_reg_33383_reg[4]_0 ;
  input \xor_ln124_91_reg_33383_reg[4]_1 ;
  input \xor_ln124_91_reg_33383_reg[3] ;
  input [0:0]\xor_ln124_91_reg_33383_reg[3]_0 ;
  input [0:0]\xor_ln124_251_reg_34887_reg[5] ;
  input [0:0]\xor_ln124_314_reg_35579_reg[5] ;
  input [0:0]\xor_ln124_378_reg_36246_reg[5] ;
  input [7:0]\xor_ln124_69_reg_32861_reg[7] ;
  input [1:0]or_ln134_29_fu_5856_p3;
  input [7:0]x_assign_40_reg_32767;
  input [3:0]\xor_ln124_67_reg_32851_reg[5] ;
  input [3:0]\xor_ln124_67_reg_32851_reg[5]_0 ;
  input [5:0]x_assign_45_reg_32805;
  input [7:0]x_assign_43_reg_32789;
  input clefia_s0_address219_out;
  input [7:0]\xor_ln124_133_reg_33501_reg[7] ;
  input [7:0]x_assign_88_reg_33407;
  input [5:0]x_assign_93_reg_33445;
  input [7:0]x_assign_91_reg_33429;
  input [1:0]or_ln134_61_fu_10400_p3;
  input [3:0]\xor_ln124_133_reg_33501_reg[5] ;
  input [3:0]\xor_ln124_133_reg_33501_reg[5]_0 ;
  input \xor_ln124_425_reg_36482_reg[5] ;
  input [7:0]\x_130_reg_34813_reg[7] ;
  input [3:0]\x_130_reg_34813_reg[5] ;
  input [3:0]\x_130_reg_34813_reg[5]_0 ;
  input [1:0]or_ln134_125_fu_19976_p3;
  input [7:0]x_assign_184_reg_34675;
  input [7:0]x_assign_187_reg_34697;
  input [5:0]x_assign_189_reg_34713;
  input [7:0]\xor_ln124_324_reg_35361_reg[7] ;
  input [5:0]or_ln134_156_fu_24048_p3;
  input [7:0]or_ln134_155_fu_24042_p3;
  input [7:0]x_assign_237_reg_35305;
  input [3:0]\xor_ln124_324_reg_35361_reg[3] ;
  input [5:0]x_assign_235_reg_35289;
  input [7:0]\xor_ln124_388_reg_36033_reg[7]_0 ;
  input [6:0]or_ln134_187_fu_28586_p3;
  input [5:0]or_ln134_188_fu_28592_p3;
  input [6:0]x_assign_285_reg_35977;
  input [4:0]x_assign_280_reg_35939;
  input [0:0]or_ln134_189_fu_28598_p3;
  input [5:0]x_assign_283_reg_35961;
  input [7:0]\xor_ln124_67_reg_32851_reg[7] ;
  input [3:0]or_ln134_30_fu_5862_p3;
  input [3:0]\xor_ln124_67_reg_32851_reg[3] ;
  input [7:0]\xor_ln124_131_reg_33491_reg[7] ;
  input [3:0]or_ln134_62_fu_10406_p3;
  input [3:0]\xor_ln124_131_reg_33491_reg[3] ;
  input [7:0]\xor_ln124_259_reg_34803_reg[7] ;
  input [3:0]or_ln134_126_fu_19982_p3;
  input [3:0]\xor_ln124_259_reg_34803_reg[3] ;
  input \xor_ln124_283_reg_35249_reg[4] ;
  input [7:0]\xor_ln124_322_reg_35351_reg[7] ;
  input [7:0]x_assign_234_reg_35283;
  input [7:0]\xor_ln124_386_reg_36023_reg[7] ;
  input [6:0]x_assign_282_reg_35955;
  input [0:0]or_ln134_190_fu_28604_p3;
  input \xor_ln124_92_reg_33389_reg[4] ;
  input \xor_ln124_92_reg_33389_reg[2] ;
  input \xor_ln124_283_reg_35249_reg[3] ;
  input \xor_ln124_204_reg_34312_reg[2] ;
  input [2:0]\xor_ln124_206_reg_34324_reg[4] ;
  input [2:0]\xor_ln124_204_reg_34312_reg[4] ;
  input [0:0]\xor_ln124_422_reg_36467_reg[3] ;
  input [7:0]q5_reg_51;
  input [7:0]\xor_ln124_365_reg_35890_reg[7] ;
  input [3:0]q2_reg_i_153_0;
  input [7:0]x_assign_57_reg_33233;
  input [5:0]x_assign_52_reg_33195;
  input [3:0]q2_reg_i_153_1;
  input [2:0]\xor_ln124_110_reg_33358_reg[3] ;
  input [2:0]\xor_ln124_110_reg_33358_reg[3]_0 ;
  input [6:0]or_ln134_50_fu_9262_p3;
  input [7:0]or_ln134_49_fu_9256_p3;
  input [7:0]x_assign_54_reg_33211;
  input [7:0]or_ln134_47_fu_9244_p3;
  input [0:0]x_assign_72_reg_33259;
  input [7:0]q0_reg_i_95_0;
  input [7:0]\xor_ln124_331_reg_35544_reg[7]_1 ;
  input [7:0]x_assign_100_reg_33867;
  input [7:0]or_ln134_69_fu_13624_p3;
  input [5:0]or_ln134_70_fu_13630_p3;
  input [7:0]x_assign_123_reg_33969;
  input [7:0]or_ln134_82_fu_13806_p3;
  input [6:0]or_ln134_79_fu_13788_p3;
  input [3:0]\xor_ln124_174_reg_34030_reg[3] ;
  input [2:0]q0_reg_i_36__0_0;
  input [3:0]x_assign_121_reg_33937;
  input [5:0]x_assign_102_reg_33883;
  input \xor_ln124_238_reg_34605_reg[4] ;
  input \xor_ln124_238_reg_34605_reg[3]_0 ;
  input [7:0]q2_reg_i_26_0;
  input [5:0]or_ln134_131_fu_22722_p3;
  input [3:0]\xor_ln124_301_reg_35218_reg[5] ;
  input [3:0]\xor_ln124_301_reg_35218_reg[5]_0 ;
  input [7:0]x_assign_201_reg_35093;
  input [7:0]or_ln134_145_fu_22910_p3;
  input [6:0]or_ln134_146_fu_22916_p3;
  input [7:0]or_ln134_143_fu_22898_p3;
  input [5:0]x_assign_196_reg_35015;
  input [2:0]\xor_ln124_301_reg_35218_reg[3] ;
  input [2:0]\xor_ln124_301_reg_35218_reg[3]_0 ;
  input [7:0]x_assign_198_reg_35071;
  input [0:0]x_assign_216_reg_35119;
  input [7:0]\xor_ln124_365_reg_35890_reg[7]_0 ;
  input [7:0]x_assign_246_reg_35743;
  input [7:0]or_ln134_163_fu_27266_p3;
  input [7:0]or_ln134_165_fu_27278_p3;
  input [7:0]x_assign_267_reg_35829;
  input [7:0]or_ln134_175_fu_27442_p3;
  input [4:0]x_assign_264_reg_35791;
  input [7:0]q2_reg_i_26_1;
  input [7:0]q2_reg_i_26_2;
  input [7:0]q2_reg_i_98_0;
  input [5:0]or_ln134_164_fu_27272_p3;
  input [3:0]\xor_ln124_365_reg_35890_reg[5] ;
  input [3:0]q0_reg_i_199_0;
  input [3:0]q0_reg_i_199_1;
  input [2:0]\xor_ln124_363_reg_35880_reg[3] ;
  input [2:0]q0_reg_i_121_0;
  input [2:0]q0_reg_i_121_1;
  input [3:0]\xor_ln124_42_reg_32403_reg[3] ;
  input [7:0]q5_reg_52;
  input [7:0]q5_reg_i_28_0;
  input [7:0]or_ln134_36_fu_9074_p3;
  input [5:0]or_ln134_35_fu_9068_p3;
  input [7:0]q5_reg_53;
  input [7:0]q5_reg_54;
  input [7:0]q5_reg_i_59_0;
  input [3:0]\xor_ln124_108_reg_33348_reg[3] ;
  input [7:0]q2_reg_i_24__0_0;
  input [7:0]x_assign_103_reg_33889;
  input [7:0]q2_reg_i_57__0_0;
  input [3:0]q2_reg_i_65__0_0;
  input [3:0]q2_reg_i_65__0_1;
  input [7:0]q0_reg_i_21__0_1;
  input [7:0]q5_reg_i_30_1;
  input [7:0]or_ln134_132_fu_22728_p3;
  input [3:0]\xor_ln124_299_reg_35208_reg[3] ;
  input [7:0]q5_reg_i_64_1;
  input [7:0]\xor_ln124_108_reg_33348_reg[7] ;
  input [7:0]\xor_ln124_108_reg_33348_reg[7]_0 ;
  input [4:0]x_assign_74_reg_33281;
  input [2:0]q2_reg_i_67_0;
  input [7:0]q0_reg_i_145_0;
  input [7:0]or_ln134_80_fu_13794_p3;
  input \xor_ln124_236_reg_34593_reg[7]_1 ;
  input \xor_ln124_236_reg_34593_reg[6] ;
  input [5:0]x_assign_151_reg_34485;
  input \xor_ln124_236_reg_34593_reg[2] ;
  input \xor_ln124_236_reg_34593_reg[1] ;
  input \xor_ln124_236_reg_34593_reg[0] ;
  input [7:0]q2_reg_i_58_0;
  input [7:0]q2_reg_i_223_1;
  input [2:0]\xor_ln124_299_reg_35208_reg[4] ;
  input [4:0]x_assign_218_reg_35141;
  input [5:0]x_assign_247_reg_35749;
  input [7:0]\xor_ln124_363_reg_35880_reg[7] ;
  input [6:0]or_ln134_176_fu_27448_p3;
  input [0:0]x_assign_266_reg_35813;
  input [0:0]\xor_ln124_43_reg_32678_reg[5] ;
  input \xor_ln124_235_reg_34587_reg[4] ;
  input [7:0]q0_reg_i_55_0;
  input [7:0]q0_reg_i_55_1;
  input \xor_ln124_235_reg_34587_reg[3] ;
  input [7:0]q2_reg_i_58_1;
  input [7:0]q2_reg_i_58_2;
  input [7:0]q2_reg_i_144_0;
  input [7:0]\xor_ln124_78_reg_33022_reg[7] ;
  input [7:0]x_assign_33_reg_32921;
  input [7:0]x_assign_30_reg_32903;
  input [5:0]x_assign_28_reg_32891;
  input [7:0]or_ln134_33_reg_32975;
  input [7:0]or_ln134_31_reg_32951;
  input [6:0]or_ln134_34_reg_32981;
  input [3:0]q2_reg_i_154__0_0;
  input [3:0]q2_reg_i_154__0_1;
  input [5:0]or_ln134_19_reg_32897;
  input [2:0]\xor_ln124_76_reg_33012_reg[3] ;
  input [2:0]\xor_ln124_76_reg_33012_reg[3]_0 ;
  input [7:0]\xor_ln124_142_reg_33694_reg[7] ;
  input [7:0]x_assign_81_reg_33569;
  input [7:0]x_assign_78_reg_33547;
  input [5:0]x_assign_76_reg_33531;
  input [7:0]or_ln134_63_fu_11516_p3;
  input [7:0]or_ln134_65_fu_11528_p3;
  input [6:0]or_ln134_66_fu_11534_p3;
  input [3:0]\xor_ln124_142_reg_33694_reg[5] ;
  input [3:0]\xor_ln124_142_reg_33694_reg[5]_0 ;
  input [5:0]or_ln134_51_fu_11340_p3;
  input [2:0]\xor_ln124_140_reg_33684_reg[3] ;
  input [2:0]\xor_ln124_140_reg_33684_reg[3]_0 ;
  input [0:0]x_assign_96_reg_33595;
  input \xor_ln124_206_reg_34324_reg[4]_0 ;
  input \xor_ln124_206_reg_34324_reg[3] ;
  input [0:0]\xor_ln124_206_reg_34324_reg[2] ;
  input \xor_ln124_269_reg_34881_reg[4] ;
  input \xor_ln124_269_reg_34881_reg[3] ;
  input [7:0]or_ln134_147_fu_24994_p3;
  input [7:0]or_ln134_149_fu_25006_p3;
  input [3:0]q0_reg_i_211_0;
  input [2:0]\xor_ln124_333_reg_35554_reg[4] ;
  input [2:0]\xor_ln124_333_reg_35554_reg[4]_0 ;
  input [7:0]or_ln134_159_fu_25170_p3;
  input [7:0]x_assign_243_reg_35493;
  input [3:0]q0_reg_i_200_0;
  input [7:0]x_assign_222_reg_35407;
  input [3:0]q0_reg_i_126_0;
  input [4:0]x_assign_240_reg_35455;
  input [7:0]\xor_ln124_395_reg_36211_reg[7] ;
  input [5:0]x_assign_271_reg_36085;
  input [5:0]or_ln134_181_fu_29550_p3;
  input [7:0]x_assign_270_reg_36079;
  input [3:0]x_assign_291_reg_36165;
  input [7:0]or_ln134_191_fu_29714_p3;
  input [6:0]or_ln134_192_fu_29720_p3;
  input [5:0]or_ln134_180_fu_29544_p3;
  input [3:0]\xor_ln124_395_reg_36211_reg[5] ;
  input [6:0]or_ln134_193_fu_29726_p3;
  input [7:0]q0_reg_i_190_0;
  input [7:0]or_ln134_179_fu_29538_p3;
  input [4:0]x_assign_288_reg_36127;
  input [2:0]\xor_ln124_395_reg_36211_reg[3] ;
  input [3:0]\xor_ln124_397_reg_36221_reg[3] ;
  input [5:0]x_assign_273_reg_36101;
  input [2:0]q0_reg_i_120_0;
  input [7:0]q5_reg_55;
  input [7:0]q5_reg_56;
  input ce25;
  input [7:0]q5_reg_i_25_0;
  input [7:0]or_ln134_20_reg_32915;
  input [7:0]q5_reg_i_61_0;
  input [3:0]\xor_ln124_76_reg_33012_reg[3]_1 ;
  input [7:0]q5_reg_i_28_1;
  input [7:0]or_ln134_52_fu_11346_p3;
  input [3:0]\xor_ln124_140_reg_33684_reg[3]_1 ;
  input [7:0]q5_reg_i_62_0;
  input [7:0]\xor_ln124_205_reg_34318_reg[7] ;
  input \xor_ln124_205_reg_34318_reg[4] ;
  input \xor_ln124_205_reg_34318_reg[4]_0 ;
  input \xor_ln124_205_reg_34318_reg[3]_0 ;
  input \xor_ln124_205_reg_34318_reg[3]_1 ;
  input [7:0]q2_reg_i_99_0;
  input [5:0]or_ln134_148_fu_25000_p3;
  input [7:0]q2_reg_i_145_0;
  input [5:0]x_assign_223_reg_35413;
  input [7:0]q2_reg_i_26_3;
  input [7:0]q2_reg_i_142__0_0;
  input [4:0]x_assign_50_reg_32957;
  input [2:0]q2_reg_i_160__0_0;
  input [7:0]q2_reg_i_141_0;
  input [4:0]x_assign_98_reg_33617;
  input [2:0]\xor_ln124_140_reg_33684_reg[4] ;
  input \xor_ln124_204_reg_34312_reg[7] ;
  input \xor_ln124_204_reg_34312_reg[6] ;
  input \xor_ln124_204_reg_34312_reg[4]_0 ;
  input \xor_ln124_204_reg_34312_reg[3] ;
  input \xor_ln124_204_reg_34312_reg[1] ;
  input \xor_ln124_204_reg_34312_reg[0] ;
  input \xor_ln124_267_reg_34869_reg[7]_0 ;
  input \xor_ln124_267_reg_34869_reg[6] ;
  input [5:0]x_assign_175_reg_34761;
  input \xor_ln124_267_reg_34869_reg[2] ;
  input \xor_ln124_267_reg_34869_reg[1] ;
  input \xor_ln124_267_reg_34869_reg[0] ;
  input [6:0]or_ln134_160_fu_25176_p3;
  input [2:0]q0_reg_i_173_0;
  input [7:0]q0_reg_i_55_2;
  input \xor_ln124_266_reg_34863_reg[7]_0 ;
  input \xor_ln124_266_reg_34863_reg[6] ;
  input \xor_ln124_266_reg_34863_reg[4] ;
  input \xor_ln124_266_reg_34863_reg[3] ;
  input \xor_ln124_266_reg_34863_reg[1] ;
  input \xor_ln124_266_reg_34863_reg[0] ;
  input [7:0]q2_reg_i_58_3;
  input [0:0]x_assign_48_reg_32939;
  input [0:0]x_assign_290_reg_36149;
  input [0:0]x_assign_242_reg_35477;
  input [7:0]q0_reg_57;
  input clefia_s0_address01;
  input q0_reg_58;
  input [7:0]q0_reg_59;
  input [7:0]q5_reg_57;

  wire [7:0]ADDRARDADDR;
  wire [4:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire [7:0]\ap_CS_fsm_reg[2] ;
  wire [7:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ce03;
  wire ce18;
  wire ce25;
  wire ce43;
  wire clefia_s0_address01;
  wire clefia_s0_address0114_out;
  wire clefia_s0_address0115_out;
  wire clefia_s0_address0116_out;
  wire clefia_s0_address0117_out;
  wire clefia_s0_address0118_out;
  wire clefia_s0_address0119_out;
  wire clefia_s0_address0120_out;
  wire clefia_s0_address0121_out;
  wire clefia_s0_address0122_out;
  wire clefia_s0_address0123_out;
  wire clefia_s0_address0124_out;
  wire clefia_s0_address21;
  wire clefia_s0_address2110_out;
  wire clefia_s0_address2111_out;
  wire clefia_s0_address2112_out;
  wire clefia_s0_address2113_out;
  wire clefia_s0_address218_out;
  wire clefia_s0_address219_out;
  wire clefia_s0_address41;
  wire clefia_s0_address413_out;
  wire clefia_s0_address414_out;
  wire clefia_s0_address415_out;
  wire clefia_s0_address416_out;
  wire clefia_s0_address417_out;
  wire clefia_s0_address51;
  wire clefia_s0_ce0;
  wire clefia_s0_ce1;
  wire clefia_s0_ce2;
  wire clefia_s0_ce4;
  wire clefia_s0_ce5;
  wire clefia_s0_ce6;
  wire [6:0]ct_q0;
  wire [3:2]data10;
  wire [7:1]data12;
  wire [6:0]data14;
  wire [7:4]data6;
  wire mem_reg_0_3_0_0_i_41_n_0;
  wire mem_reg_0_3_1_1_i_10_n_0;
  wire mem_reg_0_3_2_2_i_10_n_0;
  wire mem_reg_0_3_5_5_i_10_n_0;
  wire mem_reg_0_3_7_7_i_10_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_2;
  wire [5:0]or_ln134_100_fu_17863_p3;
  wire [1:0]or_ln134_109_fu_17693_p3;
  wire [3:0]or_ln134_110_fu_17699_p3;
  wire [7:0]or_ln134_115_fu_20134_p3;
  wire [5:0]or_ln134_116_fu_20140_p3;
  wire [1:0]or_ln134_125_fu_19976_p3;
  wire [3:0]or_ln134_126_fu_19982_p3;
  wire [7:0]or_ln134_12_fu_4327_p3;
  wire [5:0]or_ln134_131_fu_22722_p3;
  wire [7:0]or_ln134_132_fu_22728_p3;
  wire [5:0]or_ln134_13_fu_4136_p3;
  wire [1:0]or_ln134_141_fu_21900_p3;
  wire [3:0]or_ln134_142_fu_21906_p3;
  wire [7:0]or_ln134_143_fu_22898_p3;
  wire [7:0]or_ln134_145_fu_22910_p3;
  wire [6:0]or_ln134_146_fu_22916_p3;
  wire [7:0]or_ln134_147_fu_24994_p3;
  wire [5:0]or_ln134_148_fu_25000_p3;
  wire [7:0]or_ln134_149_fu_25006_p3;
  wire [7:0]or_ln134_14_fu_4142_p3;
  wire [7:0]or_ln134_155_fu_24042_p3;
  wire [5:0]or_ln134_156_fu_24048_p3;
  wire [7:0]or_ln134_159_fu_25170_p3;
  wire [6:0]or_ln134_160_fu_25176_p3;
  wire [7:0]or_ln134_163_fu_27266_p3;
  wire [5:0]or_ln134_164_fu_27272_p3;
  wire [7:0]or_ln134_165_fu_27278_p3;
  wire [7:0]or_ln134_171_fu_26314_p3;
  wire [5:0]or_ln134_172_fu_26320_p3;
  wire [7:0]or_ln134_175_fu_27442_p3;
  wire [6:0]or_ln134_176_fu_27448_p3;
  wire [7:0]or_ln134_179_fu_29538_p3;
  wire [5:0]or_ln134_180_fu_29544_p3;
  wire [5:0]or_ln134_181_fu_29550_p3;
  wire [6:0]or_ln134_187_fu_28586_p3;
  wire [5:0]or_ln134_188_fu_28592_p3;
  wire [0:0]or_ln134_189_fu_28598_p3;
  wire [0:0]or_ln134_190_fu_28604_p3;
  wire [7:0]or_ln134_191_fu_29714_p3;
  wire [6:0]or_ln134_192_fu_29720_p3;
  wire [6:0]or_ln134_193_fu_29726_p3;
  wire [7:0]or_ln134_195_fu_31483_p3;
  wire [5:0]or_ln134_196_fu_31489_p3;
  wire [1:0]or_ln134_197_fu_31495_p3;
  wire [5:0]or_ln134_19_reg_32897;
  wire [7:0]or_ln134_20_reg_32915;
  wire [1:0]or_ln134_29_fu_5856_p3;
  wire [3:0]or_ln134_30_fu_5862_p3;
  wire [7:0]or_ln134_31_reg_32951;
  wire [7:0]or_ln134_33_reg_32975;
  wire [6:0]or_ln134_34_reg_32981;
  wire [5:0]or_ln134_35_fu_9068_p3;
  wire [7:0]or_ln134_36_fu_9074_p3;
  wire [1:0]or_ln134_45_fu_8128_p3;
  wire [3:0]or_ln134_46_fu_8134_p3;
  wire [7:0]or_ln134_47_fu_9244_p3;
  wire [7:0]or_ln134_49_fu_9256_p3;
  wire [6:0]or_ln134_50_fu_9262_p3;
  wire [5:0]or_ln134_51_fu_11340_p3;
  wire [7:0]or_ln134_52_fu_11346_p3;
  wire [1:0]or_ln134_61_fu_10400_p3;
  wire [3:0]or_ln134_62_fu_10406_p3;
  wire [7:0]or_ln134_63_fu_11516_p3;
  wire [7:0]or_ln134_65_fu_11528_p3;
  wire [6:0]or_ln134_66_fu_11534_p3;
  wire [7:0]or_ln134_69_fu_13624_p3;
  wire [5:0]or_ln134_70_fu_13630_p3;
  wire [5:0]or_ln134_75_fu_12660_p3;
  wire [7:0]or_ln134_76_fu_12666_p3;
  wire [1:0]or_ln134_78_fu_12678_p3;
  wire [6:0]or_ln134_79_fu_13788_p3;
  wire [7:0]or_ln134_80_fu_13794_p3;
  wire [7:0]or_ln134_82_fu_13806_p3;
  wire [7:0]or_ln134_83_fu_15653_p3;
  wire [5:0]or_ln134_84_fu_15659_p3;
  wire [7:0]or_ln134_99_fu_17857_p3;
  wire [7:0]p_117_in;
  wire p_42_in;
  wire p_43_in;
  wire p_57_in;
  wire pt_address0128_out;
  wire pt_address0129_out;
  wire pt_address0130_out;
  wire pt_ce011;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_10;
  wire [2:0]q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire [1:0]q0_reg_14;
  wire [2:0]q0_reg_15;
  wire q0_reg_16;
  wire q0_reg_17;
  wire q0_reg_18;
  wire q0_reg_19;
  wire [7:0]q0_reg_2;
  wire [4:0]q0_reg_20;
  wire [6:0]q0_reg_21;
  wire [6:0]q0_reg_22;
  wire q0_reg_23;
  wire [7:0]q0_reg_24;
  wire [2:0]q0_reg_25;
  wire q0_reg_26;
  wire q0_reg_27;
  wire [2:0]q0_reg_28;
  wire q0_reg_29;
  wire [7:0]q0_reg_3;
  wire [1:0]q0_reg_30;
  wire [2:0]q0_reg_31;
  wire [6:0]q0_reg_32;
  wire q0_reg_33;
  wire [5:0]q0_reg_34;
  wire [5:0]q0_reg_35;
  wire q0_reg_36;
  wire q0_reg_37;
  wire q0_reg_38;
  wire q0_reg_39;
  wire q0_reg_4;
  wire q0_reg_40;
  wire [4:0]q0_reg_41;
  wire q0_reg_42;
  wire q0_reg_43;
  wire q0_reg_44;
  wire q0_reg_45;
  wire q0_reg_46;
  wire q0_reg_47;
  wire [15:0]q0_reg_48;
  wire q0_reg_49;
  wire q0_reg_5;
  wire q0_reg_50;
  wire q0_reg_51;
  wire [7:0]q0_reg_52;
  wire [7:0]q0_reg_53;
  wire [7:0]q0_reg_54;
  wire [7:0]q0_reg_55;
  wire [7:0]q0_reg_56;
  wire [7:0]q0_reg_57;
  wire q0_reg_58;
  wire [7:0]q0_reg_59;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_103_n_0;
  wire q0_reg_i_104_n_0;
  wire q0_reg_i_106_n_0;
  wire q0_reg_i_107_n_0;
  wire q0_reg_i_108_n_0;
  wire q0_reg_i_109_n_0;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_111_n_0;
  wire q0_reg_i_112_n_0;
  wire q0_reg_i_114_n_0;
  wire q0_reg_i_115_n_0;
  wire q0_reg_i_118_n_0;
  wire q0_reg_i_119_n_0;
  wire q0_reg_i_11_n_0;
  wire [2:0]q0_reg_i_120_0;
  wire q0_reg_i_120_n_0;
  wire [2:0]q0_reg_i_121_0;
  wire [2:0]q0_reg_i_121_1;
  wire q0_reg_i_121_n_0;
  wire q0_reg_i_122_n_0;
  wire q0_reg_i_123_n_0;
  wire q0_reg_i_125_n_0;
  wire [3:0]q0_reg_i_126_0;
  wire q0_reg_i_126_n_0;
  wire q0_reg_i_127_n_0;
  wire q0_reg_i_129_n_0;
  wire q0_reg_i_12__0_n_0;
  wire q0_reg_i_130_n_0;
  wire q0_reg_i_131_n_0;
  wire q0_reg_i_133_n_0;
  wire q0_reg_i_135_n_0;
  wire q0_reg_i_136_n_0;
  wire q0_reg_i_137_n_0;
  wire q0_reg_i_138_n_0;
  wire q0_reg_i_139_n_0;
  wire q0_reg_i_13_n_0;
  wire q0_reg_i_141_n_0;
  wire q0_reg_i_142_n_0;
  wire q0_reg_i_144_n_0;
  wire [7:0]q0_reg_i_145_0;
  wire q0_reg_i_145_n_0;
  wire q0_reg_i_147_n_0;
  wire q0_reg_i_148_n_0;
  wire q0_reg_i_149_n_0;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_152_n_0;
  wire q0_reg_i_154_n_0;
  wire q0_reg_i_155_n_0;
  wire q0_reg_i_156_n_0;
  wire q0_reg_i_157_n_0;
  wire q0_reg_i_158_n_0;
  wire q0_reg_i_159_n_0;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_160_n_0;
  wire q0_reg_i_161_n_0;
  wire q0_reg_i_163_n_0;
  wire q0_reg_i_164_n_0;
  wire q0_reg_i_165_n_0;
  wire q0_reg_i_166_n_0;
  wire q0_reg_i_167_n_0;
  wire q0_reg_i_16__0_n_0;
  wire q0_reg_i_170_n_0;
  wire q0_reg_i_172_n_0;
  wire [2:0]q0_reg_i_173_0;
  wire q0_reg_i_173_n_0;
  wire q0_reg_i_174_n_0;
  wire q0_reg_i_176_n_0;
  wire q0_reg_i_177_n_0;
  wire q0_reg_i_178_n_0;
  wire q0_reg_i_17_n_0;
  wire q0_reg_i_180_n_0;
  wire q0_reg_i_182_n_0;
  wire q0_reg_i_183_n_0;
  wire q0_reg_i_184_n_0;
  wire q0_reg_i_185_n_0;
  wire q0_reg_i_186_n_0;
  wire q0_reg_i_187_n_0;
  wire q0_reg_i_188_n_0;
  wire q0_reg_i_189_n_0;
  wire q0_reg_i_18_n_0;
  wire [7:0]q0_reg_i_190_0;
  wire q0_reg_i_190_n_0;
  wire [7:0]q0_reg_i_191_0;
  wire q0_reg_i_191_n_0;
  wire q0_reg_i_192_n_0;
  wire q0_reg_i_193_n_0;
  wire q0_reg_i_194_n_0;
  wire q0_reg_i_195_n_0;
  wire q0_reg_i_196_n_0;
  wire q0_reg_i_197_n_0;
  wire q0_reg_i_198_n_0;
  wire [3:0]q0_reg_i_199_0;
  wire [3:0]q0_reg_i_199_1;
  wire q0_reg_i_199_n_0;
  wire [3:0]q0_reg_i_200_0;
  wire q0_reg_i_200_n_0;
  wire q0_reg_i_201_n_0;
  wire q0_reg_i_202_n_0;
  wire q0_reg_i_203_n_0;
  wire q0_reg_i_204_n_0;
  wire q0_reg_i_205_n_0;
  wire q0_reg_i_206_n_0;
  wire q0_reg_i_207_n_0;
  wire q0_reg_i_208_n_0;
  wire q0_reg_i_209_n_0;
  wire q0_reg_i_210_n_0;
  wire [3:0]q0_reg_i_211_0;
  wire q0_reg_i_211_n_0;
  wire q0_reg_i_212_n_0;
  wire q0_reg_i_213_n_0;
  wire q0_reg_i_214_n_0;
  wire q0_reg_i_215_n_0;
  wire q0_reg_i_216_n_0;
  wire q0_reg_i_217_n_0;
  wire q0_reg_i_218_n_0;
  wire q0_reg_i_219_n_0;
  wire [7:0]q0_reg_i_21__0_0;
  wire [7:0]q0_reg_i_21__0_1;
  wire q0_reg_i_21__0_n_0;
  wire q0_reg_i_220_n_0;
  wire q0_reg_i_221_n_0;
  wire q0_reg_i_222_n_0;
  wire q0_reg_i_223_n_0;
  wire q0_reg_i_224_n_0;
  wire q0_reg_i_225_n_0;
  wire q0_reg_i_226_n_0;
  wire q0_reg_i_227_n_0;
  wire q0_reg_i_228_n_0;
  wire q0_reg_i_229_n_0;
  wire q0_reg_i_22_n_0;
  wire q0_reg_i_230_n_0;
  wire q0_reg_i_231_n_0;
  wire q0_reg_i_232_n_0;
  wire q0_reg_i_233_n_0;
  wire q0_reg_i_234_n_0;
  wire q0_reg_i_235_n_0;
  wire q0_reg_i_236_n_0;
  wire q0_reg_i_237_n_0;
  wire q0_reg_i_238_n_0;
  wire q0_reg_i_239_n_0;
  wire q0_reg_i_23__0_n_0;
  wire q0_reg_i_240_n_0;
  wire q0_reg_i_241_n_0;
  wire q0_reg_i_242_n_0;
  wire q0_reg_i_243_n_0;
  wire [7:0]q0_reg_i_24__0_0;
  wire q0_reg_i_24__0_n_0;
  wire [7:0]q0_reg_i_26_0;
  wire q0_reg_i_26_n_0;
  wire q0_reg_i_27_n_0;
  wire q0_reg_i_28__0_n_0;
  wire q0_reg_i_29__0_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_31_n_0;
  wire q0_reg_i_32__0_n_0;
  wire q0_reg_i_33__0_n_0;
  wire q0_reg_i_34_n_0;
  wire q0_reg_i_35_n_0;
  wire [2:0]q0_reg_i_36__0_0;
  wire q0_reg_i_36__0_n_0;
  wire q0_reg_i_37__0_n_0;
  wire q0_reg_i_38_n_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_3_n_0;
  wire [3:0]q0_reg_i_40__0_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44__0_n_0;
  wire q0_reg_i_45__0_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48__0_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_50_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_52__0_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54_n_0;
  wire [7:0]q0_reg_i_55_0;
  wire [7:0]q0_reg_i_55_1;
  wire [7:0]q0_reg_i_55_2;
  wire q0_reg_i_55_n_0;
  wire q0_reg_i_57__0_n_0;
  wire q0_reg_i_58_n_0;
  wire [7:0]q0_reg_i_59_0;
  wire q0_reg_i_59_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_60_n_0;
  wire q0_reg_i_61__0_n_0;
  wire q0_reg_i_62_n_0;
  wire q0_reg_i_63_n_0;
  wire q0_reg_i_64__0_n_0;
  wire q0_reg_i_65__0_n_0;
  wire q0_reg_i_66_n_0;
  wire q0_reg_i_67_n_0;
  wire q0_reg_i_68_n_0;
  wire q0_reg_i_69__0_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_70_n_0;
  wire q0_reg_i_71_n_0;
  wire q0_reg_i_72_n_0;
  wire q0_reg_i_73__0_n_0;
  wire q0_reg_i_74_n_0;
  wire q0_reg_i_75_n_0;
  wire q0_reg_i_76_n_0;
  wire q0_reg_i_77__0_n_0;
  wire q0_reg_i_78_n_0;
  wire q0_reg_i_79_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_80__0_n_0;
  wire q0_reg_i_81__0_n_0;
  wire q0_reg_i_82_n_0;
  wire q0_reg_i_83_n_0;
  wire q0_reg_i_84_n_0;
  wire q0_reg_i_85__0_n_0;
  wire q0_reg_i_86_n_0;
  wire q0_reg_i_87_n_0;
  wire q0_reg_i_88_n_0;
  wire q0_reg_i_89_n_0;
  wire q0_reg_i_8_n_0;
  wire q0_reg_i_94_n_0;
  wire [7:0]q0_reg_i_95_0;
  wire q0_reg_i_95_n_0;
  wire q0_reg_i_97_n_0;
  wire q0_reg_i_98_n_0;
  wire q0_reg_i_9_n_0;
  wire [7:0]q2_reg_0;
  wire q2_reg_1;
  wire q2_reg_10;
  wire q2_reg_11;
  wire q2_reg_12;
  wire [2:0]q2_reg_13;
  wire q2_reg_14;
  wire [1:0]q2_reg_15;
  wire [2:0]q2_reg_16;
  wire q2_reg_17;
  wire [6:0]q2_reg_18;
  wire q2_reg_19;
  wire q2_reg_2;
  wire q2_reg_20;
  wire [6:0]q2_reg_21;
  wire [0:0]q2_reg_22;
  wire [6:0]q2_reg_23;
  wire [6:0]q2_reg_24;
  wire [6:0]q2_reg_25;
  wire q2_reg_26;
  wire q2_reg_27;
  wire [7:0]q2_reg_28;
  wire q2_reg_3;
  wire q2_reg_4;
  wire q2_reg_5;
  wire [2:0]q2_reg_6;
  wire [1:0]q2_reg_7;
  wire [2:0]q2_reg_8;
  wire [7:0]q2_reg_9;
  wire q2_reg_i_100_n_0;
  wire q2_reg_i_103_n_0;
  wire q2_reg_i_104_n_0;
  wire q2_reg_i_105_n_0;
  wire q2_reg_i_109_n_0;
  wire q2_reg_i_10__0_n_0;
  wire q2_reg_i_110_n_0;
  wire q2_reg_i_111_n_0;
  wire q2_reg_i_114_n_0;
  wire q2_reg_i_115__0_n_0;
  wire q2_reg_i_116__0_n_0;
  wire q2_reg_i_11__0_n_0;
  wire q2_reg_i_121_n_0;
  wire q2_reg_i_122__0_n_0;
  wire q2_reg_i_126_n_0;
  wire q2_reg_i_127_n_0;
  wire q2_reg_i_128_n_0;
  wire q2_reg_i_12__0_n_0;
  wire q2_reg_i_132_n_0;
  wire q2_reg_i_133_n_0;
  wire q2_reg_i_134_n_0;
  wire q2_reg_i_135_n_0;
  wire q2_reg_i_137__0_n_0;
  wire q2_reg_i_138_n_0;
  wire q2_reg_i_139_n_0;
  wire q2_reg_i_13__0_n_0;
  wire q2_reg_i_140_n_0;
  wire [7:0]q2_reg_i_141_0;
  wire q2_reg_i_141_n_0;
  wire [7:0]q2_reg_i_142__0_0;
  wire q2_reg_i_142__0_n_0;
  wire q2_reg_i_143__0_n_0;
  wire [7:0]q2_reg_i_144_0;
  wire q2_reg_i_144_n_0;
  wire [7:0]q2_reg_i_145_0;
  wire q2_reg_i_145_n_0;
  wire q2_reg_i_147_n_0;
  wire q2_reg_i_148__0_n_0;
  wire q2_reg_i_149__0_n_0;
  wire q2_reg_i_14__0_n_0;
  wire q2_reg_i_150_n_0;
  wire q2_reg_i_151_n_0;
  wire q2_reg_i_152_n_0;
  wire [3:0]q2_reg_i_153_0;
  wire [3:0]q2_reg_i_153_1;
  wire q2_reg_i_153_n_0;
  wire [3:0]q2_reg_i_154__0_0;
  wire [3:0]q2_reg_i_154__0_1;
  wire q2_reg_i_154__0_n_0;
  wire q2_reg_i_156_n_0;
  wire q2_reg_i_157_n_0;
  wire q2_reg_i_158_n_0;
  wire q2_reg_i_159_n_0;
  wire q2_reg_i_15__0_n_0;
  wire [2:0]q2_reg_i_160__0_0;
  wire q2_reg_i_160__0_n_0;
  wire q2_reg_i_161__0_n_0;
  wire q2_reg_i_162_n_0;
  wire q2_reg_i_163_n_0;
  wire q2_reg_i_166__0_n_0;
  wire q2_reg_i_167__0_n_0;
  wire q2_reg_i_168_n_0;
  wire q2_reg_i_169_n_0;
  wire q2_reg_i_16__0_n_0;
  wire q2_reg_i_170_n_0;
  wire q2_reg_i_171_n_0;
  wire q2_reg_i_172__0_n_0;
  wire q2_reg_i_173__0_n_0;
  wire q2_reg_i_174_n_0;
  wire q2_reg_i_175_n_0;
  wire q2_reg_i_176_n_0;
  wire q2_reg_i_178__0_n_0;
  wire q2_reg_i_179__0_n_0;
  wire q2_reg_i_17__0_n_0;
  wire q2_reg_i_180_n_0;
  wire q2_reg_i_181_n_0;
  wire q2_reg_i_182_n_0;
  wire q2_reg_i_183__0_n_0;
  wire q2_reg_i_185_n_0;
  wire q2_reg_i_186_n_0;
  wire q2_reg_i_187_n_0;
  wire q2_reg_i_189_n_0;
  wire [7:0]q2_reg_i_190_0;
  wire q2_reg_i_191_n_0;
  wire q2_reg_i_192_n_0;
  wire q2_reg_i_193_n_0;
  wire q2_reg_i_194_n_0;
  wire q2_reg_i_196_n_0;
  wire q2_reg_i_197_n_0;
  wire q2_reg_i_200_n_0;
  wire q2_reg_i_202_n_0;
  wire q2_reg_i_204__0_n_0;
  wire q2_reg_i_205__0_n_0;
  wire q2_reg_i_208_n_0;
  wire q2_reg_i_209__0_n_0;
  wire q2_reg_i_211_n_0;
  wire q2_reg_i_212_n_0;
  wire q2_reg_i_213__0_n_0;
  wire q2_reg_i_214_n_0;
  wire q2_reg_i_215_n_0;
  wire q2_reg_i_216_n_0;
  wire q2_reg_i_218_n_0;
  wire q2_reg_i_219_n_0;
  wire q2_reg_i_21__0_n_0;
  wire q2_reg_i_220_n_0;
  wire q2_reg_i_221_n_0;
  wire q2_reg_i_222_n_0;
  wire [7:0]q2_reg_i_223_0;
  wire [7:0]q2_reg_i_223_1;
  wire q2_reg_i_223_n_0;
  wire q2_reg_i_224_n_0;
  wire q2_reg_i_225_n_0;
  wire q2_reg_i_227_n_0;
  wire q2_reg_i_228_n_0;
  wire q2_reg_i_229_n_0;
  wire q2_reg_i_230_n_0;
  wire q2_reg_i_231_n_0;
  wire q2_reg_i_232_n_0;
  wire q2_reg_i_233_n_0;
  wire q2_reg_i_234_n_0;
  wire q2_reg_i_235_n_0;
  wire q2_reg_i_236_n_0;
  wire q2_reg_i_237_n_0;
  wire q2_reg_i_238_n_0;
  wire q2_reg_i_23__0_n_0;
  wire q2_reg_i_240_n_0;
  wire q2_reg_i_243_n_0;
  wire q2_reg_i_245_n_0;
  wire q2_reg_i_246_n_0;
  wire q2_reg_i_247_n_0;
  wire [7:0]q2_reg_i_24__0_0;
  wire q2_reg_i_24__0_n_0;
  wire q2_reg_i_250_n_0;
  wire q2_reg_i_251_n_0;
  wire q2_reg_i_252_n_0;
  wire q2_reg_i_253_n_0;
  wire q2_reg_i_254_n_0;
  wire q2_reg_i_255_n_0;
  wire q2_reg_i_256_n_0;
  wire q2_reg_i_257_n_0;
  wire [7:0]q2_reg_i_26_0;
  wire [7:0]q2_reg_i_26_1;
  wire [7:0]q2_reg_i_26_2;
  wire [7:0]q2_reg_i_26_3;
  wire q2_reg_i_26_n_0;
  wire q2_reg_i_27__0_n_0;
  wire q2_reg_i_28__0_n_0;
  wire q2_reg_i_29_n_0;
  wire q2_reg_i_2__0_n_0;
  wire q2_reg_i_30_n_0;
  wire q2_reg_i_31__0_n_0;
  wire q2_reg_i_32__0_n_0;
  wire q2_reg_i_33_n_0;
  wire q2_reg_i_34_n_0;
  wire q2_reg_i_35__0_n_0;
  wire q2_reg_i_36__0_n_0;
  wire q2_reg_i_37_n_0;
  wire q2_reg_i_38_n_0;
  wire q2_reg_i_39__0_n_0;
  wire q2_reg_i_3__0_n_0;
  wire q2_reg_i_40__0_n_0;
  wire q2_reg_i_41_n_0;
  wire q2_reg_i_42_n_0;
  wire q2_reg_i_43__0_n_0;
  wire q2_reg_i_44__0_n_0;
  wire q2_reg_i_45_n_0;
  wire q2_reg_i_46_n_0;
  wire q2_reg_i_47__0_n_0;
  wire q2_reg_i_48__0_n_0;
  wire q2_reg_i_49_n_0;
  wire q2_reg_i_4__0_n_0;
  wire q2_reg_i_50_n_0;
  wire q2_reg_i_51__0_n_0;
  wire q2_reg_i_52__0_n_0;
  wire q2_reg_i_53_n_0;
  wire q2_reg_i_54__0_n_0;
  wire q2_reg_i_55_n_0;
  wire q2_reg_i_56__0_n_0;
  wire [7:0]q2_reg_i_57__0_0;
  wire q2_reg_i_57__0_n_0;
  wire [7:0]q2_reg_i_58_0;
  wire [7:0]q2_reg_i_58_1;
  wire [7:0]q2_reg_i_58_2;
  wire [7:0]q2_reg_i_58_3;
  wire q2_reg_i_58_n_0;
  wire q2_reg_i_59_n_0;
  wire q2_reg_i_5__0_n_0;
  wire q2_reg_i_60__0_n_0;
  wire q2_reg_i_61__0_n_0;
  wire q2_reg_i_62_n_0;
  wire q2_reg_i_63_n_0;
  wire q2_reg_i_64__0_n_0;
  wire [3:0]q2_reg_i_65__0_0;
  wire [3:0]q2_reg_i_65__0_1;
  wire q2_reg_i_65__0_n_0;
  wire q2_reg_i_66_n_0;
  wire [2:0]q2_reg_i_67_0;
  wire q2_reg_i_67_n_0;
  wire q2_reg_i_68__0_n_0;
  wire q2_reg_i_69__0_n_0;
  wire q2_reg_i_6__0_n_0;
  wire q2_reg_i_70_n_0;
  wire q2_reg_i_71_n_0;
  wire q2_reg_i_72__0_n_0;
  wire q2_reg_i_73__0_n_0;
  wire q2_reg_i_74_n_0;
  wire q2_reg_i_75_n_0;
  wire q2_reg_i_76__0_n_0;
  wire q2_reg_i_77__0_n_0;
  wire q2_reg_i_78_n_0;
  wire q2_reg_i_79_n_0;
  wire q2_reg_i_7__0_n_0;
  wire q2_reg_i_80__0_n_0;
  wire q2_reg_i_81__0_n_0;
  wire q2_reg_i_82_n_0;
  wire q2_reg_i_83_n_0;
  wire q2_reg_i_84__0_n_0;
  wire q2_reg_i_85__0_n_0;
  wire q2_reg_i_86_n_0;
  wire q2_reg_i_87_n_0;
  wire q2_reg_i_8__0_n_0;
  wire q2_reg_i_94_n_0;
  wire [7:0]q2_reg_i_98_0;
  wire q2_reg_i_98_n_0;
  wire [7:0]q2_reg_i_99_0;
  wire q2_reg_i_99_n_0;
  wire q2_reg_i_9__0_n_0;
  wire [7:0]q5_reg_0;
  wire [7:0]q5_reg_1;
  wire [5:0]q5_reg_10;
  wire q5_reg_11;
  wire [3:0]q5_reg_12;
  wire [1:0]q5_reg_13;
  wire q5_reg_14;
  wire q5_reg_15;
  wire q5_reg_16;
  wire q5_reg_17;
  wire q5_reg_18;
  wire q5_reg_19;
  wire [7:0]q5_reg_2;
  wire q5_reg_20;
  wire q5_reg_21;
  wire q5_reg_22;
  wire q5_reg_23;
  wire q5_reg_24;
  wire q5_reg_25;
  wire q5_reg_26;
  wire q5_reg_27;
  wire q5_reg_28;
  wire q5_reg_29;
  wire q5_reg_3;
  wire [3:0]q5_reg_30;
  wire [6:0]q5_reg_31;
  wire [6:0]q5_reg_32;
  wire q5_reg_33;
  wire [1:0]q5_reg_34;
  wire q5_reg_35;
  wire q5_reg_36;
  wire [1:0]q5_reg_37;
  wire q5_reg_38;
  wire q5_reg_39;
  wire q5_reg_4;
  wire [1:0]q5_reg_40;
  wire q5_reg_41;
  wire q5_reg_42;
  wire q5_reg_43;
  wire q5_reg_44;
  wire [5:0]q5_reg_45;
  wire q5_reg_46;
  wire q5_reg_47;
  wire [7:0]q5_reg_48;
  wire [7:0]q5_reg_49;
  wire q5_reg_5;
  wire [7:0]q5_reg_50;
  wire [7:0]q5_reg_51;
  wire [7:0]q5_reg_52;
  wire [7:0]q5_reg_53;
  wire [7:0]q5_reg_54;
  wire [7:0]q5_reg_55;
  wire [7:0]q5_reg_56;
  wire [7:0]q5_reg_57;
  wire q5_reg_6;
  wire [5:0]q5_reg_7;
  wire [7:0]q5_reg_8;
  wire q5_reg_9;
  wire q5_reg_i_100_n_0;
  wire q5_reg_i_102_n_0;
  wire q5_reg_i_103_n_0;
  wire q5_reg_i_105_n_0;
  wire q5_reg_i_106_n_0;
  wire q5_reg_i_107_n_0;
  wire q5_reg_i_10_n_0;
  wire q5_reg_i_110_n_0;
  wire q5_reg_i_111_n_0;
  wire q5_reg_i_112_n_0;
  wire q5_reg_i_114_n_0;
  wire q5_reg_i_117_n_0;
  wire q5_reg_i_118_n_0;
  wire q5_reg_i_119_n_0;
  wire q5_reg_i_11_n_0;
  wire q5_reg_i_121_n_0;
  wire q5_reg_i_122_n_0;
  wire q5_reg_i_123_n_0;
  wire q5_reg_i_124_n_0;
  wire q5_reg_i_125_n_0;
  wire q5_reg_i_126_n_0;
  wire q5_reg_i_127_n_0;
  wire q5_reg_i_128_n_0;
  wire q5_reg_i_129_n_0;
  wire q5_reg_i_12_n_0;
  wire q5_reg_i_130_n_0;
  wire q5_reg_i_132_n_0;
  wire q5_reg_i_135_n_0;
  wire q5_reg_i_136_n_0;
  wire q5_reg_i_139_n_0;
  wire q5_reg_i_13_n_0;
  wire q5_reg_i_141_n_0;
  wire q5_reg_i_142_n_0;
  wire q5_reg_i_146_n_0;
  wire q5_reg_i_147_n_0;
  wire q5_reg_i_149_n_0;
  wire q5_reg_i_14_n_0;
  wire q5_reg_i_150_n_0;
  wire q5_reg_i_152_n_0;
  wire q5_reg_i_153_n_0;
  wire q5_reg_i_154_n_0;
  wire q5_reg_i_155_n_0;
  wire q5_reg_i_156_n_0;
  wire q5_reg_i_15_n_0;
  wire q5_reg_i_161_n_0;
  wire q5_reg_i_162_n_0;
  wire q5_reg_i_163_n_0;
  wire q5_reg_i_165_n_0;
  wire q5_reg_i_167_n_0;
  wire q5_reg_i_168_n_0;
  wire q5_reg_i_169_n_0;
  wire q5_reg_i_16_n_0;
  wire q5_reg_i_170_n_0;
  wire q5_reg_i_171_n_0;
  wire q5_reg_i_172_n_0;
  wire q5_reg_i_173_n_0;
  wire q5_reg_i_174_n_0;
  wire q5_reg_i_175_n_0;
  wire q5_reg_i_178_n_0;
  wire q5_reg_i_179_n_0;
  wire q5_reg_i_17_n_0;
  wire q5_reg_i_180_n_0;
  wire q5_reg_i_181_n_0;
  wire q5_reg_i_182_n_0;
  wire q5_reg_i_183_n_0;
  wire q5_reg_i_184_n_0;
  wire q5_reg_i_185_n_0;
  wire q5_reg_i_186_n_0;
  wire q5_reg_i_187_n_0;
  wire q5_reg_i_18_n_0;
  wire q5_reg_i_190_n_0;
  wire q5_reg_i_191_n_0;
  wire q5_reg_i_192_n_0;
  wire q5_reg_i_23_n_0;
  wire [7:0]q5_reg_i_25_0;
  wire q5_reg_i_25_n_0;
  wire q5_reg_i_27_n_0;
  wire [7:0]q5_reg_i_28_0;
  wire [7:0]q5_reg_i_28_1;
  wire q5_reg_i_28_n_0;
  wire q5_reg_i_29_n_0;
  wire [7:0]q5_reg_i_30_0;
  wire [7:0]q5_reg_i_30_1;
  wire q5_reg_i_30_n_0;
  wire q5_reg_i_31_n_0;
  wire q5_reg_i_32_n_0;
  wire q5_reg_i_33_n_0;
  wire q5_reg_i_34_n_0;
  wire q5_reg_i_35_n_0;
  wire q5_reg_i_36_n_0;
  wire q5_reg_i_37_n_0;
  wire q5_reg_i_38_n_0;
  wire q5_reg_i_39_n_0;
  wire q5_reg_i_3_n_0;
  wire q5_reg_i_40_n_0;
  wire q5_reg_i_41_n_0;
  wire q5_reg_i_42_n_0;
  wire q5_reg_i_43_n_0;
  wire q5_reg_i_44_n_0;
  wire q5_reg_i_45_n_0;
  wire q5_reg_i_46_n_0;
  wire q5_reg_i_47_n_0;
  wire q5_reg_i_48_n_0;
  wire q5_reg_i_49_n_0;
  wire q5_reg_i_4_n_0;
  wire q5_reg_i_50_n_0;
  wire q5_reg_i_51_n_0;
  wire q5_reg_i_52_n_0;
  wire q5_reg_i_53_n_0;
  wire q5_reg_i_54_n_0;
  wire q5_reg_i_55_n_0;
  wire q5_reg_i_56_n_0;
  wire q5_reg_i_57_n_0;
  wire q5_reg_i_58_n_0;
  wire [7:0]q5_reg_i_59_0;
  wire q5_reg_i_59_n_0;
  wire q5_reg_i_5_n_0;
  wire q5_reg_i_60_n_0;
  wire [7:0]q5_reg_i_61_0;
  wire q5_reg_i_61_n_0;
  wire [7:0]q5_reg_i_62_0;
  wire q5_reg_i_62_n_0;
  wire [7:0]q5_reg_i_64_0;
  wire [7:0]q5_reg_i_64_1;
  wire q5_reg_i_64_n_0;
  wire q5_reg_i_65_n_0;
  wire q5_reg_i_66_n_0;
  wire q5_reg_i_67_n_0;
  wire q5_reg_i_68_n_0;
  wire q5_reg_i_69_n_0;
  wire q5_reg_i_6_n_0;
  wire q5_reg_i_70_n_0;
  wire q5_reg_i_71_n_0;
  wire q5_reg_i_72_n_0;
  wire q5_reg_i_73_n_0;
  wire q5_reg_i_74_n_0;
  wire q5_reg_i_75_n_0;
  wire q5_reg_i_76_n_0;
  wire q5_reg_i_77_n_0;
  wire q5_reg_i_78_n_0;
  wire q5_reg_i_79_n_0;
  wire q5_reg_i_7_n_0;
  wire q5_reg_i_80_n_0;
  wire q5_reg_i_81_n_0;
  wire q5_reg_i_82_n_0;
  wire q5_reg_i_83_n_0;
  wire q5_reg_i_84_n_0;
  wire q5_reg_i_85_n_0;
  wire q5_reg_i_86_n_0;
  wire q5_reg_i_87_n_0;
  wire q5_reg_i_88_n_0;
  wire q5_reg_i_89_n_0;
  wire q5_reg_i_8_n_0;
  wire q5_reg_i_90_n_0;
  wire q5_reg_i_91_n_0;
  wire q5_reg_i_92_n_0;
  wire q5_reg_i_98_n_0;
  wire q5_reg_i_99_n_0;
  wire q5_reg_i_9_n_0;
  wire [7:0]q6_reg_0;
  wire q6_reg_1;
  wire q6_reg_10;
  wire [1:0]q6_reg_11;
  wire q6_reg_12;
  wire q6_reg_13;
  wire q6_reg_14;
  wire q6_reg_15;
  wire q6_reg_16;
  wire q6_reg_17;
  wire q6_reg_2;
  wire [7:0]q6_reg_3;
  wire [7:0]q6_reg_4;
  wire q6_reg_5;
  wire [7:0]q6_reg_6;
  wire q6_reg_7;
  wire [3:0]q6_reg_8;
  wire [1:0]q6_reg_9;
  wire [7:0]\reg_2400_reg[7] ;
  wire [5:0]\reg_2400_reg[7]_0 ;
  wire [7:0]\reg_2400_reg[7]_1 ;
  wire [7:0]\reg_2400_reg[7]_2 ;
  wire reg_24061;
  wire reg_2406124_out;
  wire [7:0]\reg_2412_reg[7] ;
  wire [7:0]\reg_2412_reg[7]_0 ;
  wire [7:0]\reg_2412_reg[7]_1 ;
  wire [7:0]\reg_2419_reg[7] ;
  wire reg_24281;
  wire reg_2428118_out;
  wire reg_2428119_out;
  wire \reg_2428[0]_i_2_n_0 ;
  wire \reg_2428[1]_i_2_n_0 ;
  wire \reg_2428[2]_i_2_n_0 ;
  wire \reg_2428[3]_i_2_n_0 ;
  wire \reg_2428[4]_i_2_n_0 ;
  wire \reg_2428[5]_i_2_n_0 ;
  wire \reg_2428[6]_i_2_n_0 ;
  wire \reg_2428[7]_i_5_n_0 ;
  wire [4:0]\reg_2428_reg[5] ;
  wire [2:0]\reg_2428_reg[6] ;
  wire [2:0]\reg_2428_reg[7] ;
  wire [7:0]\reg_2436_reg[7] ;
  wire [7:0]\reg_2436_reg[7]_0 ;
  wire reg_24461;
  wire reg_2446116_out;
  wire \reg_2446[0]_i_2_n_0 ;
  wire \reg_2446[1]_i_2_n_0 ;
  wire \reg_2446[2]_i_2_n_0 ;
  wire \reg_2446[3]_i_2_n_0 ;
  wire \reg_2446[4]_i_2_n_0 ;
  wire \reg_2446[5]_i_2_n_0 ;
  wire \reg_2446[6]_i_2_n_0 ;
  wire \reg_2446[7]_i_9_n_0 ;
  wire [1:0]\reg_2446_reg[4] ;
  wire [4:0]\reg_2446_reg[7] ;
  wire reg_24541;
  wire \reg_2454[0]_i_2_n_0 ;
  wire \reg_2454[1]_i_2_n_0 ;
  wire \reg_2454[2]_i_2_n_0 ;
  wire \reg_2454[3]_i_2_n_0 ;
  wire \reg_2454[4]_i_2_n_0 ;
  wire \reg_2454[5]_i_2_n_0 ;
  wire \reg_2454[6]_i_2_n_0 ;
  wire \reg_2454[7]_i_4_n_0 ;
  wire [4:0]\reg_2454_reg[5] ;
  wire [3:0]\reg_2454_reg[7] ;
  wire [5:0]\reg_2454_reg[7]_0 ;
  wire reg_2462111_out;
  wire reg_246219_out;
  wire \reg_2462[0]_i_2_n_0 ;
  wire \reg_2462[1]_i_2_n_0 ;
  wire \reg_2462[2]_i_2_n_0 ;
  wire \reg_2462[3]_i_2_n_0 ;
  wire \reg_2462[4]_i_2_n_0 ;
  wire \reg_2462[5]_i_2_n_0 ;
  wire \reg_2462[6]_i_2_n_0 ;
  wire \reg_2462[7]_i_5_n_0 ;
  wire [7:0]\reg_2469_reg[7] ;
  wire [7:0]\reg_2478_reg[7] ;
  wire [7:0]\reg_2486_reg[7] ;
  wire [7:0]\reg_2499_reg[7] ;
  wire [7:0]\reg_2505_reg[7] ;
  wire [5:0]\reg_2515_reg[7] ;
  wire \tmp_421_reg_34202_reg[0] ;
  wire \tmp_79_reg_32536_reg[0] ;
  wire \trunc_ln134_210_reg_34197_reg[0] ;
  wire \trunc_ln134_210_reg_34197_reg[5] ;
  wire \trunc_ln134_210_reg_34197_reg[6] ;
  wire \trunc_ln134_214_reg_34219_reg[4] ;
  wire \trunc_ln134_39_reg_32531_reg[6] ;
  wire [3:0]\x_130_reg_34813_reg[5] ;
  wire [3:0]\x_130_reg_34813_reg[5]_0 ;
  wire [7:0]\x_130_reg_34813_reg[7] ;
  wire [7:0]x_assign_100_reg_33867;
  wire [5:0]x_assign_102_reg_33883;
  wire [7:0]x_assign_103_reg_33889;
  wire [5:0]x_assign_112_reg_33743;
  wire [5:0]x_assign_114_reg_33759;
  wire [7:0]x_assign_117_reg_33781;
  wire [3:0]x_assign_121_reg_33937;
  wire [7:0]x_assign_123_reg_33969;
  wire [7:0]x_assign_126_reg_34207;
  wire [5:0]x_assign_127_reg_34213;
  wire [7:0]x_assign_129_reg_34229;
  wire [7:0]x_assign_144_reg_34270;
  wire [7:0]\x_assign_144_reg_34270_reg[7] ;
  wire [7:0]x_assign_150_reg_34479;
  wire [5:0]x_assign_151_reg_34485;
  wire [7:0]x_assign_153_reg_34501;
  wire [7:0]x_assign_160_reg_34394;
  wire [7:0]x_assign_163_reg_34416;
  wire [5:0]x_assign_165_reg_34432;
  wire [7:0]x_assign_16_reg_32483;
  wire [7:0]x_assign_174_reg_34755;
  wire [5:0]x_assign_175_reg_34761;
  wire [7:0]x_assign_177_reg_34777;
  wire [7:0]x_assign_184_reg_34675;
  wire [7:0]x_assign_187_reg_34697;
  wire [5:0]x_assign_189_reg_34713;
  wire [5:0]x_assign_196_reg_35015;
  wire [7:0]x_assign_198_reg_35071;
  wire [7:0]x_assign_201_reg_35093;
  wire [7:0]x_assign_208_reg_34936;
  wire [7:0]x_assign_211_reg_34958;
  wire [5:0]x_assign_213_reg_34974;
  wire [0:0]x_assign_216_reg_35119;
  wire [4:0]x_assign_218_reg_35141;
  wire [5:0]x_assign_21_reg_32451;
  wire [7:0]x_assign_222_reg_35407;
  wire [5:0]x_assign_223_reg_35413;
  wire [7:0]x_assign_234_reg_35283;
  wire [5:0]x_assign_235_reg_35289;
  wire [7:0]x_assign_237_reg_35305;
  wire [4:0]x_assign_240_reg_35455;
  wire [0:0]x_assign_242_reg_35477;
  wire [7:0]x_assign_243_reg_35493;
  wire [7:0]x_assign_246_reg_35743;
  wire [5:0]x_assign_247_reg_35749;
  wire [7:0]x_assign_258_reg_35619;
  wire [5:0]x_assign_259_reg_35625;
  wire [7:0]x_assign_261_reg_35641;
  wire [4:0]x_assign_264_reg_35791;
  wire [0:0]x_assign_266_reg_35813;
  wire [7:0]x_assign_267_reg_35829;
  wire [7:0]x_assign_270_reg_36079;
  wire [5:0]x_assign_271_reg_36085;
  wire [5:0]x_assign_273_reg_36101;
  wire [4:0]x_assign_280_reg_35939;
  wire [6:0]x_assign_282_reg_35955;
  wire [5:0]x_assign_283_reg_35961;
  wire [6:0]x_assign_285_reg_35977;
  wire [4:0]x_assign_288_reg_36127;
  wire [5:0]x_assign_28_reg_32891;
  wire [0:0]x_assign_290_reg_36149;
  wire [3:0]x_assign_291_reg_36165;
  wire [7:0]x_assign_294_reg_36384;
  wire \x_assign_294_reg_36384_reg[0] ;
  wire \x_assign_294_reg_36384_reg[1] ;
  wire \x_assign_294_reg_36384_reg[2] ;
  wire \x_assign_294_reg_36384_reg[5] ;
  wire \x_assign_294_reg_36384_reg[7] ;
  wire [5:0]x_assign_295_reg_36390;
  wire [5:0]x_assign_297_reg_36406;
  wire [7:0]x_assign_30_reg_32903;
  wire [7:0]x_assign_33_reg_32921;
  wire [3:0]x_assign_3_reg_32326;
  wire [7:0]x_assign_40_reg_32767;
  wire [7:0]x_assign_43_reg_32789;
  wire [5:0]x_assign_45_reg_32805;
  wire [0:0]x_assign_48_reg_32939;
  wire [4:0]x_assign_50_reg_32957;
  wire [5:0]x_assign_52_reg_33195;
  wire [7:0]x_assign_54_reg_33211;
  wire [7:0]x_assign_57_reg_33233;
  wire [7:0]x_assign_64_reg_33071;
  wire [7:0]x_assign_67_reg_33093;
  wire [5:0]x_assign_69_reg_33109;
  wire [0:0]x_assign_72_reg_33259;
  wire [4:0]x_assign_74_reg_33281;
  wire [5:0]x_assign_76_reg_33531;
  wire [7:0]x_assign_78_reg_33547;
  wire [7:0]x_assign_81_reg_33569;
  wire [7:0]x_assign_88_reg_33407;
  wire [7:0]x_assign_91_reg_33429;
  wire [5:0]x_assign_93_reg_33445;
  wire [0:0]x_assign_96_reg_33595;
  wire [4:0]x_assign_98_reg_33617;
  wire [6:0]x_assign_9_reg_32295;
  wire [0:0]\xor_ln124_101_reg_33165_reg[5] ;
  wire [7:0]\xor_ln124_101_reg_33165_reg[7] ;
  wire [7:0]\xor_ln124_101_reg_33165_reg[7]_0 ;
  wire [3:0]\xor_ln124_102_reg_33170_reg[7] ;
  wire \xor_ln124_108_reg_33348[1]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[2]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[3]_i_2_n_0 ;
  wire \xor_ln124_108_reg_33348[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_108_reg_33348_reg[2] ;
  wire [3:0]\xor_ln124_108_reg_33348_reg[3] ;
  wire [7:0]\xor_ln124_108_reg_33348_reg[7] ;
  wire [7:0]\xor_ln124_108_reg_33348_reg[7]_0 ;
  wire \xor_ln124_110_reg_33358[0]_i_2_n_0 ;
  wire \xor_ln124_110_reg_33358[3]_i_2_n_0 ;
  wire [2:0]\xor_ln124_110_reg_33358_reg[3] ;
  wire [2:0]\xor_ln124_110_reg_33358_reg[3]_0 ;
  wire [3:0]\xor_ln124_110_reg_33358_reg[6] ;
  wire [7:1]xor_ln124_115_fu_11385_p2;
  wire [5:4]xor_ln124_117_fu_11439_p2;
  wire \xor_ln124_123_reg_33719[3]_i_2_n_0 ;
  wire \xor_ln124_123_reg_33719[4]_i_2_n_0 ;
  wire [1:0]\xor_ln124_123_reg_33719_reg[4] ;
  wire [7:0]\xor_ln124_123_reg_33719_reg[7] ;
  wire \xor_ln124_124_reg_33725[2]_i_2_n_0 ;
  wire \xor_ln124_124_reg_33725_reg[3] ;
  wire \xor_ln124_124_reg_33725_reg[4] ;
  wire [5:0]\xor_ln124_124_reg_33725_reg[7] ;
  wire [0:0]\xor_ln124_125_reg_33731_reg[5] ;
  wire [3:0]\xor_ln124_126_reg_33737_reg[7] ;
  wire [3:0]\xor_ln124_131_reg_33491_reg[3] ;
  wire [2:0]\xor_ln124_131_reg_33491_reg[5] ;
  wire [7:0]\xor_ln124_131_reg_33491_reg[7] ;
  wire [3:0]\xor_ln124_133_reg_33501_reg[5] ;
  wire [3:0]\xor_ln124_133_reg_33501_reg[5]_0 ;
  wire [7:0]\xor_ln124_133_reg_33501_reg[7] ;
  wire [6:0]\xor_ln124_134_reg_33506_reg[7] ;
  wire \xor_ln124_140_reg_33684[1]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[2]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[3]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[4]_i_2_n_0 ;
  wire \xor_ln124_140_reg_33684[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_140_reg_33684_reg[3] ;
  wire [2:0]\xor_ln124_140_reg_33684_reg[3]_0 ;
  wire [3:0]\xor_ln124_140_reg_33684_reg[3]_1 ;
  wire [2:0]\xor_ln124_140_reg_33684_reg[4] ;
  wire \xor_ln124_142_reg_33694[0]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[1]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[4]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[5]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[6]_i_2_n_0 ;
  wire \xor_ln124_142_reg_33694[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_142_reg_33694_reg[5] ;
  wire [3:0]\xor_ln124_142_reg_33694_reg[5]_0 ;
  wire [7:0]\xor_ln124_142_reg_33694_reg[7] ;
  wire [5:3]xor_ln124_147_fu_13657_p2;
  wire [3:3]xor_ln124_149_fu_13711_p2;
  wire [2:0]\xor_ln124_14_reg_32472_reg[7] ;
  wire \xor_ln124_155_reg_34055_reg[3] ;
  wire \xor_ln124_155_reg_34055_reg[4] ;
  wire [2:0]\xor_ln124_155_reg_34055_reg[5] ;
  wire \xor_ln124_155_reg_34055_reg[5]_0 ;
  wire [7:0]\xor_ln124_156_reg_34061_reg[7] ;
  wire [6:0]\xor_ln124_158_reg_34073_reg[7] ;
  wire [3:0]\xor_ln124_163_reg_33827_reg[3] ;
  wire [7:0]\xor_ln124_163_reg_33827_reg[7] ;
  wire [7:0]\xor_ln124_163_reg_33827_reg[7]_0 ;
  wire [7:0]\xor_ln124_165_reg_33837_reg[7] ;
  wire \xor_ln124_172_reg_34020[0]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[1]_i_2_n_0 ;
  wire \xor_ln124_172_reg_34020[2]_i_2_n_0 ;
  wire [0:0]\xor_ln124_173_reg_34025_reg[5] ;
  wire \xor_ln124_174_reg_34030[1]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[2]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[3]_i_2_n_0 ;
  wire \xor_ln124_174_reg_34030[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_174_reg_34030_reg[3] ;
  wire [5:0]\xor_ln124_174_reg_34030_reg[7] ;
  wire [6:2]xor_ln124_179_fu_15698_p2;
  wire [4:2]xor_ln124_181_fu_15752_p2;
  wire [3:0]\xor_ln124_187_reg_34330_reg[5] ;
  wire [7:0]\xor_ln124_188_reg_34336_reg[7] ;
  wire [0:0]\xor_ln124_189_reg_34342_reg[5] ;
  wire [7:0]\xor_ln124_189_reg_34342_reg[7] ;
  wire \xor_ln124_190_reg_34348[3]_i_2_n_0 ;
  wire \xor_ln124_190_reg_34348[4]_i_2_n_0 ;
  wire [6:0]\xor_ln124_190_reg_34348_reg[7] ;
  wire [1:0]\xor_ln124_197_reg_34174_reg[4] ;
  wire [6:0]\xor_ln124_198_reg_34180_reg[7] ;
  wire \xor_ln124_19_reg_32514_reg[5] ;
  wire \xor_ln124_204_reg_34312[2]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[3]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312[4]_i_2_n_0 ;
  wire \xor_ln124_204_reg_34312_reg[0] ;
  wire \xor_ln124_204_reg_34312_reg[1] ;
  wire \xor_ln124_204_reg_34312_reg[2] ;
  wire \xor_ln124_204_reg_34312_reg[3] ;
  wire [2:0]\xor_ln124_204_reg_34312_reg[4] ;
  wire \xor_ln124_204_reg_34312_reg[4]_0 ;
  wire \xor_ln124_204_reg_34312_reg[5] ;
  wire \xor_ln124_204_reg_34312_reg[5]_0 ;
  wire \xor_ln124_204_reg_34312_reg[6] ;
  wire \xor_ln124_204_reg_34312_reg[7] ;
  wire \xor_ln124_205_reg_34318[0]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[1]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[6]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318[7]_i_2_n_0 ;
  wire \xor_ln124_205_reg_34318_reg[2] ;
  wire [0:0]\xor_ln124_205_reg_34318_reg[2]_0 ;
  wire [1:0]\xor_ln124_205_reg_34318_reg[3] ;
  wire \xor_ln124_205_reg_34318_reg[3]_0 ;
  wire \xor_ln124_205_reg_34318_reg[3]_1 ;
  wire \xor_ln124_205_reg_34318_reg[4] ;
  wire \xor_ln124_205_reg_34318_reg[4]_0 ;
  wire [0:0]\xor_ln124_205_reg_34318_reg[5] ;
  wire \xor_ln124_205_reg_34318_reg[5]_0 ;
  wire \xor_ln124_205_reg_34318_reg[5]_1 ;
  wire [7:0]\xor_ln124_205_reg_34318_reg[7] ;
  wire \xor_ln124_206_reg_34324[0]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34324[1]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34324[2]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34324[2]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34324[3]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34324[4]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34324[5]_i_3_n_0 ;
  wire \xor_ln124_206_reg_34324[6]_i_2_n_0 ;
  wire \xor_ln124_206_reg_34324[7]_i_2_n_0 ;
  wire [0:0]\xor_ln124_206_reg_34324_reg[2] ;
  wire \xor_ln124_206_reg_34324_reg[3] ;
  wire [2:0]\xor_ln124_206_reg_34324_reg[4] ;
  wire \xor_ln124_206_reg_34324_reg[4]_0 ;
  wire \xor_ln124_206_reg_34324_reg[5] ;
  wire [4:0]\xor_ln124_206_reg_34324_reg[7] ;
  wire \xor_ln124_20_reg_32556_reg[5] ;
  wire [7:1]xor_ln124_211_fu_17902_p2;
  wire [7:1]xor_ln124_213_fu_17955_p2;
  wire [7:0]\xor_ln124_219_reg_34611_reg[7] ;
  wire \xor_ln124_220_reg_34617[2]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34617[3]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34617[4]_i_2_n_0 ;
  wire \xor_ln124_220_reg_34617[4]_i_3_n_0 ;
  wire [7:0]\xor_ln124_220_reg_34617_reg[7] ;
  wire \xor_ln124_222_reg_34629[2]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34629[3]_i_2_n_0 ;
  wire \xor_ln124_222_reg_34629[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_222_reg_34629_reg[1] ;
  wire [6:0]\xor_ln124_222_reg_34629_reg[7] ;
  wire [3:0]\xor_ln124_227_reg_34527_reg[3] ;
  wire \xor_ln124_227_reg_34527_reg[5] ;
  wire [7:0]\xor_ln124_227_reg_34527_reg[7] ;
  wire [1:0]\xor_ln124_229_reg_34537_reg[4] ;
  wire [3:0]\xor_ln124_229_reg_34537_reg[5] ;
  wire [3:0]\xor_ln124_229_reg_34537_reg[5]_0 ;
  wire [7:0]\xor_ln124_229_reg_34537_reg[7] ;
  wire \xor_ln124_235_reg_34587[3]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[4]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587_reg[3] ;
  wire \xor_ln124_235_reg_34587_reg[4] ;
  wire \xor_ln124_236_reg_34593[2]_i_3_n_0 ;
  wire \xor_ln124_236_reg_34593[5]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34593[5]_i_3_n_0 ;
  wire \xor_ln124_236_reg_34593_reg[0] ;
  wire \xor_ln124_236_reg_34593_reg[1] ;
  wire \xor_ln124_236_reg_34593_reg[2] ;
  wire [3:0]\xor_ln124_236_reg_34593_reg[4] ;
  wire [7:0]\xor_ln124_236_reg_34593_reg[5] ;
  wire [3:0]\xor_ln124_236_reg_34593_reg[5]_0 ;
  wire [2:0]\xor_ln124_236_reg_34593_reg[5]_1 ;
  wire \xor_ln124_236_reg_34593_reg[6] ;
  wire [5:0]\xor_ln124_236_reg_34593_reg[7] ;
  wire [4:0]\xor_ln124_236_reg_34593_reg[7]_0 ;
  wire \xor_ln124_236_reg_34593_reg[7]_1 ;
  wire \xor_ln124_237_reg_34599[5]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605[0]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605[1]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605[3]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34605[4]_i_3_n_0 ;
  wire \xor_ln124_238_reg_34605[6]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_238_reg_34605_reg[3] ;
  wire \xor_ln124_238_reg_34605_reg[3]_0 ;
  wire \xor_ln124_238_reg_34605_reg[4] ;
  wire [3:0]\xor_ln124_238_reg_34605_reg[7] ;
  wire [3:0]\xor_ln124_238_reg_34605_reg[7]_0 ;
  wire [6:1]xor_ln124_243_fu_20179_p2;
  wire [5:0]xor_ln124_245_fu_20233_p2;
  wire [0:0]\xor_ln124_251_reg_34887_reg[5] ;
  wire \xor_ln124_252_reg_34893[5]_i_2_n_0 ;
  wire [4:0]\xor_ln124_252_reg_34893_reg[7] ;
  wire \xor_ln124_253_reg_34899[3]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34899[3]_i_3_n_0 ;
  wire \xor_ln124_253_reg_34899[4]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34899[4]_i_3_n_0 ;
  wire \xor_ln124_253_reg_34899[4]_i_4_n_0 ;
  wire [1:0]\xor_ln124_253_reg_34899_reg[4] ;
  wire \xor_ln124_254_reg_34905[3]_i_2_n_0 ;
  wire \xor_ln124_254_reg_34905[4]_i_2_n_0 ;
  wire [6:0]\xor_ln124_254_reg_34905_reg[7] ;
  wire [3:0]\xor_ln124_259_reg_34803_reg[3] ;
  wire [7:0]\xor_ln124_259_reg_34803_reg[7] ;
  wire [3:0]\xor_ln124_262_reg_34818_reg[7] ;
  wire \xor_ln124_266_reg_34863[3]_i_2_n_0 ;
  wire \xor_ln124_266_reg_34863[4]_i_2_n_0 ;
  wire \xor_ln124_266_reg_34863_reg[0] ;
  wire \xor_ln124_266_reg_34863_reg[1] ;
  wire \xor_ln124_266_reg_34863_reg[3] ;
  wire \xor_ln124_266_reg_34863_reg[4] ;
  wire \xor_ln124_266_reg_34863_reg[6] ;
  wire [7:0]\xor_ln124_266_reg_34863_reg[7] ;
  wire \xor_ln124_266_reg_34863_reg[7]_0 ;
  wire \xor_ln124_267_reg_34869[2]_i_3_n_0 ;
  wire \xor_ln124_267_reg_34869[5]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34869[5]_i_3_n_0 ;
  wire \xor_ln124_267_reg_34869_reg[0] ;
  wire \xor_ln124_267_reg_34869_reg[1] ;
  wire \xor_ln124_267_reg_34869_reg[2] ;
  wire [3:0]\xor_ln124_267_reg_34869_reg[5] ;
  wire [2:0]\xor_ln124_267_reg_34869_reg[5]_0 ;
  wire \xor_ln124_267_reg_34869_reg[6] ;
  wire [7:0]\xor_ln124_267_reg_34869_reg[7] ;
  wire \xor_ln124_267_reg_34869_reg[7]_0 ;
  wire \xor_ln124_268_reg_34875[5]_i_2_n_0 ;
  wire [3:0]\xor_ln124_268_reg_34875_reg[3] ;
  wire \xor_ln124_268_reg_34875_reg[5] ;
  wire \xor_ln124_269_reg_34881[0]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881[1]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881[3]_i_3_n_0 ;
  wire \xor_ln124_269_reg_34881[4]_i_3_n_0 ;
  wire \xor_ln124_269_reg_34881[6]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881[7]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881_reg[3] ;
  wire \xor_ln124_269_reg_34881_reg[4] ;
  wire [7:0]\xor_ln124_269_reg_34881_reg[7] ;
  wire [7:0]xor_ln124_274_fu_22767_p2;
  wire [7:0]xor_ln124_276_fu_22821_p2;
  wire [3:0]\xor_ln124_282_reg_35243_reg[5] ;
  wire \xor_ln124_283_reg_35249[2]_i_2_n_0 ;
  wire \xor_ln124_283_reg_35249_reg[3] ;
  wire \xor_ln124_283_reg_35249_reg[4] ;
  wire [5:0]\xor_ln124_283_reg_35249_reg[7] ;
  wire [7:0]\xor_ln124_285_reg_35261_reg[1] ;
  wire [3:0]\xor_ln124_285_reg_35261_reg[7] ;
  wire [3:0]\xor_ln124_290_reg_35031_reg[3] ;
  wire [7:0]\xor_ln124_290_reg_35031_reg[7] ;
  wire [4:0]\xor_ln124_291_reg_35036_reg[7] ;
  wire [3:0]\xor_ln124_292_reg_35041_reg[5] ;
  wire [3:0]\xor_ln124_292_reg_35041_reg[5]_0 ;
  wire [7:0]\xor_ln124_292_reg_35041_reg[7] ;
  wire \xor_ln124_299_reg_35208[1]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[2]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[3]_i_2_n_0 ;
  wire \xor_ln124_299_reg_35208[4]_i_2_n_0 ;
  wire [3:0]\xor_ln124_299_reg_35208_reg[3] ;
  wire [2:0]\xor_ln124_299_reg_35208_reg[4] ;
  wire [7:0]\xor_ln124_29_reg_32755_reg[7] ;
  wire \xor_ln124_301_reg_35218[0]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[1]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[2]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[3]_i_2_n_0 ;
  wire \xor_ln124_301_reg_35218[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_301_reg_35218_reg[3] ;
  wire [2:0]\xor_ln124_301_reg_35218_reg[3]_0 ;
  wire [3:0]\xor_ln124_301_reg_35218_reg[5] ;
  wire [3:0]\xor_ln124_301_reg_35218_reg[5]_0 ;
  wire [6:0]xor_ln124_306_fu_25039_p2;
  wire [5:3]xor_ln124_308_fu_25093_p2;
  wire [0:0]\xor_ln124_314_reg_35579_reg[5] ;
  wire [7:0]\xor_ln124_314_reg_35579_reg[7] ;
  wire \xor_ln124_315_reg_35585_reg[2] ;
  wire [4:0]\xor_ln124_315_reg_35585_reg[7] ;
  wire [7:0]\xor_ln124_316_reg_35591_reg[7] ;
  wire \xor_ln124_317_reg_35597[2]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35597[3]_i_2_n_0 ;
  wire \xor_ln124_317_reg_35597[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_317_reg_35597_reg[7] ;
  wire [7:0]\xor_ln124_322_reg_35351_reg[7] ;
  wire [3:0]\xor_ln124_324_reg_35361_reg[3] ;
  wire [7:0]\xor_ln124_324_reg_35361_reg[7] ;
  wire [6:0]\xor_ln124_325_reg_35366_reg[7] ;
  wire \xor_ln124_331_reg_35544[1]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[6]_i_2_n_0 ;
  wire \xor_ln124_331_reg_35544[7]_i_2_n_0 ;
  wire [5:0]\xor_ln124_331_reg_35544_reg[7] ;
  wire [7:0]\xor_ln124_331_reg_35544_reg[7]_0 ;
  wire [7:0]\xor_ln124_331_reg_35544_reg[7]_1 ;
  wire \xor_ln124_333_reg_35554[0]_i_2_n_0 ;
  wire \xor_ln124_333_reg_35554[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_333_reg_35554_reg[4] ;
  wire [2:0]\xor_ln124_333_reg_35554_reg[4]_0 ;
  wire [2:0]xor_ln124_338_fu_27311_p2;
  wire [5:0]xor_ln124_340_fu_27365_p2;
  wire \xor_ln124_346_reg_35915_reg[5] ;
  wire [7:0]\xor_ln124_346_reg_35915_reg[7] ;
  wire \xor_ln124_347_reg_35921[2]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35921[2]_i_3_n_0 ;
  wire \xor_ln124_347_reg_35921[3]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35921[3]_i_3_n_0 ;
  wire \xor_ln124_347_reg_35921[4]_i_2_n_0 ;
  wire \xor_ln124_347_reg_35921[4]_i_3_n_0 ;
  wire [7:0]\xor_ln124_347_reg_35921_reg[7] ;
  wire \xor_ln124_349_reg_35933[2]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35933[3]_i_2_n_0 ;
  wire \xor_ln124_349_reg_35933[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_349_reg_35933_reg[1] ;
  wire [7:0]\xor_ln124_349_reg_35933_reg[7] ;
  wire [6:0]\xor_ln124_349_reg_35933_reg[7]_0 ;
  wire [7:0]\xor_ln124_354_reg_35687_reg[7] ;
  wire [7:0]\xor_ln124_354_reg_35687_reg[7]_0 ;
  wire [3:0]\xor_ln124_356_reg_35697_reg[3] ;
  wire [7:0]\xor_ln124_356_reg_35697_reg[7] ;
  wire [6:0]\xor_ln124_357_reg_35702_reg[7] ;
  wire [3:0]\xor_ln124_35_reg_32626_reg[3] ;
  wire [1:0]\xor_ln124_35_reg_32626_reg[4] ;
  wire [7:0]\xor_ln124_35_reg_32626_reg[7] ;
  wire [7:0]\xor_ln124_35_reg_32626_reg[7]_0 ;
  wire \xor_ln124_363_reg_35880[0]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[3]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[4]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[5]_i_2_n_0 ;
  wire \xor_ln124_363_reg_35880[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_363_reg_35880_reg[3] ;
  wire [7:0]\xor_ln124_363_reg_35880_reg[7] ;
  wire \xor_ln124_365_reg_35890[2]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[5]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[6]_i_2_n_0 ;
  wire \xor_ln124_365_reg_35890[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_365_reg_35890_reg[5] ;
  wire [7:0]\xor_ln124_365_reg_35890_reg[7] ;
  wire [7:0]\xor_ln124_365_reg_35890_reg[7]_0 ;
  wire \xor_ln124_36_reg_32582_reg[2] ;
  wire \xor_ln124_36_reg_32582_reg[3] ;
  wire [3:0]\xor_ln124_36_reg_32582_reg[3]_0 ;
  wire \xor_ln124_36_reg_32582_reg[4] ;
  wire [6:0]\xor_ln124_36_reg_32582_reg[7] ;
  wire [7:0]\xor_ln124_36_reg_32582_reg[7]_0 ;
  wire [7:0]\xor_ln124_36_reg_32582_reg[7]_1 ;
  wire [6:2]xor_ln124_372_fu_29637_p2;
  wire [0:0]\xor_ln124_378_reg_36246_reg[5] ;
  wire [7:0]\xor_ln124_379_reg_36252_reg[7] ;
  wire [0:0]\xor_ln124_37_reg_32631_reg[5] ;
  wire [3:0]\xor_ln124_37_reg_32631_reg[5]_0 ;
  wire [7:0]\xor_ln124_37_reg_32631_reg[7] ;
  wire [7:0]\xor_ln124_37_reg_32631_reg[7]_0 ;
  wire [6:0]\xor_ln124_381_reg_36264_reg[7] ;
  wire [7:0]\xor_ln124_386_reg_36023_reg[7] ;
  wire [7:0]\xor_ln124_388_reg_36033_reg[7] ;
  wire [7:0]\xor_ln124_388_reg_36033_reg[7]_0 ;
  wire [3:0]\xor_ln124_38_reg_32588_reg[7] ;
  wire [7:0]\xor_ln124_38_reg_32588_reg[7]_0 ;
  wire \xor_ln124_395_reg_36211[1]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[2]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[3]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[4]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[5]_i_2_n_0 ;
  wire \xor_ln124_395_reg_36211[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_395_reg_36211_reg[3] ;
  wire [3:0]\xor_ln124_395_reg_36211_reg[5] ;
  wire [7:0]\xor_ln124_395_reg_36211_reg[7] ;
  wire \xor_ln124_397_reg_36221[0]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[1]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[2]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[3]_i_2_n_0 ;
  wire \xor_ln124_397_reg_36221[5]_i_2_n_0 ;
  wire [3:0]\xor_ln124_397_reg_36221_reg[3] ;
  wire [2:0]xor_ln124_402_fu_31528_p2;
  wire [3:0]\xor_ln124_404_reg_36437_reg[3] ;
  wire [7:0]\xor_ln124_404_reg_36437_reg[7] ;
  wire [7:0]\xor_ln124_404_reg_36437_reg[7]_0 ;
  wire [0:0]\xor_ln124_422_reg_36467_reg[3] ;
  wire \xor_ln124_423_reg_36472[2]_i_2_n_0 ;
  wire [4:0]\xor_ln124_423_reg_36472_reg[7] ;
  wire [7:0]\xor_ln124_424_reg_36477_reg[2] ;
  wire \xor_ln124_424_reg_36477_reg[2]_0 ;
  wire \xor_ln124_424_reg_36477_reg[3] ;
  wire \xor_ln124_424_reg_36477_reg[5] ;
  wire \xor_ln124_425_reg_36482[2]_i_2_n_0 ;
  wire \xor_ln124_425_reg_36482[3]_i_2_n_0 ;
  wire \xor_ln124_425_reg_36482_reg[5] ;
  wire [6:0]\xor_ln124_425_reg_36482_reg[7] ;
  wire [3:0]\xor_ln124_42_reg_32403_reg[3] ;
  wire [3:0]\xor_ln124_42_reg_32403_reg[5] ;
  wire [0:0]\xor_ln124_43_reg_32678_reg[5] ;
  wire \xor_ln124_44_reg_32684[2]_i_2_n_0 ;
  wire \xor_ln124_44_reg_32684[3]_i_2_n_0 ;
  wire \xor_ln124_44_reg_32684[4]_i_2_n_0 ;
  wire [3:0]\xor_ln124_44_reg_32684_reg[7] ;
  wire [7:0]\xor_ln124_44_reg_32684_reg[7]_0 ;
  wire \xor_ln124_46_reg_32696[0]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32696[1]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32696[2]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32696[6]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32696[7]_i_2_n_0 ;
  wire \xor_ln124_46_reg_32696_reg[2] ;
  wire [1:0]\xor_ln124_46_reg_32696_reg[3] ;
  wire [3:0]\xor_ln124_46_reg_32696_reg[7] ;
  wire [7:0]\xor_ln124_46_reg_32696_reg[7]_0 ;
  wire [7:0]xor_ln124_51_fu_6879_p2;
  wire [7:0]xor_ln124_53_fu_6929_p2;
  wire [1:0]\xor_ln124_59_reg_33047_reg[4] ;
  wire [6:0]\xor_ln124_60_reg_33053_reg[7] ;
  wire [0:0]\xor_ln124_61_reg_33059_reg[5] ;
  wire [7:0]\xor_ln124_61_reg_33059_reg[7] ;
  wire [3:0]\xor_ln124_62_reg_33065_reg[7] ;
  wire [3:0]\xor_ln124_67_reg_32851_reg[3] ;
  wire [1:0]\xor_ln124_67_reg_32851_reg[4] ;
  wire [3:0]\xor_ln124_67_reg_32851_reg[5] ;
  wire [3:0]\xor_ln124_67_reg_32851_reg[5]_0 ;
  wire [7:0]\xor_ln124_67_reg_32851_reg[7] ;
  wire [6:0]\xor_ln124_68_reg_32856_reg[7] ;
  wire [0:0]\xor_ln124_69_reg_32861_reg[5] ;
  wire [7:0]\xor_ln124_69_reg_32861_reg[7] ;
  wire [3:0]\xor_ln124_70_reg_32866_reg[7] ;
  wire \xor_ln124_76_reg_33012[1]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[3]_i_2_n_0 ;
  wire \xor_ln124_76_reg_33012[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_76_reg_33012_reg[3] ;
  wire [2:0]\xor_ln124_76_reg_33012_reg[3]_0 ;
  wire [3:0]\xor_ln124_76_reg_33012_reg[3]_1 ;
  wire [4:0]\xor_ln124_76_reg_33012_reg[6] ;
  wire \xor_ln124_78_reg_33022[2]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[4]_i_2_n_0 ;
  wire \xor_ln124_78_reg_33022[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_78_reg_33022_reg[7] ;
  wire [7:0]xor_ln124_83_fu_9113_p2;
  wire [7:0]xor_ln124_85_fu_9167_p2;
  wire \xor_ln124_91_reg_33383_reg[3] ;
  wire [0:0]\xor_ln124_91_reg_33383_reg[3]_0 ;
  wire [1:0]\xor_ln124_91_reg_33383_reg[4] ;
  wire \xor_ln124_91_reg_33383_reg[4]_0 ;
  wire \xor_ln124_91_reg_33383_reg[4]_1 ;
  wire \xor_ln124_92_reg_33389[2]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33389[2]_i_4_n_0 ;
  wire \xor_ln124_92_reg_33389[3]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33389[3]_i_3_n_0 ;
  wire \xor_ln124_92_reg_33389[4]_i_2_n_0 ;
  wire \xor_ln124_92_reg_33389[4]_i_4_n_0 ;
  wire \xor_ln124_92_reg_33389_reg[2] ;
  wire \xor_ln124_92_reg_33389_reg[4] ;
  wire [6:0]\xor_ln124_92_reg_33389_reg[7] ;
  wire [0:0]\xor_ln124_93_reg_33395_reg[5] ;
  wire [7:0]\xor_ln124_93_reg_33395_reg[7] ;
  wire [3:0]\xor_ln124_94_reg_33401_reg[7] ;
  wire [3:0]\xor_ln124_99_reg_33155_reg[3] ;
  wire [1:0]\xor_ln124_99_reg_33155_reg[4] ;
  wire [3:0]\xor_ln124_99_reg_33155_reg[5] ;
  wire [3:0]\xor_ln124_99_reg_33155_reg[5]_0 ;
  wire [7:0]\xor_ln124_99_reg_33155_reg[7] ;
  wire [7:0]\xor_ln124_99_reg_33155_reg[7]_0 ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q5_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q5_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q5_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q6_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q6_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q6_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q6_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_21
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(q0_reg_48[2]),
        .O(pt_address0130_out));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_0_0_i_22
       (.I0(x_assign_294_reg_36384[0]),
        .I1(x_assign_295_reg_36390[0]),
        .I2(mem_reg_0_3_0_0_i_41_n_0),
        .I3(mem_reg_0_3_7_7_i_2[0]),
        .I4(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I5(pt_address0130_out),
        .O(\x_assign_294_reg_36384_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_23
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(q0_reg_48[0]),
        .O(pt_address0128_out));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_32
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[14]),
        .O(pt_ce011));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_0_0_i_41
       (.I0(x_assign_295_reg_36390[4]),
        .I1(or_ln134_195_fu_31483_p3[0]),
        .O(mem_reg_0_3_0_0_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_1_1_i_10
       (.I0(x_assign_295_reg_36390[5]),
        .I1(or_ln134_195_fu_31483_p3[1]),
        .O(mem_reg_0_3_1_1_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_1_1_i_6
       (.I0(x_assign_294_reg_36384[1]),
        .I1(x_assign_295_reg_36390[1]),
        .I2(mem_reg_0_3_1_1_i_10_n_0),
        .I3(mem_reg_0_3_7_7_i_2[1]),
        .I4(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I5(pt_address0130_out),
        .O(\x_assign_294_reg_36384_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_2_2_i_10
       (.I0(or_ln134_196_fu_31489_p3[0]),
        .I1(or_ln134_195_fu_31483_p3[2]),
        .O(mem_reg_0_3_2_2_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_2_2_i_6
       (.I0(x_assign_294_reg_36384[2]),
        .I1(x_assign_295_reg_36390[2]),
        .I2(mem_reg_0_3_2_2_i_10_n_0),
        .I3(mem_reg_0_3_7_7_i_2[2]),
        .I4(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I5(pt_address0130_out),
        .O(\x_assign_294_reg_36384_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_3_3_i_6
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(mem_reg_0_3_7_7_i_2[3]),
        .I2(or_ln134_196_fu_31489_p3[1]),
        .I3(or_ln134_195_fu_31483_p3[3]),
        .I4(x_assign_295_reg_36390[3]),
        .I5(x_assign_294_reg_36384[3]),
        .O(xor_ln124_402_fu_31528_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_4_4_i_6
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(mem_reg_0_3_7_7_i_2[4]),
        .I2(or_ln134_196_fu_31489_p3[2]),
        .I3(or_ln134_195_fu_31483_p3[4]),
        .I4(or_ln134_196_fu_31489_p3[4]),
        .I5(x_assign_294_reg_36384[4]),
        .O(xor_ln124_402_fu_31528_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_5_5_i_10
       (.I0(or_ln134_196_fu_31489_p3[3]),
        .I1(or_ln134_195_fu_31483_p3[5]),
        .O(mem_reg_0_3_5_5_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_5_5_i_6
       (.I0(x_assign_294_reg_36384[5]),
        .I1(or_ln134_196_fu_31489_p3[5]),
        .I2(mem_reg_0_3_5_5_i_10_n_0),
        .I3(mem_reg_0_3_7_7_i_2[5]),
        .I4(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I5(pt_address0130_out),
        .O(\x_assign_294_reg_36384_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_6_6_i_6
       (.I0(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I1(mem_reg_0_3_7_7_i_2[6]),
        .I2(or_ln134_196_fu_31489_p3[4]),
        .I3(or_ln134_195_fu_31483_p3[6]),
        .I4(x_assign_295_reg_36390[4]),
        .I5(x_assign_294_reg_36384[6]),
        .O(xor_ln124_402_fu_31528_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_3_7_7_i_10
       (.I0(or_ln134_196_fu_31489_p3[5]),
        .I1(or_ln134_195_fu_31483_p3[7]),
        .O(mem_reg_0_3_7_7_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    mem_reg_0_3_7_7_i_6
       (.I0(x_assign_294_reg_36384[7]),
        .I1(x_assign_295_reg_36390[5]),
        .I2(mem_reg_0_3_7_7_i_10_n_0),
        .I3(mem_reg_0_3_7_7_i_2[7]),
        .I4(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I5(pt_address0130_out),
        .O(\x_assign_294_reg_36384_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_31_reg_32951[5]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q2_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_33_reg_32975[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q2_reg_12));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3_n_0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6_n_0,q0_reg_i_7_n_0,q0_reg_i_8_n_0,q0_reg_i_9_n_0,q0_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_11_n_0,q0_reg_i_12__0_n_0,q0_reg_i_13_n_0,q0_reg_i_14_n_0,q0_reg_i_15_n_0,q0_reg_i_16__0_n_0,q0_reg_i_17_n_0,q0_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_10
       (.I0(q0_reg_i_51_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_52__0_n_0),
        .I3(q0_reg_i_53_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_54_n_0),
        .O(q0_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_100
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[15]),
        .O(clefia_s0_address0119_out));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_102
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[10]),
        .O(clefia_s0_address0123_out));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_103
       (.I0(q0_reg_i_26_0[7]),
        .I1(\reg_2499_reg[7] [7]),
        .I2(q0_reg_i_190_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_104
       (.I0(\reg_2454_reg[7] [3]),
        .I1(q0_reg_i_191_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [7]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_105
       (.I0(q0_reg_i_21__0_1[6]),
        .I1(q0_reg_i_21__0_0[6]),
        .I2(or_ln134_99_fu_17857_p3[6]),
        .I3(or_ln134_100_fu_17863_p3[4]),
        .I4(or_ln134_99_fu_17857_p3[0]),
        .I5(x_assign_153_reg_34501[6]),
        .O(xor_ln124_213_fu_17955_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_106
       (.I0(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [6]),
        .I2(or_ln134_83_fu_15653_p3[6]),
        .I3(or_ln134_84_fu_15659_p3[4]),
        .I4(x_assign_129_reg_34229[6]),
        .I5(or_ln134_83_fu_15653_p3[0]),
        .O(q0_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_107
       (.I0(q0_reg_i_55_1[6]),
        .I1(q0_reg_i_24__0_0[6]),
        .I2(or_ln134_115_fu_20134_p3[6]),
        .I3(or_ln134_116_fu_20140_p3[4]),
        .I4(x_assign_177_reg_34777[6]),
        .I5(or_ln134_115_fu_20134_p3[0]),
        .O(q0_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_108
       (.I0(q0_reg_i_26_0[6]),
        .I1(\reg_2499_reg[7] [6]),
        .I2(q0_reg_i_192_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_109
       (.I0(\reg_2454_reg[7] [2]),
        .I1(q0_reg_i_193_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [6]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_11
       (.I0(q0_reg_i_55_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_57__0_n_0),
        .I3(q0_reg_i_58_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_59_n_0),
        .O(q0_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_110
       (.I0(q0_reg_i_21__0_1[5]),
        .I1(q0_reg_i_21__0_0[5]),
        .I2(or_ln134_99_fu_17857_p3[5]),
        .I3(or_ln134_100_fu_17863_p3[3]),
        .I4(or_ln134_99_fu_17857_p3[7]),
        .I5(x_assign_153_reg_34501[5]),
        .O(xor_ln124_213_fu_17955_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_111
       (.I0(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [5]),
        .I2(or_ln134_83_fu_15653_p3[5]),
        .I3(or_ln134_84_fu_15659_p3[3]),
        .I4(x_assign_129_reg_34229[5]),
        .I5(or_ln134_83_fu_15653_p3[7]),
        .O(q0_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_112
       (.I0(or_ln134_69_fu_13624_p3[7]),
        .I1(x_assign_123_reg_33969[4]),
        .I2(or_ln134_79_fu_13788_p3[5]),
        .I3(q0_reg_i_194_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I5(x_assign_123_reg_33969[5]),
        .O(q0_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_113
       (.I0(q0_reg_i_55_1[5]),
        .I1(q0_reg_i_24__0_0[5]),
        .I2(or_ln134_115_fu_20134_p3[5]),
        .I3(or_ln134_116_fu_20140_p3[3]),
        .I4(x_assign_177_reg_34777[5]),
        .I5(or_ln134_115_fu_20134_p3[7]),
        .O(xor_ln124_245_fu_20233_p2[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_114
       (.I0(q0_reg_i_26_0[5]),
        .I1(\reg_2499_reg[7] [5]),
        .I2(\reg_2454_reg[5] [4]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_115
       (.I0(\reg_2454_reg[7] [1]),
        .I1(q0_reg_i_195_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [5]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_116
       (.I0(q0_reg_i_21__0_1[4]),
        .I1(q0_reg_i_21__0_0[4]),
        .I2(or_ln134_99_fu_17857_p3[4]),
        .I3(or_ln134_100_fu_17863_p3[2]),
        .I4(or_ln134_99_fu_17857_p3[6]),
        .I5(x_assign_153_reg_34501[4]),
        .O(xor_ln124_213_fu_17955_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_117
       (.I0(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [4]),
        .I2(or_ln134_83_fu_15653_p3[4]),
        .I3(or_ln134_84_fu_15659_p3[2]),
        .I4(x_assign_129_reg_34229[4]),
        .I5(or_ln134_83_fu_15653_p3[6]),
        .O(xor_ln124_181_fu_15752_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_118
       (.I0(or_ln134_69_fu_13624_p3[6]),
        .I1(q0_reg_i_36__0_0[2]),
        .I2(or_ln134_79_fu_13788_p3[4]),
        .I3(q0_reg_i_196_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I5(x_assign_123_reg_33969[4]),
        .O(q0_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_119
       (.I0(q0_reg_i_55_1[4]),
        .I1(q0_reg_i_24__0_0[4]),
        .I2(or_ln134_115_fu_20134_p3[4]),
        .I3(or_ln134_116_fu_20140_p3[2]),
        .I4(x_assign_177_reg_34777[4]),
        .I5(or_ln134_115_fu_20134_p3[6]),
        .O(q0_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_120
       (.I0(q0_reg_i_26_0[4]),
        .I1(\reg_2499_reg[7] [4]),
        .I2(q0_reg_i_197_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_121
       (.I0(q0_reg_i_198_n_0),
        .I1(\reg_2446_reg[4] [1]),
        .I2(\xor_ln124_316_reg_35591_reg[7] [4]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_122
       (.I0(q0_reg_i_21__0_1[3]),
        .I1(q0_reg_i_21__0_0[3]),
        .I2(or_ln134_99_fu_17857_p3[3]),
        .I3(or_ln134_100_fu_17863_p3[1]),
        .I4(\xor_ln124_238_reg_34605_reg[3] [3]),
        .I5(x_assign_153_reg_34501[3]),
        .O(q0_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_123
       (.I0(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [3]),
        .I2(or_ln134_83_fu_15653_p3[3]),
        .I3(or_ln134_84_fu_15659_p3[1]),
        .I4(x_assign_129_reg_34229[3]),
        .I5(q0_reg_i_40__0_0[3]),
        .O(q0_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_124
       (.I0(q0_reg_i_55_1[3]),
        .I1(q0_reg_i_24__0_0[3]),
        .I2(or_ln134_115_fu_20134_p3[3]),
        .I3(or_ln134_116_fu_20140_p3[1]),
        .I4(x_assign_177_reg_34777[3]),
        .I5(\xor_ln124_268_reg_34875_reg[3] [3]),
        .O(xor_ln124_245_fu_20233_p2[3]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_125
       (.I0(q0_reg_i_26_0[3]),
        .I1(\reg_2499_reg[7] [3]),
        .I2(\reg_2454_reg[5] [3]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_126
       (.I0(q0_reg_i_199_n_0),
        .I1(q0_reg_i_200_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [3]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_127
       (.I0(q0_reg_i_21__0_1[2]),
        .I1(q0_reg_i_21__0_0[2]),
        .I2(or_ln134_99_fu_17857_p3[2]),
        .I3(or_ln134_100_fu_17863_p3[0]),
        .I4(\xor_ln124_238_reg_34605_reg[3] [2]),
        .I5(x_assign_153_reg_34501[2]),
        .O(q0_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_128
       (.I0(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [2]),
        .I2(or_ln134_83_fu_15653_p3[2]),
        .I3(or_ln134_84_fu_15659_p3[0]),
        .I4(x_assign_129_reg_34229[2]),
        .I5(q0_reg_i_40__0_0[2]),
        .O(xor_ln124_181_fu_15752_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_129
       (.I0(q0_reg_i_55_1[2]),
        .I1(q0_reg_i_24__0_0[2]),
        .I2(or_ln134_115_fu_20134_p3[2]),
        .I3(or_ln134_116_fu_20140_p3[0]),
        .I4(x_assign_177_reg_34777[2]),
        .I5(\xor_ln124_268_reg_34875_reg[3] [2]),
        .O(q0_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_12__0
       (.I0(q0_reg_i_60_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_61__0_n_0),
        .I3(q0_reg_i_62_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_63_n_0),
        .O(q0_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_13
       (.I0(q0_reg_i_64__0_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_65__0_n_0),
        .I3(q0_reg_i_66_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_67_n_0),
        .O(q0_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_130
       (.I0(q0_reg_i_26_0[2]),
        .I1(\reg_2499_reg[7] [2]),
        .I2(\reg_2454_reg[5] [2]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_131
       (.I0(\reg_2454_reg[7] [0]),
        .I1(q0_reg_i_201_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [2]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_132
       (.I0(q0_reg_i_21__0_1[1]),
        .I1(q0_reg_i_21__0_0[1]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(x_assign_151_reg_34485[5]),
        .I4(\xor_ln124_238_reg_34605_reg[3] [1]),
        .I5(x_assign_153_reg_34501[1]),
        .O(xor_ln124_213_fu_17955_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_133
       (.I0(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [1]),
        .I2(or_ln134_83_fu_15653_p3[1]),
        .I3(x_assign_127_reg_34213[5]),
        .I4(x_assign_129_reg_34229[1]),
        .I5(q0_reg_i_40__0_0[1]),
        .O(q0_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_134
       (.I0(q0_reg_i_55_1[1]),
        .I1(q0_reg_i_24__0_0[1]),
        .I2(or_ln134_115_fu_20134_p3[1]),
        .I3(x_assign_175_reg_34761[5]),
        .I4(x_assign_177_reg_34777[1]),
        .I5(\xor_ln124_268_reg_34875_reg[3] [1]),
        .O(xor_ln124_245_fu_20233_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_135
       (.I0(q0_reg_i_26_0[1]),
        .I1(\reg_2499_reg[7] [1]),
        .I2(\reg_2454_reg[5] [1]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_136
       (.I0(q0_reg_i_202_n_0),
        .I1(q0_reg_i_203_n_0),
        .I2(\xor_ln124_316_reg_35591_reg[7] [1]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_137
       (.I0(q0_reg_i_21__0_1[0]),
        .I1(q0_reg_i_21__0_0[0]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(x_assign_151_reg_34485[4]),
        .I4(\xor_ln124_238_reg_34605_reg[3] [0]),
        .I5(x_assign_153_reg_34501[0]),
        .O(q0_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_138
       (.I0(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [0]),
        .I2(or_ln134_83_fu_15653_p3[0]),
        .I3(x_assign_127_reg_34213[4]),
        .I4(x_assign_129_reg_34229[0]),
        .I5(q0_reg_i_40__0_0[0]),
        .O(q0_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_139
       (.I0(\xor_ln124_174_reg_34030_reg[3] [0]),
        .I1(x_assign_123_reg_33969[7]),
        .I2(or_ln134_79_fu_13788_p3[0]),
        .I3(q0_reg_i_204_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I5(x_assign_123_reg_33969[0]),
        .O(q0_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_14
       (.I0(q0_reg_i_68_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_69__0_n_0),
        .I3(q0_reg_i_70_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_71_n_0),
        .O(q0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_140
       (.I0(q0_reg_i_55_1[0]),
        .I1(q0_reg_i_24__0_0[0]),
        .I2(or_ln134_115_fu_20134_p3[0]),
        .I3(x_assign_175_reg_34761[4]),
        .I4(x_assign_177_reg_34777[0]),
        .I5(\xor_ln124_268_reg_34875_reg[3] [0]),
        .O(xor_ln124_245_fu_20233_p2[0]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_141
       (.I0(q0_reg_i_26_0[0]),
        .I1(\reg_2499_reg[7] [0]),
        .I2(\reg_2454_reg[5] [0]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_142
       (.I0(q0_reg_i_205_n_0),
        .I1(\reg_2446_reg[4] [0]),
        .I2(\xor_ln124_316_reg_35591_reg[7] [0]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_143
       (.I0(q0_reg_i_55_0[7]),
        .I1(q0_reg_i_55_1[7]),
        .I2(or_ln134_99_fu_17857_p3[7]),
        .I3(or_ln134_100_fu_17863_p3[5]),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_151_reg_34485[5]),
        .O(xor_ln124_211_fu_17902_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_144
       (.I0(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I1(q0_reg_i_55_2[7]),
        .I2(or_ln134_83_fu_15653_p3[7]),
        .I3(or_ln134_84_fu_15659_p3[5]),
        .I4(x_assign_126_reg_34207[7]),
        .I5(x_assign_127_reg_34213[5]),
        .O(q0_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_145
       (.I0(x_assign_103_reg_33889[7]),
        .I1(or_ln134_79_fu_13788_p3[6]),
        .I2(x_assign_121_reg_33937[3]),
        .I3(q0_reg_i_206_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I5(x_assign_123_reg_33969[7]),
        .O(q0_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_147
       (.I0(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [7]),
        .I2(or_ln134_115_fu_20134_p3[7]),
        .I3(or_ln134_116_fu_20140_p3[5]),
        .I4(x_assign_174_reg_34755[7]),
        .I5(x_assign_175_reg_34761[5]),
        .O(q0_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_148
       (.I0(q0_reg_i_59_0[7]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [7]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [5]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_149
       (.I0(\reg_2446_reg[7] [4]),
        .I1(\reg_2428_reg[7] [2]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [7]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_15
       (.I0(q0_reg_i_72_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_73__0_n_0),
        .I3(q0_reg_i_74_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_75_n_0),
        .O(q0_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_150
       (.I0(q0_reg_i_55_0[6]),
        .I1(q0_reg_i_55_1[6]),
        .I2(or_ln134_99_fu_17857_p3[6]),
        .I3(or_ln134_100_fu_17863_p3[4]),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_151_reg_34485[4]),
        .O(xor_ln124_211_fu_17902_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_151
       (.I0(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I1(q0_reg_i_55_2[6]),
        .I2(or_ln134_83_fu_15653_p3[6]),
        .I3(or_ln134_84_fu_15659_p3[4]),
        .I4(x_assign_126_reg_34207[6]),
        .I5(x_assign_127_reg_34213[4]),
        .O(xor_ln124_179_fu_15698_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_152
       (.I0(x_assign_103_reg_33889[6]),
        .I1(or_ln134_79_fu_13788_p3[5]),
        .I2(or_ln134_79_fu_13788_p3[6]),
        .I3(q0_reg_i_207_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I5(x_assign_123_reg_33969[6]),
        .O(q0_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_153
       (.I0(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [6]),
        .I2(or_ln134_115_fu_20134_p3[6]),
        .I3(or_ln134_116_fu_20140_p3[4]),
        .I4(x_assign_174_reg_34755[6]),
        .I5(x_assign_175_reg_34761[4]),
        .O(xor_ln124_243_fu_20179_p2[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_154
       (.I0(q0_reg_i_59_0[6]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [6]),
        .I2(q0_reg_i_208_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_155
       (.I0(q0_reg_i_209_n_0),
        .I1(\reg_2428_reg[7] [1]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [6]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_156
       (.I0(q0_reg_i_55_0[5]),
        .I1(q0_reg_i_55_1[5]),
        .I2(or_ln134_99_fu_17857_p3[5]),
        .I3(or_ln134_100_fu_17863_p3[3]),
        .I4(x_assign_150_reg_34479[5]),
        .I5(or_ln134_100_fu_17863_p3[5]),
        .O(q0_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_157
       (.I0(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I1(q0_reg_i_55_2[5]),
        .I2(or_ln134_83_fu_15653_p3[5]),
        .I3(or_ln134_84_fu_15659_p3[3]),
        .I4(x_assign_126_reg_34207[5]),
        .I5(or_ln134_84_fu_15659_p3[5]),
        .O(q0_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_158
       (.I0(x_assign_103_reg_33889[5]),
        .I1(or_ln134_79_fu_13788_p3[4]),
        .I2(or_ln134_79_fu_13788_p3[5]),
        .I3(q0_reg_i_210_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I5(x_assign_123_reg_33969[5]),
        .O(q0_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_159
       (.I0(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [5]),
        .I2(or_ln134_115_fu_20134_p3[5]),
        .I3(or_ln134_116_fu_20140_p3[3]),
        .I4(x_assign_174_reg_34755[5]),
        .I5(or_ln134_116_fu_20140_p3[5]),
        .O(q0_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_160
       (.I0(q0_reg_i_59_0[5]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [5]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [4]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_161
       (.I0(\reg_2446_reg[7] [3]),
        .I1(q0_reg_i_211_n_0),
        .I2(\xor_ln124_314_reg_35579_reg[7] [5]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_162
       (.I0(q0_reg_i_55_0[4]),
        .I1(q0_reg_i_55_1[4]),
        .I2(or_ln134_99_fu_17857_p3[4]),
        .I3(or_ln134_100_fu_17863_p3[2]),
        .I4(x_assign_150_reg_34479[4]),
        .I5(or_ln134_100_fu_17863_p3[4]),
        .O(xor_ln124_211_fu_17902_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_163
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(q0_reg_i_55_2[4]),
        .I2(or_ln134_83_fu_15653_p3[4]),
        .I3(or_ln134_84_fu_15659_p3[2]),
        .I4(x_assign_126_reg_34207[4]),
        .I5(or_ln134_84_fu_15659_p3[4]),
        .O(q0_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_164
       (.I0(x_assign_103_reg_33889[4]),
        .I1(or_ln134_79_fu_13788_p3[3]),
        .I2(or_ln134_79_fu_13788_p3[4]),
        .I3(q0_reg_i_212_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I5(x_assign_123_reg_33969[4]),
        .O(q0_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_165
       (.I0(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [4]),
        .I2(or_ln134_115_fu_20134_p3[4]),
        .I3(or_ln134_116_fu_20140_p3[2]),
        .I4(x_assign_174_reg_34755[4]),
        .I5(or_ln134_116_fu_20140_p3[4]),
        .O(q0_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_166
       (.I0(q0_reg_i_59_0[4]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [4]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [3]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_167
       (.I0(\reg_2446_reg[7] [2]),
        .I1(q0_reg_i_213_n_0),
        .I2(\xor_ln124_314_reg_35579_reg[7] [4]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_168
       (.I0(q0_reg_i_55_0[3]),
        .I1(q0_reg_i_55_1[3]),
        .I2(or_ln134_99_fu_17857_p3[3]),
        .I3(or_ln134_100_fu_17863_p3[1]),
        .I4(x_assign_150_reg_34479[3]),
        .I5(x_assign_151_reg_34485[3]),
        .O(xor_ln124_211_fu_17902_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_169
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(q0_reg_i_55_2[3]),
        .I2(or_ln134_83_fu_15653_p3[3]),
        .I3(or_ln134_84_fu_15659_p3[1]),
        .I4(x_assign_126_reg_34207[3]),
        .I5(x_assign_127_reg_34213[3]),
        .O(xor_ln124_179_fu_15698_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_16__0
       (.I0(q0_reg_i_76_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_77__0_n_0),
        .I3(q0_reg_i_78_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_79_n_0),
        .O(q0_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_17
       (.I0(q0_reg_i_80__0_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_81__0_n_0),
        .I3(q0_reg_i_82_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_83_n_0),
        .O(q0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_170
       (.I0(x_assign_103_reg_33889[3]),
        .I1(or_ln134_79_fu_13788_p3[2]),
        .I2(x_assign_121_reg_33937[2]),
        .I3(q0_reg_i_214_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I5(x_assign_123_reg_33969[3]),
        .O(q0_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_171
       (.I0(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [3]),
        .I2(or_ln134_115_fu_20134_p3[3]),
        .I3(or_ln134_116_fu_20140_p3[1]),
        .I4(x_assign_174_reg_34755[3]),
        .I5(x_assign_175_reg_34761[3]),
        .O(xor_ln124_243_fu_20179_p2[3]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_172
       (.I0(q0_reg_i_59_0[3]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [3]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [2]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_173
       (.I0(\reg_2446_reg[7] [1]),
        .I1(q0_reg_i_215_n_0),
        .I2(\xor_ln124_314_reg_35579_reg[7] [3]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174
       (.I0(q0_reg_i_55_0[2]),
        .I1(q0_reg_i_55_1[2]),
        .I2(or_ln134_99_fu_17857_p3[2]),
        .I3(or_ln134_100_fu_17863_p3[0]),
        .I4(x_assign_150_reg_34479[2]),
        .I5(x_assign_151_reg_34485[2]),
        .O(q0_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_175
       (.I0(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I1(q0_reg_i_55_2[2]),
        .I2(or_ln134_83_fu_15653_p3[2]),
        .I3(or_ln134_84_fu_15659_p3[0]),
        .I4(x_assign_126_reg_34207[2]),
        .I5(x_assign_127_reg_34213[2]),
        .O(xor_ln124_179_fu_15698_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_176
       (.I0(\xor_ln124_388_reg_36033_reg[7] [2]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [2]),
        .I2(or_ln134_115_fu_20134_p3[2]),
        .I3(or_ln134_116_fu_20140_p3[0]),
        .I4(x_assign_174_reg_34755[2]),
        .I5(x_assign_175_reg_34761[2]),
        .O(q0_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_177
       (.I0(q0_reg_i_59_0[2]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [2]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [1]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_178
       (.I0(q0_reg_i_216_n_0),
        .I1(q0_reg_i_217_n_0),
        .I2(\xor_ln124_314_reg_35579_reg[7] [2]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_179
       (.I0(q0_reg_i_55_0[1]),
        .I1(q0_reg_i_55_1[1]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(x_assign_151_reg_34485[5]),
        .I4(x_assign_150_reg_34479[1]),
        .I5(x_assign_151_reg_34485[1]),
        .O(xor_ln124_211_fu_17902_p2[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_18
       (.I0(q0_reg_i_84_n_0),
        .I1(q0_reg_51),
        .I2(q0_reg_i_85__0_n_0),
        .I3(q0_reg_i_86_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_87_n_0),
        .O(q0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_180
       (.I0(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I1(q0_reg_i_55_2[1]),
        .I2(or_ln134_83_fu_15653_p3[1]),
        .I3(x_assign_127_reg_34213[5]),
        .I4(x_assign_126_reg_34207[1]),
        .I5(x_assign_127_reg_34213[1]),
        .O(q0_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181
       (.I0(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [1]),
        .I2(or_ln134_115_fu_20134_p3[1]),
        .I3(x_assign_175_reg_34761[5]),
        .I4(x_assign_174_reg_34755[1]),
        .I5(x_assign_175_reg_34761[1]),
        .O(xor_ln124_243_fu_20179_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_182
       (.I0(q0_reg_i_59_0[1]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [1]),
        .I2(\xor_ln124_331_reg_35544_reg[7] [0]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_183
       (.I0(q0_reg_i_218_n_0),
        .I1(\reg_2428_reg[7] [0]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [1]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_184
       (.I0(q0_reg_i_55_0[0]),
        .I1(q0_reg_i_55_1[0]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(x_assign_151_reg_34485[4]),
        .I4(x_assign_150_reg_34479[0]),
        .I5(x_assign_151_reg_34485[0]),
        .O(q0_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_185
       (.I0(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I1(q0_reg_i_55_2[0]),
        .I2(or_ln134_83_fu_15653_p3[0]),
        .I3(x_assign_127_reg_34213[4]),
        .I4(x_assign_126_reg_34207[0]),
        .I5(x_assign_127_reg_34213[0]),
        .O(q0_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_186
       (.I0(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [0]),
        .I2(or_ln134_115_fu_20134_p3[0]),
        .I3(x_assign_175_reg_34761[4]),
        .I4(x_assign_174_reg_34755[0]),
        .I5(x_assign_175_reg_34761[0]),
        .O(q0_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_187
       (.I0(q0_reg_i_59_0[0]),
        .I1(\xor_ln124_346_reg_35915_reg[7] [0]),
        .I2(q0_reg_i_219_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_188
       (.I0(\reg_2446_reg[7] [0]),
        .I1(q0_reg_i_220_n_0),
        .I2(\xor_ln124_314_reg_35579_reg[7] [0]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_189
       (.I0(or_ln134_82_fu_13806_p3[7]),
        .I1(q0_reg_i_95_0[7]),
        .I2(or_ln134_69_fu_13624_p3[7]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_1 [7]),
        .I4(x_assign_100_reg_33867[7]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(q0_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    q0_reg_i_19
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[1]),
        .I2(q0_reg_48[11]),
        .I3(q0_reg_i_88_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(q0_reg_48[0]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_190
       (.I0(x_assign_273_reg_36101[5]),
        .I1(x_assign_291_reg_36165[3]),
        .I2(or_ln134_193_fu_29726_p3[6]),
        .I3(q0_reg_i_221_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I5(x_assign_288_reg_36127[3]),
        .O(q0_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_191
       (.I0(or_ln134_149_fu_25006_p3[1]),
        .I1(x_assign_243_reg_35493[6]),
        .I2(x_assign_243_reg_35493[7]),
        .I3(q0_reg_i_222_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I5(or_ln134_159_fu_25170_p3[0]),
        .O(q0_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_192
       (.I0(x_assign_273_reg_36101[4]),
        .I1(or_ln134_193_fu_29726_p3[6]),
        .I2(or_ln134_193_fu_29726_p3[5]),
        .I3(q0_reg_i_223_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I5(x_assign_288_reg_36127[2]),
        .O(q0_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_193
       (.I0(or_ln134_149_fu_25006_p3[0]),
        .I1(x_assign_243_reg_35493[5]),
        .I2(x_assign_243_reg_35493[6]),
        .I3(q0_reg_i_224_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I5(or_ln134_159_fu_25170_p3[7]),
        .O(q0_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_194
       (.I0(or_ln134_82_fu_13806_p3[5]),
        .I1(q0_reg_i_95_0[5]),
        .I2(or_ln134_69_fu_13624_p3[5]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_1 [5]),
        .I4(x_assign_100_reg_33867[5]),
        .I5(or_ln134_70_fu_13630_p3[3]),
        .O(q0_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_195
       (.I0(or_ln134_149_fu_25006_p3[7]),
        .I1(x_assign_243_reg_35493[4]),
        .I2(x_assign_243_reg_35493[5]),
        .I3(q0_reg_i_225_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I5(or_ln134_159_fu_25170_p3[6]),
        .O(q0_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_196
       (.I0(or_ln134_82_fu_13806_p3[4]),
        .I1(q0_reg_i_95_0[4]),
        .I2(or_ln134_69_fu_13624_p3[4]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_1 [4]),
        .I4(x_assign_100_reg_33867[4]),
        .I5(or_ln134_70_fu_13630_p3[2]),
        .O(q0_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_197
       (.I0(or_ln134_181_fu_29550_p3[4]),
        .I1(or_ln134_193_fu_29726_p3[4]),
        .I2(or_ln134_193_fu_29726_p3[3]),
        .I3(q0_reg_i_226_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I5(q0_reg_i_120_0[2]),
        .O(q0_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_198
       (.I0(or_ln134_165_fu_27278_p3[4]),
        .I1(x_assign_267_reg_35829[4]),
        .I2(q0_reg_i_121_1[2]),
        .I3(q0_reg_i_227_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I5(q0_reg_i_121_0[2]),
        .O(q0_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_199
       (.I0(or_ln134_165_fu_27278_p3[3]),
        .I1(x_assign_267_reg_35829[3]),
        .I2(q0_reg_i_121_1[1]),
        .I3(q0_reg_i_228_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I5(q0_reg_i_121_0[1]),
        .O(q0_reg_i_199_n_0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(p_57_in),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q0_reg_48[15]),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_200
       (.I0(q0_reg_i_126_0[3]),
        .I1(\xor_ln124_333_reg_35554_reg[4] [1]),
        .I2(x_assign_243_reg_35493[3]),
        .I3(q0_reg_i_229_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I5(q0_reg_i_173_0[2]),
        .O(q0_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_201
       (.I0(q0_reg_i_126_0[2]),
        .I1(\xor_ln124_333_reg_35554_reg[4] [0]),
        .I2(x_assign_243_reg_35493[2]),
        .I3(q0_reg_i_230_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I5(q0_reg_i_173_0[1]),
        .O(q0_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_202
       (.I0(or_ln134_165_fu_27278_p3[1]),
        .I1(x_assign_267_reg_35829[1]),
        .I2(x_assign_264_reg_35791[0]),
        .I3(q0_reg_i_231_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I5(x_assign_267_reg_35829[0]),
        .O(q0_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_203
       (.I0(q0_reg_i_126_0[1]),
        .I1(x_assign_243_reg_35493[0]),
        .I2(x_assign_243_reg_35493[1]),
        .I3(q0_reg_i_232_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I5(q0_reg_i_173_0[0]),
        .O(q0_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_204
       (.I0(or_ln134_82_fu_13806_p3[0]),
        .I1(q0_reg_i_95_0[0]),
        .I2(or_ln134_69_fu_13624_p3[0]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_1 [0]),
        .I4(x_assign_100_reg_33867[0]),
        .I5(x_assign_102_reg_33883[4]),
        .O(q0_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_205
       (.I0(or_ln134_165_fu_27278_p3[0]),
        .I1(x_assign_267_reg_35829[0]),
        .I2(x_assign_264_reg_35791[4]),
        .I3(q0_reg_i_233_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I5(x_assign_267_reg_35829[7]),
        .O(q0_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_206
       (.I0(or_ln134_80_fu_13794_p3[7]),
        .I1(q0_reg_i_145_0[7]),
        .I2(or_ln134_69_fu_13624_p3[7]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [7]),
        .I4(x_assign_102_reg_33883[5]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(q0_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_207
       (.I0(or_ln134_80_fu_13794_p3[6]),
        .I1(q0_reg_i_145_0[6]),
        .I2(or_ln134_69_fu_13624_p3[6]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [6]),
        .I4(x_assign_102_reg_33883[4]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(q0_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_208
       (.I0(x_assign_270_reg_36079[6]),
        .I1(or_ln134_193_fu_29726_p3[6]),
        .I2(or_ln134_191_fu_29714_p3[6]),
        .I3(q0_reg_i_234_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I5(or_ln134_192_fu_29720_p3[5]),
        .O(q0_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_209
       (.I0(x_assign_246_reg_35743[4]),
        .I1(x_assign_267_reg_35829[6]),
        .I2(or_ln134_175_fu_27442_p3[6]),
        .I3(q0_reg_i_235_n_0),
        .I4(or_ln134_165_fu_27278_p3[6]),
        .I5(or_ln134_176_fu_27448_p3[5]),
        .O(q0_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    q0_reg_i_20__0
       (.I0(clefia_s0_address0124_out),
        .I1(pt_ce011),
        .I2(q0_reg_48[13]),
        .I3(q0_reg_48[5]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_i_89_n_0),
        .O(p_57_in));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_210
       (.I0(or_ln134_80_fu_13794_p3[5]),
        .I1(q0_reg_i_145_0[5]),
        .I2(or_ln134_69_fu_13624_p3[5]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [5]),
        .I4(or_ln134_70_fu_13630_p3[5]),
        .I5(or_ln134_70_fu_13630_p3[3]),
        .O(q0_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_211
       (.I0(x_assign_222_reg_35407[5]),
        .I1(or_ln134_160_fu_25176_p3[4]),
        .I2(x_assign_243_reg_35493[5]),
        .I3(q0_reg_i_236_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I5(or_ln134_159_fu_25170_p3[6]),
        .O(q0_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_212
       (.I0(or_ln134_80_fu_13794_p3[4]),
        .I1(q0_reg_i_145_0[4]),
        .I2(or_ln134_69_fu_13624_p3[4]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [4]),
        .I4(or_ln134_70_fu_13630_p3[4]),
        .I5(or_ln134_70_fu_13630_p3[2]),
        .O(q0_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_213
       (.I0(x_assign_222_reg_35407[4]),
        .I1(or_ln134_160_fu_25176_p3[3]),
        .I2(x_assign_243_reg_35493[4]),
        .I3(q0_reg_i_237_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I5(or_ln134_159_fu_25170_p3[5]),
        .O(q0_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_214
       (.I0(or_ln134_80_fu_13794_p3[3]),
        .I1(q0_reg_i_145_0[3]),
        .I2(or_ln134_69_fu_13624_p3[3]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [3]),
        .I4(x_assign_102_reg_33883[3]),
        .I5(or_ln134_70_fu_13630_p3[1]),
        .O(q0_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_215
       (.I0(x_assign_222_reg_35407[3]),
        .I1(or_ln134_160_fu_25176_p3[2]),
        .I2(x_assign_243_reg_35493[3]),
        .I3(q0_reg_i_238_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I5(q0_reg_i_173_0[2]),
        .O(q0_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_216
       (.I0(\xor_ln124_365_reg_35890_reg[5] [0]),
        .I1(x_assign_267_reg_35829[2]),
        .I2(or_ln134_175_fu_27442_p3[2]),
        .I3(q0_reg_i_239_n_0),
        .I4(or_ln134_165_fu_27278_p3[2]),
        .I5(or_ln134_176_fu_27448_p3[1]),
        .O(q0_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_217
       (.I0(x_assign_222_reg_35407[2]),
        .I1(or_ln134_160_fu_25176_p3[1]),
        .I2(x_assign_243_reg_35493[2]),
        .I3(q0_reg_i_240_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I5(q0_reg_i_173_0[1]),
        .O(q0_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_218
       (.I0(x_assign_246_reg_35743[7]),
        .I1(x_assign_267_reg_35829[1]),
        .I2(or_ln134_175_fu_27442_p3[1]),
        .I3(q0_reg_i_241_n_0),
        .I4(or_ln134_165_fu_27278_p3[1]),
        .I5(or_ln134_176_fu_27448_p3[0]),
        .O(q0_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_219
       (.I0(x_assign_270_reg_36079[0]),
        .I1(or_ln134_193_fu_29726_p3[0]),
        .I2(or_ln134_191_fu_29714_p3[0]),
        .I3(q0_reg_i_242_n_0),
        .I4(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I5(x_assign_290_reg_36149),
        .O(q0_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_21__0
       (.I0(q0_reg_53[7]),
        .I1(q0_reg_54[7]),
        .I2(xor_ln124_213_fu_17955_p2[7]),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q0_reg_i_22
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[15]),
        .I2(q0_reg_48[13]),
        .I3(clefia_s0_address0120_out),
        .O(q0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_220
       (.I0(x_assign_222_reg_35407[0]),
        .I1(x_assign_242_reg_35477),
        .I2(x_assign_243_reg_35493[0]),
        .I3(q0_reg_i_243_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I5(or_ln134_159_fu_25170_p3[1]),
        .O(q0_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_221
       (.I0(or_ln134_191_fu_29714_p3[0]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [7]),
        .I2(or_ln134_181_fu_29550_p3[5]),
        .I3(q0_reg_i_190_0[7]),
        .I4(or_ln134_179_fu_29538_p3[1]),
        .I5(x_assign_270_reg_36079[5]),
        .O(q0_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_222
       (.I0(x_assign_240_reg_35455[3]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I2(or_ln134_149_fu_25006_p3[7]),
        .I3(q0_reg_i_191_0[7]),
        .I4(or_ln134_147_fu_24994_p3[1]),
        .I5(x_assign_222_reg_35407[5]),
        .O(q0_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_223
       (.I0(or_ln134_191_fu_29714_p3[7]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [6]),
        .I2(or_ln134_181_fu_29550_p3[4]),
        .I3(q0_reg_i_190_0[6]),
        .I4(or_ln134_179_fu_29538_p3[0]),
        .I5(x_assign_270_reg_36079[4]),
        .O(q0_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_224
       (.I0(x_assign_240_reg_35455[2]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I2(or_ln134_149_fu_25006_p3[6]),
        .I3(q0_reg_i_191_0[6]),
        .I4(or_ln134_147_fu_24994_p3[0]),
        .I5(x_assign_222_reg_35407[4]),
        .O(q0_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_225
       (.I0(x_assign_240_reg_35455[1]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I2(or_ln134_149_fu_25006_p3[5]),
        .I3(q0_reg_i_191_0[5]),
        .I4(or_ln134_147_fu_24994_p3[7]),
        .I5(q0_reg_i_211_0[3]),
        .O(q0_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_226
       (.I0(or_ln134_191_fu_29714_p3[5]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [4]),
        .I2(or_ln134_181_fu_29550_p3[2]),
        .I3(q0_reg_i_190_0[4]),
        .I4(or_ln134_179_fu_29538_p3[6]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [2]),
        .O(q0_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_227
       (.I0(or_ln134_175_fu_27442_p3[5]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [4]),
        .I2(or_ln134_163_fu_27266_p3[6]),
        .I3(\xor_ln124_365_reg_35890_reg[7]_0 [4]),
        .I4(\xor_ln124_365_reg_35890_reg[5] [2]),
        .I5(or_ln134_165_fu_27278_p3[6]),
        .O(q0_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_228
       (.I0(\xor_ln124_363_reg_35880_reg[3] [2]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [3]),
        .I2(q0_reg_i_199_0[3]),
        .I3(\xor_ln124_365_reg_35890_reg[7]_0 [3]),
        .I4(\xor_ln124_365_reg_35890_reg[5] [1]),
        .I5(q0_reg_i_199_1[3]),
        .O(q0_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_229
       (.I0(\xor_ln124_333_reg_35554_reg[4]_0 [1]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I2(or_ln134_149_fu_25006_p3[3]),
        .I3(q0_reg_i_191_0[3]),
        .I4(q0_reg_i_200_0[3]),
        .I5(q0_reg_i_211_0[1]),
        .O(q0_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_230
       (.I0(\xor_ln124_333_reg_35554_reg[4]_0 [0]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I2(or_ln134_149_fu_25006_p3[2]),
        .I3(q0_reg_i_191_0[2]),
        .I4(q0_reg_i_200_0[2]),
        .I5(q0_reg_i_211_0[0]),
        .O(q0_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_231
       (.I0(\xor_ln124_363_reg_35880_reg[3] [0]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [1]),
        .I2(q0_reg_i_199_0[1]),
        .I3(\xor_ln124_365_reg_35890_reg[7]_0 [1]),
        .I4(x_assign_246_reg_35743[7]),
        .I5(q0_reg_i_199_1[1]),
        .O(q0_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_232
       (.I0(x_assign_240_reg_35455[0]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I2(or_ln134_149_fu_25006_p3[1]),
        .I3(q0_reg_i_191_0[1]),
        .I4(q0_reg_i_200_0[1]),
        .I5(x_assign_222_reg_35407[7]),
        .O(q0_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_233
       (.I0(or_ln134_175_fu_27442_p3[1]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [0]),
        .I2(q0_reg_i_199_0[0]),
        .I3(\xor_ln124_365_reg_35890_reg[7]_0 [0]),
        .I4(x_assign_246_reg_35743[6]),
        .I5(q0_reg_i_199_1[0]),
        .O(q0_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_234
       (.I0(or_ln134_191_fu_29714_p3[7]),
        .I1(\xor_ln124_395_reg_36211_reg[7] [6]),
        .I2(or_ln134_181_fu_29550_p3[4]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I4(x_assign_271_reg_36085[4]),
        .I5(x_assign_270_reg_36079[4]),
        .O(q0_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_235
       (.I0(or_ln134_175_fu_27442_p3[7]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I2(\xor_ln124_363_reg_35880_reg[7] [6]),
        .I3(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I4(x_assign_247_reg_35749[4]),
        .I5(x_assign_246_reg_35743[6]),
        .O(q0_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_236
       (.I0(or_ln134_159_fu_25170_p3[5]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [5]),
        .I2(or_ln134_149_fu_25006_p3[5]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_0 [5]),
        .I4(or_ln134_148_fu_25000_p3[5]),
        .I5(q0_reg_i_211_0[3]),
        .O(q0_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_237
       (.I0(or_ln134_159_fu_25170_p3[4]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [4]),
        .I2(or_ln134_149_fu_25006_p3[4]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_0 [4]),
        .I4(or_ln134_148_fu_25000_p3[4]),
        .I5(q0_reg_i_211_0[2]),
        .O(q0_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_238
       (.I0(or_ln134_159_fu_25170_p3[3]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [3]),
        .I2(or_ln134_149_fu_25006_p3[3]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_0 [3]),
        .I4(x_assign_223_reg_35413[3]),
        .I5(q0_reg_i_211_0[1]),
        .O(q0_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_239
       (.I0(\xor_ln124_363_reg_35880_reg[3] [1]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I2(\xor_ln124_363_reg_35880_reg[7] [2]),
        .I3(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I4(x_assign_247_reg_35749[2]),
        .I5(x_assign_246_reg_35743[2]),
        .O(q0_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_23__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_94_n_0),
        .I2(q0_reg_i_95_n_0),
        .I3(q0_reg_59[7]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_240
       (.I0(or_ln134_159_fu_25170_p3[2]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [2]),
        .I2(or_ln134_149_fu_25006_p3[2]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_0 [2]),
        .I4(x_assign_223_reg_35413[2]),
        .I5(q0_reg_i_211_0[0]),
        .O(q0_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_241
       (.I0(\xor_ln124_363_reg_35880_reg[3] [0]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I2(\xor_ln124_363_reg_35880_reg[7] [1]),
        .I3(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I4(x_assign_247_reg_35749[1]),
        .I5(x_assign_246_reg_35743[1]),
        .O(q0_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_242
       (.I0(or_ln134_191_fu_29714_p3[1]),
        .I1(\xor_ln124_395_reg_36211_reg[7] [0]),
        .I2(x_assign_273_reg_36101[4]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I4(x_assign_271_reg_36085[0]),
        .I5(x_assign_270_reg_36079[6]),
        .O(q0_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_243
       (.I0(or_ln134_159_fu_25170_p3[0]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [0]),
        .I2(or_ln134_149_fu_25006_p3[0]),
        .I3(\xor_ln124_331_reg_35544_reg[7]_0 [0]),
        .I4(x_assign_223_reg_35413[0]),
        .I5(x_assign_222_reg_35407[6]),
        .O(q0_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_24__0
       (.I0(\reg_2419_reg[7] [7]),
        .I1(q0_reg_i_98_n_0),
        .I2(q0_reg_55[7]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_24__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_26
       (.I0(q0_reg_i_103_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_104_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [7]),
        .O(q0_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_27
       (.I0(q0_reg_53[6]),
        .I1(q0_reg_54[6]),
        .I2(xor_ln124_213_fu_17955_p2[6]),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_28__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_106_n_0),
        .I2(\xor_ln124_110_reg_33358_reg[6] [3]),
        .I3(q0_reg_59[6]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_29__0
       (.I0(\reg_2419_reg[7] [6]),
        .I1(q0_reg_i_107_n_0),
        .I2(q0_reg_55[6]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3
       (.I0(q0_reg_i_21__0_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_23__0_n_0),
        .I3(q0_reg_i_24__0_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_26_n_0),
        .O(q0_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_30
       (.I0(q0_reg_i_108_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_109_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [6]),
        .O(q0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_31
       (.I0(q0_reg_53[5]),
        .I1(q0_reg_54[5]),
        .I2(xor_ln124_213_fu_17955_p2[5]),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_32__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_111_n_0),
        .I2(q0_reg_i_112_n_0),
        .I3(clefia_s0_address01),
        .I4(q0_reg_59[5]),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_33__0
       (.I0(\reg_2419_reg[7] [5]),
        .I1(xor_ln124_245_fu_20233_p2[5]),
        .I2(q0_reg_55[5]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_33__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_34
       (.I0(q0_reg_i_114_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_115_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [5]),
        .O(q0_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_35
       (.I0(q0_reg_53[4]),
        .I1(q0_reg_54[4]),
        .I2(xor_ln124_213_fu_17955_p2[4]),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_36__0
       (.I0(xor_ln124_181_fu_15752_p2[4]),
        .I1(clefia_s0_address0114_out),
        .I2(q0_reg_i_118_n_0),
        .I3(q0_reg_59[4]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_37__0
       (.I0(\reg_2419_reg[7] [4]),
        .I1(q0_reg_i_119_n_0),
        .I2(q0_reg_55[4]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_37__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_38
       (.I0(q0_reg_i_120_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_121_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [4]),
        .O(q0_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_39
       (.I0(q0_reg_53[3]),
        .I1(q0_reg_54[3]),
        .I2(q0_reg_i_122_n_0),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4
       (.I0(q0_reg_i_27_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_28__0_n_0),
        .I3(q0_reg_i_29__0_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_30_n_0),
        .O(q0_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_40__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_123_n_0),
        .I2(\xor_ln124_110_reg_33358_reg[6] [2]),
        .I3(q0_reg_59[3]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_41
       (.I0(\reg_2419_reg[7] [3]),
        .I1(xor_ln124_245_fu_20233_p2[3]),
        .I2(q0_reg_55[3]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_42
       (.I0(q0_reg_i_125_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_126_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [3]),
        .O(q0_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_43
       (.I0(q0_reg_53[2]),
        .I1(q0_reg_54[2]),
        .I2(q0_reg_i_127_n_0),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_44__0
       (.I0(xor_ln124_181_fu_15752_p2[2]),
        .I1(clefia_s0_address0114_out),
        .I2(\xor_ln124_110_reg_33358_reg[6] [1]),
        .I3(q0_reg_59[2]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_45__0
       (.I0(\reg_2419_reg[7] [2]),
        .I1(q0_reg_i_129_n_0),
        .I2(q0_reg_55[2]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_45__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_46
       (.I0(q0_reg_i_130_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_131_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [2]),
        .O(q0_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_47
       (.I0(q0_reg_53[1]),
        .I1(q0_reg_54[1]),
        .I2(xor_ln124_213_fu_17955_p2[1]),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_48__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_133_n_0),
        .I2(\xor_ln124_110_reg_33358_reg[6] [0]),
        .I3(q0_reg_59[1]),
        .I4(clefia_s0_address01),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_49
       (.I0(\reg_2419_reg[7] [1]),
        .I1(xor_ln124_245_fu_20233_p2[1]),
        .I2(q0_reg_55[1]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5
       (.I0(q0_reg_i_31_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_32__0_n_0),
        .I3(q0_reg_i_33__0_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_34_n_0),
        .O(q0_reg_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_50
       (.I0(q0_reg_i_135_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_136_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [1]),
        .O(q0_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_51
       (.I0(q0_reg_53[0]),
        .I1(q0_reg_54[0]),
        .I2(q0_reg_i_137_n_0),
        .I3(clefia_s0_address0117_out),
        .I4(clefia_s0_address0115_out),
        .I5(clefia_s0_address0116_out),
        .O(q0_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_52__0
       (.I0(clefia_s0_address0114_out),
        .I1(q0_reg_i_138_n_0),
        .I2(q0_reg_i_139_n_0),
        .I3(clefia_s0_address01),
        .I4(q0_reg_59[0]),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_53
       (.I0(\reg_2419_reg[7] [0]),
        .I1(xor_ln124_245_fu_20233_p2[0]),
        .I2(q0_reg_55[0]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0118_out),
        .I5(clefia_s0_address0119_out),
        .O(q0_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_54
       (.I0(q0_reg_i_141_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_142_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2486_reg[7] [0]),
        .O(q0_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_55
       (.I0(xor_ln124_211_fu_17902_p2[7]),
        .I1(q0_reg_i_144_n_0),
        .I2(q0_reg_52[7]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_57__0
       (.I0(q0_reg_57[7]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [7]),
        .I3(q0_reg_i_145_n_0),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_58
       (.I0(\reg_2412_reg[7]_0 [7]),
        .I1(q0_reg_56[7]),
        .I2(q0_reg_i_147_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_59
       (.I0(q0_reg_i_148_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_149_n_0),
        .I3(pt_address0130_out),
        .I4(\x_assign_294_reg_36384_reg[7] ),
        .O(q0_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6
       (.I0(q0_reg_i_35_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_36__0_n_0),
        .I3(q0_reg_i_37__0_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_38_n_0),
        .O(q0_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_60
       (.I0(xor_ln124_211_fu_17902_p2[6]),
        .I1(xor_ln124_179_fu_15698_p2[6]),
        .I2(q0_reg_52[6]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_61__0
       (.I0(clefia_s0_address01),
        .I1(q0_reg_57[6]),
        .I2(\reg_2469_reg[7] [6]),
        .I3(q0_reg_i_152_n_0),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_62
       (.I0(\reg_2412_reg[7]_0 [6]),
        .I1(q0_reg_56[6]),
        .I2(xor_ln124_243_fu_20179_p2[6]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_62_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_63
       (.I0(q0_reg_i_154_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_155_n_0),
        .I3(pt_address0130_out),
        .I4(xor_ln124_402_fu_31528_p2[2]),
        .O(q0_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_64__0
       (.I0(q0_reg_i_156_n_0),
        .I1(q0_reg_i_157_n_0),
        .I2(q0_reg_52[5]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_65__0
       (.I0(q0_reg_57[5]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [5]),
        .I3(q0_reg_i_158_n_0),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_66
       (.I0(\reg_2412_reg[7]_0 [5]),
        .I1(q0_reg_56[5]),
        .I2(q0_reg_i_159_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_66_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_67
       (.I0(q0_reg_i_160_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_161_n_0),
        .I3(pt_address0130_out),
        .I4(\x_assign_294_reg_36384_reg[5] ),
        .O(q0_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_68
       (.I0(xor_ln124_211_fu_17902_p2[4]),
        .I1(q0_reg_i_163_n_0),
        .I2(q0_reg_52[4]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_69__0
       (.I0(q0_reg_57[4]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [4]),
        .I3(q0_reg_i_164_n_0),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7
       (.I0(q0_reg_i_39_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_40__0_n_0),
        .I3(q0_reg_i_41_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_42_n_0),
        .O(q0_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_70
       (.I0(\reg_2412_reg[7]_0 [4]),
        .I1(q0_reg_56[4]),
        .I2(q0_reg_i_165_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_70_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_71
       (.I0(q0_reg_i_166_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_167_n_0),
        .I3(pt_address0130_out),
        .I4(xor_ln124_402_fu_31528_p2[1]),
        .O(q0_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_72
       (.I0(xor_ln124_211_fu_17902_p2[3]),
        .I1(xor_ln124_179_fu_15698_p2[3]),
        .I2(q0_reg_52[3]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_73__0
       (.I0(q0_reg_57[3]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [3]),
        .I3(q0_reg_i_170_n_0),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_74
       (.I0(\reg_2412_reg[7]_0 [3]),
        .I1(q0_reg_56[3]),
        .I2(xor_ln124_243_fu_20179_p2[3]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_74_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_75
       (.I0(q0_reg_i_172_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_173_n_0),
        .I3(pt_address0130_out),
        .I4(xor_ln124_402_fu_31528_p2[0]),
        .O(q0_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_76
       (.I0(q0_reg_i_174_n_0),
        .I1(xor_ln124_179_fu_15698_p2[2]),
        .I2(q0_reg_52[2]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_77__0
       (.I0(q0_reg_57[2]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [2]),
        .I3(\xor_ln124_108_reg_33348_reg[2] [2]),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_78
       (.I0(\reg_2412_reg[7]_0 [2]),
        .I1(q0_reg_56[2]),
        .I2(q0_reg_i_176_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_78_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_79
       (.I0(q0_reg_i_177_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_178_n_0),
        .I3(pt_address0130_out),
        .I4(\x_assign_294_reg_36384_reg[2] ),
        .O(q0_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8
       (.I0(q0_reg_i_43_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_44__0_n_0),
        .I3(q0_reg_i_45__0_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_46_n_0),
        .O(q0_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_80__0
       (.I0(xor_ln124_211_fu_17902_p2[1]),
        .I1(q0_reg_i_180_n_0),
        .I2(q0_reg_52[1]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_81__0
       (.I0(q0_reg_57[1]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [1]),
        .I3(\xor_ln124_108_reg_33348_reg[2] [1]),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_82
       (.I0(\reg_2412_reg[7]_0 [1]),
        .I1(q0_reg_56[1]),
        .I2(xor_ln124_243_fu_20179_p2[1]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_82_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_83
       (.I0(q0_reg_i_182_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_183_n_0),
        .I3(pt_address0130_out),
        .I4(\x_assign_294_reg_36384_reg[1] ),
        .O(q0_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_84
       (.I0(q0_reg_i_184_n_0),
        .I1(q0_reg_i_185_n_0),
        .I2(q0_reg_52[0]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_85__0
       (.I0(q0_reg_57[0]),
        .I1(clefia_s0_address01),
        .I2(\reg_2469_reg[7] [0]),
        .I3(\xor_ln124_108_reg_33348_reg[2] [0]),
        .I4(ce03),
        .I5(q0_reg_58),
        .O(q0_reg_i_85__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_86
       (.I0(\reg_2412_reg[7]_0 [0]),
        .I1(q0_reg_56[0]),
        .I2(q0_reg_i_186_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_86_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_87
       (.I0(q0_reg_i_187_n_0),
        .I1(q0_reg_50),
        .I2(q0_reg_i_188_n_0),
        .I3(pt_address0130_out),
        .I4(\x_assign_294_reg_36384_reg[0] ),
        .O(q0_reg_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    q0_reg_i_88
       (.I0(clefia_s0_address0123_out),
        .I1(pt_address0130_out),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q0_reg_48[9]),
        .I4(q0_reg_48[3]),
        .O(q0_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    q0_reg_i_89
       (.I0(clefia_s0_address0120_out),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q0_reg_48[8]),
        .I3(q0_reg_48[7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(clefia_s0_address0121_out),
        .O(q0_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_9
       (.I0(q0_reg_i_47_n_0),
        .I1(q0_reg_i_22_n_0),
        .I2(q0_reg_i_48__0_n_0),
        .I3(q0_reg_i_49_n_0),
        .I4(q0_reg_49),
        .I5(q0_reg_i_50_n_0),
        .O(q0_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_90
       (.I0(q0_reg_i_21__0_1[7]),
        .I1(q0_reg_i_21__0_0[7]),
        .I2(or_ln134_99_fu_17857_p3[7]),
        .I3(or_ln134_100_fu_17863_p3[5]),
        .I4(or_ln134_99_fu_17857_p3[1]),
        .I5(x_assign_153_reg_34501[7]),
        .O(xor_ln124_213_fu_17955_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_91
       (.I0(q0_reg_48[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s0_address0115_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_92
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[9]),
        .O(clefia_s0_address0116_out));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_93__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[5]),
        .O(clefia_s0_address0114_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_94
       (.I0(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I1(\xor_ln124_205_reg_34318_reg[7] [7]),
        .I2(or_ln134_83_fu_15653_p3[7]),
        .I3(or_ln134_84_fu_15659_p3[5]),
        .I4(x_assign_129_reg_34229[7]),
        .I5(or_ln134_83_fu_15653_p3[1]),
        .O(q0_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_95
       (.I0(or_ln134_69_fu_13624_p3[1]),
        .I1(x_assign_123_reg_33969[6]),
        .I2(x_assign_121_reg_33937[3]),
        .I3(q0_reg_i_189_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I5(x_assign_123_reg_33969[7]),
        .O(q0_reg_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    q0_reg_i_97
       (.I0(q0_reg_48[9]),
        .I1(q0_reg_48[7]),
        .I2(q0_reg_48[11]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(q0_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_98
       (.I0(q0_reg_i_55_1[7]),
        .I1(q0_reg_i_24__0_0[7]),
        .I2(or_ln134_115_fu_20134_p3[7]),
        .I3(or_ln134_116_fu_20140_p3[5]),
        .I4(x_assign_177_reg_34777[7]),
        .I5(or_ln134_115_fu_20134_p3[1]),
        .O(q0_reg_i_98_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_99
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[13]),
        .O(clefia_s0_address0118_out));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_2__0_n_0,q2_reg_i_3__0_n_0,q2_reg_i_4__0_n_0,q2_reg_i_5__0_n_0,q2_reg_i_6__0_n_0,q2_reg_i_7__0_n_0,q2_reg_i_8__0_n_0,q2_reg_i_9__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q2_reg_i_10__0_n_0,q2_reg_i_11__0_n_0,q2_reg_i_12__0_n_0,q2_reg_i_13__0_n_0,q2_reg_i_14__0_n_0,q2_reg_i_15__0_n_0,q2_reg_i_16__0_n_0,q2_reg_i_17__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce2),
        .ENBWREN(clefia_s0_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_100
       (.I0(q2_reg_i_26_3[7]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I2(or_ln134_179_fu_29538_p3[1]),
        .I3(x_assign_273_reg_36101[5]),
        .I4(or_ln134_180_fu_29544_p3[5]),
        .I5(or_ln134_179_fu_29538_p3[7]),
        .O(q2_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_101
       (.I0(x_assign_54_reg_33211[4]),
        .I1(or_ln134_47_fu_9244_p3[7]),
        .I2(or_ln134_49_fu_9256_p3[6]),
        .I3(q2_reg_i_191_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I5(or_ln134_50_fu_9262_p3[5]),
        .O(data12[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_102__0
       (.I0(x_assign_28_reg_32891[4]),
        .I1(or_ln134_33_reg_32975[7]),
        .I2(or_ln134_34_reg_32981[5]),
        .I3(q2_reg_i_192_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I5(or_ln134_33_reg_32975[6]),
        .O(data14[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_103
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I1(q2_reg_i_24__0_0[6]),
        .I2(x_assign_100_reg_33867[6]),
        .I3(or_ln134_69_fu_13624_p3[0]),
        .I4(x_assign_100_reg_33867[4]),
        .I5(x_assign_103_reg_33889[4]),
        .O(q2_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_104
       (.I0(q2_reg_i_26_1[6]),
        .I1(q2_reg_i_26_2[6]),
        .I2(q2_reg_i_193_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_105
       (.I0(q2_reg_i_194_n_0),
        .I1(data6[6]),
        .I2(q2_reg_i_26_0[6]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_106
       (.I0(q2_reg_i_26_3[6]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I2(or_ln134_179_fu_29538_p3[0]),
        .I3(x_assign_273_reg_36101[4]),
        .I4(or_ln134_180_fu_29544_p3[4]),
        .I5(or_ln134_179_fu_29538_p3[6]),
        .O(xor_ln124_372_fu_29637_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_107
       (.I0(q2_reg_i_153_1[3]),
        .I1(or_ln134_47_fu_9244_p3[6]),
        .I2(or_ln134_49_fu_9256_p3[5]),
        .I3(q2_reg_i_196_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I5(or_ln134_50_fu_9262_p3[4]),
        .O(data12[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_108__0
       (.I0(or_ln134_19_reg_32897[5]),
        .I1(or_ln134_33_reg_32975[6]),
        .I2(or_ln134_34_reg_32981[4]),
        .I3(q2_reg_i_197_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I5(or_ln134_33_reg_32975[5]),
        .O(data14[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_109
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I1(q2_reg_i_24__0_0[5]),
        .I2(x_assign_100_reg_33867[5]),
        .I3(or_ln134_69_fu_13624_p3[7]),
        .I4(q2_reg_i_65__0_0[3]),
        .I5(q2_reg_i_65__0_1[3]),
        .O(q2_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_10__0
       (.I0(q2_reg_i_55_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_56__0_n_0),
        .I3(q2_reg_i_57__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_58_n_0),
        .O(q2_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_110
       (.I0(q2_reg_i_26_1[5]),
        .I1(q2_reg_i_26_2[5]),
        .I2(xor_ln124_340_fu_27365_p2[5]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_111
       (.I0(xor_ln124_308_fu_25093_p2[5]),
        .I1(\reg_2428_reg[5] [4]),
        .I2(q2_reg_i_26_0[5]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_112
       (.I0(q2_reg_i_26_3[5]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I2(or_ln134_179_fu_29538_p3[7]),
        .I3(or_ln134_181_fu_29550_p3[5]),
        .I4(or_ln134_180_fu_29544_p3[3]),
        .I5(or_ln134_179_fu_29538_p3[5]),
        .O(xor_ln124_372_fu_29637_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_113__0
       (.I0(q2_reg_i_153_1[2]),
        .I1(or_ln134_47_fu_9244_p3[5]),
        .I2(or_ln134_49_fu_9256_p3[4]),
        .I3(q2_reg_i_200_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I5(or_ln134_50_fu_9262_p3[3]),
        .O(data12[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_114
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I1(q2_reg_i_24__0_0[4]),
        .I2(x_assign_100_reg_33867[4]),
        .I3(or_ln134_69_fu_13624_p3[6]),
        .I4(q2_reg_i_65__0_0[2]),
        .I5(q2_reg_i_65__0_1[2]),
        .O(q2_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_115__0
       (.I0(q2_reg_i_26_1[4]),
        .I1(q2_reg_i_26_2[4]),
        .I2(xor_ln124_340_fu_27365_p2[4]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_116__0
       (.I0(q2_reg_i_202_n_0),
        .I1(data6[4]),
        .I2(q2_reg_i_26_0[4]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_116__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_117__0
       (.I0(q2_reg_i_26_3[4]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I2(or_ln134_179_fu_29538_p3[6]),
        .I3(or_ln134_181_fu_29550_p3[4]),
        .I4(or_ln134_180_fu_29544_p3[2]),
        .I5(or_ln134_179_fu_29538_p3[4]),
        .O(xor_ln124_372_fu_29637_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_118__0
       (.I0(x_assign_76_reg_33531[3]),
        .I1(\xor_ln124_140_reg_33684_reg[3] [2]),
        .I2(or_ln134_66_fu_11534_p3[2]),
        .I3(q2_reg_i_204__0_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I5(or_ln134_65_fu_11528_p3[3]),
        .O(data10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_119__0
       (.I0(x_assign_28_reg_32891[3]),
        .I1(\xor_ln124_76_reg_33012_reg[3] [2]),
        .I2(or_ln134_34_reg_32981[2]),
        .I3(q2_reg_i_205__0_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I5(or_ln134_33_reg_32975[3]),
        .O(data14[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_11__0
       (.I0(q2_reg_i_59_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_60__0_n_0),
        .I3(q2_reg_i_61__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_62_n_0),
        .O(q2_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_120
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I1(q2_reg_i_24__0_0[3]),
        .I2(x_assign_100_reg_33867[3]),
        .I3(\xor_ln124_174_reg_34030_reg[3] [3]),
        .I4(q2_reg_i_65__0_0[1]),
        .I5(q2_reg_i_65__0_1[1]),
        .O(xor_ln124_149_fu_13711_p2));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_121
       (.I0(q2_reg_i_26_1[3]),
        .I1(q2_reg_i_26_2[3]),
        .I2(xor_ln124_340_fu_27365_p2[3]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_122__0
       (.I0(xor_ln124_308_fu_25093_p2[3]),
        .I1(\reg_2428_reg[5] [3]),
        .I2(q2_reg_i_26_0[3]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_123
       (.I0(q2_reg_i_26_3[3]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [3]),
        .I3(x_assign_273_reg_36101[3]),
        .I4(or_ln134_180_fu_29544_p3[1]),
        .I5(or_ln134_179_fu_29538_p3[3]),
        .O(xor_ln124_372_fu_29637_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_124__0
       (.I0(x_assign_76_reg_33531[2]),
        .I1(\xor_ln124_140_reg_33684_reg[3] [1]),
        .I2(or_ln134_66_fu_11534_p3[1]),
        .I3(q2_reg_i_208_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I5(or_ln134_65_fu_11528_p3[2]),
        .O(data10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_125__0
       (.I0(q2_reg_i_153_1[0]),
        .I1(\xor_ln124_110_reg_33358_reg[3] [1]),
        .I2(or_ln134_49_fu_9256_p3[2]),
        .I3(q2_reg_i_209__0_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [2]),
        .I5(or_ln134_50_fu_9262_p3[1]),
        .O(data12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_126
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I1(q2_reg_i_24__0_0[2]),
        .I2(x_assign_100_reg_33867[2]),
        .I3(\xor_ln124_174_reg_34030_reg[3] [2]),
        .I4(q2_reg_i_65__0_0[0]),
        .I5(q2_reg_i_65__0_1[0]),
        .O(q2_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_127
       (.I0(q2_reg_i_26_1[2]),
        .I1(q2_reg_i_26_2[2]),
        .I2(xor_ln124_340_fu_27365_p2[2]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_128
       (.I0(q2_reg_i_211_n_0),
        .I1(\reg_2428_reg[5] [2]),
        .I2(q2_reg_i_26_0[2]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_129__0
       (.I0(q2_reg_i_26_3[2]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [2]),
        .I3(x_assign_273_reg_36101[2]),
        .I4(or_ln134_180_fu_29544_p3[0]),
        .I5(or_ln134_179_fu_29538_p3[2]),
        .O(xor_ln124_372_fu_29637_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_12__0
       (.I0(q2_reg_i_63_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_64__0_n_0),
        .I3(q2_reg_i_65__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_66_n_0),
        .O(q2_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_130__0
       (.I0(x_assign_54_reg_33211[7]),
        .I1(\xor_ln124_110_reg_33358_reg[3] [0]),
        .I2(or_ln134_49_fu_9256_p3[1]),
        .I3(q2_reg_i_212_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I5(or_ln134_50_fu_9262_p3[0]),
        .O(data12[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_131__0
       (.I0(x_assign_28_reg_32891[1]),
        .I1(\xor_ln124_76_reg_33012_reg[3] [0]),
        .I2(or_ln134_34_reg_32981[0]),
        .I3(q2_reg_i_213__0_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I5(or_ln134_33_reg_32975[1]),
        .O(data14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_132
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I1(q2_reg_i_24__0_0[1]),
        .I2(x_assign_100_reg_33867[1]),
        .I3(\xor_ln124_174_reg_34030_reg[3] [1]),
        .I4(x_assign_100_reg_33867[7]),
        .I5(x_assign_103_reg_33889[7]),
        .O(q2_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_133
       (.I0(q2_reg_i_26_1[1]),
        .I1(q2_reg_i_26_2[1]),
        .I2(q2_reg_i_214_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_134
       (.I0(q2_reg_i_215_n_0),
        .I1(\reg_2428_reg[5] [1]),
        .I2(q2_reg_i_26_0[1]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_135
       (.I0(q2_reg_i_26_3[1]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [1]),
        .I3(x_assign_273_reg_36101[1]),
        .I4(x_assign_271_reg_36085[5]),
        .I5(or_ln134_179_fu_29538_p3[1]),
        .O(q2_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_136__0
       (.I0(x_assign_28_reg_32891[0]),
        .I1(or_ln134_33_reg_32975[1]),
        .I2(x_assign_48_reg_32939),
        .I3(q2_reg_i_216_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I5(or_ln134_33_reg_32975[0]),
        .O(data14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_137__0
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I1(q2_reg_i_24__0_0[0]),
        .I2(x_assign_100_reg_33867[0]),
        .I3(\xor_ln124_174_reg_34030_reg[3] [0]),
        .I4(x_assign_100_reg_33867[6]),
        .I5(x_assign_103_reg_33889[6]),
        .O(q2_reg_i_137__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_138
       (.I0(q2_reg_i_26_1[0]),
        .I1(q2_reg_i_26_2[0]),
        .I2(xor_ln124_340_fu_27365_p2[0]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_139
       (.I0(q2_reg_i_218_n_0),
        .I1(\reg_2428_reg[5] [0]),
        .I2(q2_reg_i_26_0[0]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_13__0
       (.I0(q2_reg_i_67_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_68__0_n_0),
        .I3(q2_reg_i_69__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_70_n_0),
        .O(q2_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_140
       (.I0(q2_reg_i_26_3[0]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [0]),
        .I3(x_assign_273_reg_36101[0]),
        .I4(x_assign_271_reg_36085[4]),
        .I5(or_ln134_179_fu_29538_p3[0]),
        .O(q2_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_141
       (.I0(or_ln134_52_fu_11346_p3[1]),
        .I1(or_ln134_63_fu_11516_p3[0]),
        .I2(or_ln134_63_fu_11516_p3[7]),
        .I3(q2_reg_i_219_n_0),
        .I4(x_assign_78_reg_33547[7]),
        .I5(x_assign_98_reg_33617[3]),
        .O(q2_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_142__0
       (.I0(x_assign_30_reg_32903[7]),
        .I1(or_ln134_31_reg_32951[7]),
        .I2(or_ln134_31_reg_32951[0]),
        .I3(q2_reg_i_220_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I5(or_ln134_33_reg_32975[0]),
        .O(q2_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_143__0
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(q2_reg_i_57__0_0[7]),
        .I2(x_assign_102_reg_33883[5]),
        .I3(x_assign_103_reg_33889[7]),
        .I4(x_assign_100_reg_33867[5]),
        .I5(x_assign_103_reg_33889[5]),
        .O(q2_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_144
       (.I0(q2_reg_i_58_1[7]),
        .I1(q2_reg_i_58_2[7]),
        .I2(q2_reg_i_221_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_145
       (.I0(q2_reg_i_222_n_0),
        .I1(q2_reg_i_223_n_0),
        .I2(q2_reg_i_58_0[7]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_146
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I1(q2_reg_i_58_3[7]),
        .I2(x_assign_271_reg_36085[5]),
        .I3(x_assign_270_reg_36079[7]),
        .I4(or_ln134_180_fu_29544_p3[5]),
        .I5(or_ln134_179_fu_29538_p3[7]),
        .O(p_117_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_147
       (.I0(x_assign_54_reg_33211[6]),
        .I1(or_ln134_47_fu_9244_p3[7]),
        .I2(x_assign_74_reg_33281[2]),
        .I3(q2_reg_i_224_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I5(or_ln134_47_fu_9244_p3[6]),
        .O(q2_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_148__0
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(q2_reg_i_57__0_0[6]),
        .I2(x_assign_102_reg_33883[4]),
        .I3(x_assign_103_reg_33889[6]),
        .I4(x_assign_100_reg_33867[4]),
        .I5(x_assign_103_reg_33889[4]),
        .O(q2_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_149__0
       (.I0(q2_reg_i_58_1[6]),
        .I1(q2_reg_i_58_2[6]),
        .I2(q2_reg_i_225_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_149__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_14__0
       (.I0(q2_reg_i_71_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_72__0_n_0),
        .I3(q2_reg_i_73__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_74_n_0),
        .O(q2_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_150
       (.I0(xor_ln124_306_fu_25039_p2[6]),
        .I1(q2_reg_i_227_n_0),
        .I2(q2_reg_i_58_0[6]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_151
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I1(q2_reg_i_58_3[6]),
        .I2(x_assign_271_reg_36085[4]),
        .I3(x_assign_270_reg_36079[6]),
        .I4(or_ln134_180_fu_29544_p3[4]),
        .I5(or_ln134_179_fu_29538_p3[6]),
        .O(q2_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_152
       (.I0(or_ln134_52_fu_11346_p3[7]),
        .I1(or_ln134_63_fu_11516_p3[6]),
        .I2(or_ln134_63_fu_11516_p3[5]),
        .I3(q2_reg_i_228_n_0),
        .I4(x_assign_78_reg_33547[5]),
        .I5(x_assign_98_reg_33617[1]),
        .O(q2_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_153
       (.I0(x_assign_54_reg_33211[5]),
        .I1(or_ln134_47_fu_9244_p3[6]),
        .I2(x_assign_74_reg_33281[1]),
        .I3(q2_reg_i_229_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I5(or_ln134_47_fu_9244_p3[5]),
        .O(q2_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_154__0
       (.I0(x_assign_30_reg_32903[5]),
        .I1(or_ln134_31_reg_32951[5]),
        .I2(or_ln134_31_reg_32951[6]),
        .I3(q2_reg_i_230_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I5(or_ln134_33_reg_32975[6]),
        .O(q2_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_155__0
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(q2_reg_i_57__0_0[5]),
        .I2(or_ln134_70_fu_13630_p3[5]),
        .I3(x_assign_103_reg_33889[5]),
        .I4(q2_reg_i_65__0_0[3]),
        .I5(q2_reg_i_65__0_1[3]),
        .O(xor_ln124_147_fu_13657_p2[5]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_156
       (.I0(q2_reg_i_58_1[5]),
        .I1(q2_reg_i_58_2[5]),
        .I2(q2_reg_i_231_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_157
       (.I0(q2_reg_i_232_n_0),
        .I1(q2_reg_i_233_n_0),
        .I2(q2_reg_i_58_0[5]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_158
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I1(q2_reg_i_58_3[5]),
        .I2(or_ln134_180_fu_29544_p3[5]),
        .I3(x_assign_270_reg_36079[5]),
        .I4(or_ln134_180_fu_29544_p3[3]),
        .I5(or_ln134_179_fu_29538_p3[5]),
        .O(q2_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_159
       (.I0(x_assign_54_reg_33211[4]),
        .I1(or_ln134_47_fu_9244_p3[5]),
        .I2(q2_reg_i_67_0[2]),
        .I3(q2_reg_i_234_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I5(or_ln134_47_fu_9244_p3[4]),
        .O(q2_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_15__0
       (.I0(q2_reg_i_75_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_76__0_n_0),
        .I3(q2_reg_i_77__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_78_n_0),
        .O(q2_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_160__0
       (.I0(x_assign_30_reg_32903[4]),
        .I1(or_ln134_31_reg_32951[4]),
        .I2(or_ln134_31_reg_32951[5]),
        .I3(q2_reg_i_235_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I5(or_ln134_33_reg_32975[5]),
        .O(q2_reg_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_161__0
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(q2_reg_i_57__0_0[4]),
        .I2(or_ln134_70_fu_13630_p3[4]),
        .I3(x_assign_103_reg_33889[4]),
        .I4(q2_reg_i_65__0_0[2]),
        .I5(q2_reg_i_65__0_1[2]),
        .O(q2_reg_i_161__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_162
       (.I0(q2_reg_i_58_1[4]),
        .I1(q2_reg_i_58_2[4]),
        .I2(q2_reg_i_236_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_163
       (.I0(q2_reg_i_237_n_0),
        .I1(\xor_ln124_236_reg_34593_reg[4] [3]),
        .I2(q2_reg_i_58_0[4]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_164
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I1(q2_reg_i_58_3[4]),
        .I2(or_ln134_180_fu_29544_p3[4]),
        .I3(x_assign_270_reg_36079[4]),
        .I4(or_ln134_180_fu_29544_p3[2]),
        .I5(or_ln134_179_fu_29538_p3[4]),
        .O(p_117_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_165
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(q2_reg_i_57__0_0[3]),
        .I2(x_assign_102_reg_33883[3]),
        .I3(x_assign_103_reg_33889[3]),
        .I4(q2_reg_i_65__0_0[1]),
        .I5(q2_reg_i_65__0_1[1]),
        .O(xor_ln124_147_fu_13657_p2[3]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_166__0
       (.I0(q2_reg_i_58_1[3]),
        .I1(q2_reg_i_58_2[3]),
        .I2(q2_reg_i_238_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_166__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_167__0
       (.I0(xor_ln124_306_fu_25039_p2[3]),
        .I1(\xor_ln124_236_reg_34593_reg[4] [2]),
        .I2(q2_reg_i_58_0[3]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_167__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_168
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I1(q2_reg_i_58_3[3]),
        .I2(x_assign_271_reg_36085[3]),
        .I3(x_assign_270_reg_36079[3]),
        .I4(or_ln134_180_fu_29544_p3[1]),
        .I5(or_ln134_179_fu_29538_p3[3]),
        .O(q2_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_169
       (.I0(x_assign_30_reg_32903[2]),
        .I1(or_ln134_31_reg_32951[2]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_0 [1]),
        .I3(q2_reg_i_240_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I5(\xor_ln124_76_reg_33012_reg[3] [1]),
        .O(q2_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_16__0
       (.I0(q2_reg_i_79_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_80__0_n_0),
        .I3(q2_reg_i_81__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_82_n_0),
        .O(q2_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_170
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(q2_reg_i_57__0_0[2]),
        .I2(x_assign_102_reg_33883[2]),
        .I3(x_assign_103_reg_33889[2]),
        .I4(q2_reg_i_65__0_0[0]),
        .I5(q2_reg_i_65__0_1[0]),
        .O(q2_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_171
       (.I0(q2_reg_i_58_1[2]),
        .I1(q2_reg_i_58_2[2]),
        .I2(xor_ln124_338_fu_27311_p2[2]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_172__0
       (.I0(xor_ln124_306_fu_25039_p2[2]),
        .I1(\xor_ln124_236_reg_34593_reg[4] [1]),
        .I2(q2_reg_i_58_0[2]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_172__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_173__0
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I1(q2_reg_i_58_3[2]),
        .I2(x_assign_271_reg_36085[2]),
        .I3(x_assign_270_reg_36079[2]),
        .I4(or_ln134_180_fu_29544_p3[0]),
        .I5(or_ln134_179_fu_29538_p3[2]),
        .O(q2_reg_i_173__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_174
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(q2_reg_i_57__0_0[1]),
        .I2(x_assign_102_reg_33883[1]),
        .I3(x_assign_103_reg_33889[1]),
        .I4(x_assign_100_reg_33867[7]),
        .I5(x_assign_103_reg_33889[7]),
        .O(q2_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_175
       (.I0(q2_reg_i_58_1[1]),
        .I1(q2_reg_i_58_2[1]),
        .I2(q2_reg_i_243_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_176
       (.I0(xor_ln124_306_fu_25039_p2[1]),
        .I1(\xor_ln124_236_reg_34593_reg[4] [0]),
        .I2(q2_reg_i_58_0[1]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_177
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I1(q2_reg_i_58_3[1]),
        .I2(x_assign_271_reg_36085[1]),
        .I3(x_assign_270_reg_36079[1]),
        .I4(x_assign_271_reg_36085[5]),
        .I5(or_ln134_179_fu_29538_p3[1]),
        .O(p_117_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_178__0
       (.I0(\xor_ln124_140_reg_33684_reg[3]_1 [0]),
        .I1(or_ln134_63_fu_11516_p3[1]),
        .I2(or_ln134_63_fu_11516_p3[0]),
        .I3(q2_reg_i_245_n_0),
        .I4(x_assign_78_reg_33547[0]),
        .I5(x_assign_98_reg_33617[4]),
        .O(q2_reg_i_178__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_179__0
       (.I0(x_assign_54_reg_33211[0]),
        .I1(or_ln134_47_fu_9244_p3[1]),
        .I2(x_assign_74_reg_33281[4]),
        .I3(q2_reg_i_246_n_0),
        .I4(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I5(or_ln134_47_fu_9244_p3[0]),
        .O(q2_reg_i_179__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_17__0
       (.I0(q2_reg_i_83_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_84__0_n_0),
        .I3(q2_reg_i_85__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_86_n_0),
        .O(q2_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_180
       (.I0(x_assign_30_reg_32903[0]),
        .I1(or_ln134_31_reg_32951[0]),
        .I2(or_ln134_31_reg_32951[1]),
        .I3(q2_reg_i_247_n_0),
        .I4(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I5(or_ln134_33_reg_32975[1]),
        .O(q2_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_181
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(q2_reg_i_57__0_0[0]),
        .I2(x_assign_102_reg_33883[0]),
        .I3(x_assign_103_reg_33889[0]),
        .I4(x_assign_100_reg_33867[6]),
        .I5(x_assign_103_reg_33889[6]),
        .O(q2_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_182
       (.I0(q2_reg_i_58_1[0]),
        .I1(q2_reg_i_58_2[0]),
        .I2(xor_ln124_338_fu_27311_p2[0]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_183__0
       (.I0(xor_ln124_306_fu_25039_p2[0]),
        .I1(q2_reg_i_250_n_0),
        .I2(q2_reg_i_58_0[0]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_183__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_184__0
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I1(q2_reg_i_58_3[0]),
        .I2(x_assign_271_reg_36085[0]),
        .I3(x_assign_270_reg_36079[0]),
        .I4(x_assign_271_reg_36085[4]),
        .I5(or_ln134_179_fu_29538_p3[0]),
        .O(p_117_in[0]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    q2_reg_i_185
       (.I0(clefia_s0_address0120_out),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q0_reg_48[8]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address0121_out),
        .O(q2_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_186
       (.I0(or_ln134_49_fu_9256_p3[0]),
        .I1(q5_reg_51[7]),
        .I2(x_assign_57_reg_33233[7]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [7]),
        .I4(x_assign_57_reg_33233[5]),
        .I5(x_assign_52_reg_33195[5]),
        .O(q2_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_187
       (.I0(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I1(q2_reg_i_98_0[7]),
        .I2(or_ln134_163_fu_27266_p3[1]),
        .I3(or_ln134_165_fu_27278_p3[1]),
        .I4(or_ln134_163_fu_27266_p3[7]),
        .I5(or_ln134_164_fu_27272_p3[5]),
        .O(q2_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_189
       (.I0(q2_reg_i_99_0[7]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I2(or_ln134_147_fu_24994_p3[1]),
        .I3(or_ln134_149_fu_25006_p3[1]),
        .I4(or_ln134_148_fu_25000_p3[5]),
        .I5(or_ln134_147_fu_24994_p3[7]),
        .O(q2_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    q2_reg_i_19
       (.I0(q2_reg_i_87_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q0_reg_48[5]),
        .I3(clefia_s0_address218_out),
        .I4(clefia_s0_address0124_out),
        .I5(clefia_s0_address2113_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_190
       (.I0(x_assign_201_reg_35093[7]),
        .I1(or_ln134_145_fu_22910_p3[7]),
        .I2(or_ln134_145_fu_22910_p3[0]),
        .I3(q2_reg_i_251_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I5(or_ln134_143_fu_22898_p3[0]),
        .O(data6[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_191
       (.I0(or_ln134_49_fu_9256_p3[7]),
        .I1(q5_reg_51[6]),
        .I2(x_assign_57_reg_33233[6]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [6]),
        .I4(x_assign_57_reg_33233[4]),
        .I5(x_assign_52_reg_33195[4]),
        .O(q2_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_192
       (.I0(or_ln134_31_reg_32951[7]),
        .I1(\xor_ln124_78_reg_33022_reg[7] [6]),
        .I2(x_assign_30_reg_32903[4]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I4(x_assign_33_reg_32921[6]),
        .I5(x_assign_33_reg_32921[4]),
        .O(q2_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_193
       (.I0(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I1(q2_reg_i_98_0[6]),
        .I2(or_ln134_163_fu_27266_p3[0]),
        .I3(or_ln134_165_fu_27278_p3[0]),
        .I4(or_ln134_163_fu_27266_p3[6]),
        .I5(or_ln134_164_fu_27272_p3[4]),
        .O(q2_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_194
       (.I0(q2_reg_i_99_0[6]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I2(or_ln134_147_fu_24994_p3[0]),
        .I3(or_ln134_149_fu_25006_p3[0]),
        .I4(or_ln134_148_fu_25000_p3[4]),
        .I5(or_ln134_147_fu_24994_p3[6]),
        .O(q2_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_195
       (.I0(x_assign_201_reg_35093[6]),
        .I1(or_ln134_145_fu_22910_p3[6]),
        .I2(or_ln134_145_fu_22910_p3[7]),
        .I3(q2_reg_i_252_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I5(or_ln134_143_fu_22898_p3[7]),
        .O(data6[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_196
       (.I0(or_ln134_49_fu_9256_p3[6]),
        .I1(q5_reg_51[5]),
        .I2(x_assign_57_reg_33233[5]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [5]),
        .I4(q2_reg_i_153_0[3]),
        .I5(or_ln134_35_fu_9068_p3[5]),
        .O(q2_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_197
       (.I0(or_ln134_31_reg_32951[6]),
        .I1(\xor_ln124_78_reg_33022_reg[7] [5]),
        .I2(q2_reg_i_154__0_0[3]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I4(x_assign_33_reg_32921[5]),
        .I5(q2_reg_i_154__0_1[3]),
        .O(q2_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_198
       (.I0(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I1(q2_reg_i_98_0[5]),
        .I2(or_ln134_163_fu_27266_p3[7]),
        .I3(or_ln134_165_fu_27278_p3[7]),
        .I4(or_ln134_163_fu_27266_p3[5]),
        .I5(or_ln134_164_fu_27272_p3[3]),
        .O(xor_ln124_340_fu_27365_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_199__0
       (.I0(q2_reg_i_99_0[5]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I2(or_ln134_147_fu_24994_p3[7]),
        .I3(or_ln134_149_fu_25006_p3[7]),
        .I4(or_ln134_148_fu_25000_p3[3]),
        .I5(or_ln134_147_fu_24994_p3[5]),
        .O(xor_ln124_308_fu_25093_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    q2_reg_i_1__0
       (.I0(clefia_s0_address2112_out),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ce03),
        .I3(q0_reg_48[9]),
        .I4(q0_reg_48[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_ce2));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_200
       (.I0(or_ln134_49_fu_9256_p3[5]),
        .I1(q5_reg_51[4]),
        .I2(x_assign_57_reg_33233[4]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [4]),
        .I4(q2_reg_i_153_0[2]),
        .I5(or_ln134_35_fu_9068_p3[4]),
        .O(q2_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_201
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(q2_reg_i_98_0[4]),
        .I2(or_ln134_163_fu_27266_p3[6]),
        .I3(or_ln134_165_fu_27278_p3[6]),
        .I4(or_ln134_163_fu_27266_p3[4]),
        .I5(or_ln134_164_fu_27272_p3[2]),
        .O(xor_ln124_340_fu_27365_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_202
       (.I0(q2_reg_i_99_0[4]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I2(or_ln134_147_fu_24994_p3[6]),
        .I3(or_ln134_149_fu_25006_p3[6]),
        .I4(or_ln134_148_fu_25000_p3[2]),
        .I5(or_ln134_147_fu_24994_p3[4]),
        .O(q2_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_203__0
       (.I0(x_assign_201_reg_35093[4]),
        .I1(or_ln134_145_fu_22910_p3[4]),
        .I2(or_ln134_145_fu_22910_p3[5]),
        .I3(q2_reg_i_253_n_0),
        .I4(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I5(or_ln134_143_fu_22898_p3[5]),
        .O(data6[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_204__0
       (.I0(\xor_ln124_140_reg_33684_reg[3]_0 [2]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [3]),
        .I2(\xor_ln124_142_reg_33694_reg[5] [1]),
        .I3(\xor_ln124_142_reg_33694_reg[7] [3]),
        .I4(x_assign_81_reg_33569[3]),
        .I5(\xor_ln124_142_reg_33694_reg[5]_0 [1]),
        .O(q2_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_205__0
       (.I0(\xor_ln124_76_reg_33012_reg[3]_0 [2]),
        .I1(\xor_ln124_78_reg_33022_reg[7] [3]),
        .I2(q2_reg_i_154__0_0[1]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I4(x_assign_33_reg_32921[3]),
        .I5(q2_reg_i_154__0_1[1]),
        .O(q2_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_206
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(q2_reg_i_98_0[3]),
        .I2(q0_reg_i_199_0[3]),
        .I3(q0_reg_i_199_1[3]),
        .I4(or_ln134_163_fu_27266_p3[3]),
        .I5(or_ln134_164_fu_27272_p3[1]),
        .O(xor_ln124_340_fu_27365_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_207
       (.I0(q2_reg_i_99_0[3]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I2(q0_reg_i_200_0[3]),
        .I3(q0_reg_i_126_0[3]),
        .I4(or_ln134_148_fu_25000_p3[1]),
        .I5(or_ln134_147_fu_24994_p3[3]),
        .O(xor_ln124_308_fu_25093_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_208
       (.I0(\xor_ln124_140_reg_33684_reg[3]_0 [1]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [2]),
        .I2(\xor_ln124_142_reg_33694_reg[5] [0]),
        .I3(\xor_ln124_142_reg_33694_reg[7] [2]),
        .I4(x_assign_81_reg_33569[2]),
        .I5(\xor_ln124_142_reg_33694_reg[5]_0 [0]),
        .O(q2_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_209__0
       (.I0(\xor_ln124_110_reg_33358_reg[3]_0 [1]),
        .I1(q5_reg_51[2]),
        .I2(x_assign_57_reg_33233[2]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [2]),
        .I4(q2_reg_i_153_0[0]),
        .I5(x_assign_52_reg_33195[2]),
        .O(q2_reg_i_209__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_210
       (.I0(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I1(q2_reg_i_98_0[2]),
        .I2(q0_reg_i_199_0[2]),
        .I3(q0_reg_i_199_1[2]),
        .I4(or_ln134_163_fu_27266_p3[2]),
        .I5(or_ln134_164_fu_27272_p3[0]),
        .O(xor_ln124_340_fu_27365_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_211
       (.I0(q2_reg_i_99_0[2]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I2(q0_reg_i_200_0[2]),
        .I3(q0_reg_i_126_0[2]),
        .I4(or_ln134_148_fu_25000_p3[0]),
        .I5(or_ln134_147_fu_24994_p3[2]),
        .O(q2_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_212
       (.I0(\xor_ln124_110_reg_33358_reg[3]_0 [0]),
        .I1(q5_reg_51[1]),
        .I2(x_assign_57_reg_33233[1]),
        .I3(\xor_ln124_365_reg_35890_reg[7] [1]),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_52_reg_33195[1]),
        .O(q2_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_213__0
       (.I0(\xor_ln124_76_reg_33012_reg[3]_0 [0]),
        .I1(\xor_ln124_78_reg_33022_reg[7] [1]),
        .I2(x_assign_30_reg_32903[7]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I4(x_assign_33_reg_32921[1]),
        .I5(x_assign_33_reg_32921[7]),
        .O(q2_reg_i_213__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_214
       (.I0(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I1(q2_reg_i_98_0[1]),
        .I2(q0_reg_i_199_0[1]),
        .I3(q0_reg_i_199_1[1]),
        .I4(or_ln134_163_fu_27266_p3[1]),
        .I5(x_assign_247_reg_35749[5]),
        .O(q2_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_215
       (.I0(q2_reg_i_99_0[1]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I2(q0_reg_i_200_0[1]),
        .I3(q0_reg_i_126_0[1]),
        .I4(x_assign_223_reg_35413[5]),
        .I5(or_ln134_147_fu_24994_p3[1]),
        .O(q2_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_216
       (.I0(or_ln134_31_reg_32951[1]),
        .I1(\xor_ln124_78_reg_33022_reg[7] [0]),
        .I2(x_assign_30_reg_32903[6]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I4(x_assign_33_reg_32921[0]),
        .I5(x_assign_33_reg_32921[6]),
        .O(q2_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_217
       (.I0(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I1(q2_reg_i_98_0[0]),
        .I2(q0_reg_i_199_0[0]),
        .I3(q0_reg_i_199_1[0]),
        .I4(or_ln134_163_fu_27266_p3[0]),
        .I5(x_assign_247_reg_35749[4]),
        .O(xor_ln124_340_fu_27365_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_218
       (.I0(q2_reg_i_99_0[0]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I2(q0_reg_i_200_0[0]),
        .I3(q0_reg_i_126_0[0]),
        .I4(x_assign_223_reg_35413[4]),
        .I5(or_ln134_147_fu_24994_p3[0]),
        .O(q2_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_219
       (.I0(or_ln134_65_fu_11528_p3[0]),
        .I1(q2_reg_i_141_0[7]),
        .I2(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I3(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I4(x_assign_78_reg_33547[5]),
        .I5(x_assign_81_reg_33569[5]),
        .O(q2_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_21__0
       (.I0(\reg_2454_reg[7]_0 [5]),
        .I1(data12[7]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [7]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    q2_reg_i_22
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_48[15]),
        .I4(clefia_s0_address2112_out),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_220
       (.I0(x_assign_50_reg_32957[3]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [7]),
        .I2(x_assign_30_reg_32903[5]),
        .I3(q2_reg_i_142__0_0[7]),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(x_assign_33_reg_32921[5]),
        .O(q2_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_221
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(q2_reg_i_144_0[7]),
        .I2(x_assign_246_reg_35743[7]),
        .I3(x_assign_247_reg_35749[5]),
        .I4(or_ln134_163_fu_27266_p3[7]),
        .I5(or_ln134_164_fu_27272_p3[5]),
        .O(q2_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_222
       (.I0(q2_reg_i_145_0[7]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I2(x_assign_223_reg_35413[5]),
        .I3(x_assign_222_reg_35407[7]),
        .I4(or_ln134_148_fu_25000_p3[5]),
        .I5(or_ln134_147_fu_24994_p3[7]),
        .O(q2_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_223
       (.I0(x_assign_201_reg_35093[5]),
        .I1(or_ln134_143_fu_22898_p3[0]),
        .I2(x_assign_218_reg_35141[3]),
        .I3(q2_reg_i_254_n_0),
        .I4(x_assign_198_reg_35071[5]),
        .I5(or_ln134_143_fu_22898_p3[7]),
        .O(q2_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_224
       (.I0(or_ln134_49_fu_9256_p3[7]),
        .I1(\xor_ln124_108_reg_33348_reg[7] [6]),
        .I2(x_assign_57_reg_33233[4]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I4(or_ln134_36_fu_9074_p3[0]),
        .I5(x_assign_54_reg_33211[4]),
        .O(q2_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_225
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(q2_reg_i_144_0[6]),
        .I2(x_assign_246_reg_35743[6]),
        .I3(x_assign_247_reg_35749[4]),
        .I4(or_ln134_163_fu_27266_p3[6]),
        .I5(or_ln134_164_fu_27272_p3[4]),
        .O(q2_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_226
       (.I0(q2_reg_i_145_0[6]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I2(x_assign_223_reg_35413[4]),
        .I3(x_assign_222_reg_35407[6]),
        .I4(or_ln134_148_fu_25000_p3[4]),
        .I5(or_ln134_147_fu_24994_p3[6]),
        .O(xor_ln124_306_fu_25039_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_227
       (.I0(x_assign_201_reg_35093[4]),
        .I1(or_ln134_143_fu_22898_p3[7]),
        .I2(x_assign_218_reg_35141[2]),
        .I3(q2_reg_i_255_n_0),
        .I4(x_assign_198_reg_35071[4]),
        .I5(or_ln134_143_fu_22898_p3[6]),
        .O(q2_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_228
       (.I0(or_ln134_65_fu_11528_p3[6]),
        .I1(q2_reg_i_141_0[5]),
        .I2(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I3(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I4(\xor_ln124_142_reg_33694_reg[5]_0 [3]),
        .I5(\xor_ln124_142_reg_33694_reg[5] [3]),
        .O(q2_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_229
       (.I0(or_ln134_49_fu_9256_p3[6]),
        .I1(\xor_ln124_108_reg_33348_reg[7] [5]),
        .I2(q2_reg_i_153_0[3]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I4(or_ln134_36_fu_9074_p3[7]),
        .I5(q2_reg_i_153_1[3]),
        .O(q2_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_230
       (.I0(x_assign_50_reg_32957[1]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [5]),
        .I2(q2_reg_i_154__0_0[3]),
        .I3(q2_reg_i_142__0_0[5]),
        .I4(or_ln134_20_reg_32915[7]),
        .I5(q2_reg_i_154__0_1[3]),
        .O(q2_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_231
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I1(q2_reg_i_144_0[5]),
        .I2(x_assign_246_reg_35743[5]),
        .I3(or_ln134_164_fu_27272_p3[5]),
        .I4(or_ln134_163_fu_27266_p3[5]),
        .I5(or_ln134_164_fu_27272_p3[3]),
        .O(q2_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_232
       (.I0(q2_reg_i_145_0[5]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I2(or_ln134_148_fu_25000_p3[5]),
        .I3(x_assign_222_reg_35407[5]),
        .I4(or_ln134_148_fu_25000_p3[3]),
        .I5(or_ln134_147_fu_24994_p3[5]),
        .O(q2_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_233
       (.I0(\xor_ln124_301_reg_35218_reg[5] [3]),
        .I1(or_ln134_143_fu_22898_p3[6]),
        .I2(x_assign_218_reg_35141[1]),
        .I3(q2_reg_i_256_n_0),
        .I4(\xor_ln124_301_reg_35218_reg[5]_0 [3]),
        .I5(or_ln134_143_fu_22898_p3[5]),
        .O(q2_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_234
       (.I0(or_ln134_49_fu_9256_p3[5]),
        .I1(\xor_ln124_108_reg_33348_reg[7] [4]),
        .I2(q2_reg_i_153_0[2]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I4(or_ln134_36_fu_9074_p3[6]),
        .I5(q2_reg_i_153_1[2]),
        .O(q2_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_235
       (.I0(q2_reg_i_160__0_0[2]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [4]),
        .I2(q2_reg_i_154__0_0[2]),
        .I3(q2_reg_i_142__0_0[4]),
        .I4(or_ln134_20_reg_32915[6]),
        .I5(q2_reg_i_154__0_1[2]),
        .O(q2_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_236
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I1(q2_reg_i_144_0[4]),
        .I2(x_assign_246_reg_35743[4]),
        .I3(or_ln134_164_fu_27272_p3[4]),
        .I4(or_ln134_163_fu_27266_p3[4]),
        .I5(or_ln134_164_fu_27272_p3[2]),
        .O(q2_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_237
       (.I0(q2_reg_i_145_0[4]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I2(or_ln134_148_fu_25000_p3[4]),
        .I3(x_assign_222_reg_35407[4]),
        .I4(or_ln134_148_fu_25000_p3[2]),
        .I5(or_ln134_147_fu_24994_p3[4]),
        .O(q2_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_238
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(q2_reg_i_144_0[3]),
        .I2(x_assign_246_reg_35743[3]),
        .I3(x_assign_247_reg_35749[3]),
        .I4(or_ln134_163_fu_27266_p3[3]),
        .I5(or_ln134_164_fu_27272_p3[1]),
        .O(q2_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_239
       (.I0(q2_reg_i_145_0[3]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I2(x_assign_223_reg_35413[3]),
        .I3(x_assign_222_reg_35407[3]),
        .I4(or_ln134_148_fu_25000_p3[1]),
        .I5(or_ln134_147_fu_24994_p3[3]),
        .O(xor_ln124_306_fu_25039_p2[3]));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q2_reg_i_23__0
       (.I0(\xor_ln124_61_reg_33059_reg[7] [7]),
        .I1(clefia_s0_address218_out),
        .I2(\xor_ln124_29_reg_32755_reg[7] [7]),
        .I3(\xor_ln124_14_reg_32472_reg[7] [2]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_240
       (.I0(q2_reg_i_160__0_0[0]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [2]),
        .I2(q2_reg_i_154__0_0[0]),
        .I3(q2_reg_i_142__0_0[2]),
        .I4(\xor_ln124_76_reg_33012_reg[3]_1 [2]),
        .I5(q2_reg_i_154__0_1[0]),
        .O(q2_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_241
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(q2_reg_i_144_0[2]),
        .I2(x_assign_246_reg_35743[2]),
        .I3(x_assign_247_reg_35749[2]),
        .I4(or_ln134_163_fu_27266_p3[2]),
        .I5(or_ln134_164_fu_27272_p3[0]),
        .O(xor_ln124_338_fu_27311_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_242
       (.I0(q2_reg_i_145_0[2]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I2(x_assign_223_reg_35413[2]),
        .I3(x_assign_222_reg_35407[2]),
        .I4(or_ln134_148_fu_25000_p3[0]),
        .I5(or_ln134_147_fu_24994_p3[2]),
        .O(xor_ln124_306_fu_25039_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_243
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(q2_reg_i_144_0[1]),
        .I2(x_assign_246_reg_35743[1]),
        .I3(x_assign_247_reg_35749[1]),
        .I4(or_ln134_163_fu_27266_p3[1]),
        .I5(x_assign_247_reg_35749[5]),
        .O(q2_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_244
       (.I0(q2_reg_i_145_0[1]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I2(x_assign_223_reg_35413[1]),
        .I3(x_assign_222_reg_35407[1]),
        .I4(x_assign_223_reg_35413[5]),
        .I5(or_ln134_147_fu_24994_p3[1]),
        .O(xor_ln124_306_fu_25039_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_245
       (.I0(or_ln134_65_fu_11528_p3[1]),
        .I1(q2_reg_i_141_0[0]),
        .I2(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I3(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I4(x_assign_78_reg_33547[6]),
        .I5(x_assign_81_reg_33569[6]),
        .O(q2_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_246
       (.I0(or_ln134_49_fu_9256_p3[1]),
        .I1(\xor_ln124_108_reg_33348_reg[7] [0]),
        .I2(x_assign_57_reg_33233[6]),
        .I3(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I4(\xor_ln124_108_reg_33348_reg[3] [0]),
        .I5(x_assign_54_reg_33211[6]),
        .O(q2_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_247
       (.I0(x_assign_50_reg_32957[4]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [0]),
        .I2(x_assign_30_reg_32903[6]),
        .I3(q2_reg_i_142__0_0[0]),
        .I4(\xor_ln124_76_reg_33012_reg[3]_1 [0]),
        .I5(x_assign_33_reg_32921[6]),
        .O(q2_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_248
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I1(q2_reg_i_144_0[0]),
        .I2(x_assign_246_reg_35743[0]),
        .I3(x_assign_247_reg_35749[0]),
        .I4(or_ln134_163_fu_27266_p3[0]),
        .I5(x_assign_247_reg_35749[4]),
        .O(xor_ln124_338_fu_27311_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_249
       (.I0(q2_reg_i_145_0[0]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I2(x_assign_223_reg_35413[0]),
        .I3(x_assign_222_reg_35407[0]),
        .I4(x_assign_223_reg_35413[4]),
        .I5(or_ln134_147_fu_24994_p3[0]),
        .O(xor_ln124_306_fu_25039_p2[0]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_24__0
       (.I0(\reg_2412_reg[7] [7]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [7]),
        .I2(q2_reg_i_94_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_24__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q2_reg_i_25
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(clefia_s0_address0120_out),
        .I2(clefia_s0_address2113_out),
        .I3(clefia_s0_address0121_out),
        .I4(pt_ce011),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_250
       (.I0(x_assign_201_reg_35093[6]),
        .I1(or_ln134_143_fu_22898_p3[1]),
        .I2(x_assign_218_reg_35141[4]),
        .I3(q2_reg_i_257_n_0),
        .I4(x_assign_198_reg_35071[6]),
        .I5(or_ln134_143_fu_22898_p3[0]),
        .O(q2_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_251
       (.I0(or_ln134_146_fu_22916_p3[6]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [7]),
        .I2(x_assign_201_reg_35093[5]),
        .I3(q2_reg_i_190_0[7]),
        .I4(x_assign_196_reg_35015[5]),
        .I5(x_assign_198_reg_35071[5]),
        .O(q2_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_252
       (.I0(or_ln134_146_fu_22916_p3[5]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [6]),
        .I2(x_assign_201_reg_35093[4]),
        .I3(q2_reg_i_190_0[6]),
        .I4(x_assign_196_reg_35015[4]),
        .I5(x_assign_198_reg_35071[4]),
        .O(q2_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_253
       (.I0(or_ln134_146_fu_22916_p3[3]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [4]),
        .I2(\xor_ln124_301_reg_35218_reg[5] [2]),
        .I3(q2_reg_i_190_0[4]),
        .I4(or_ln134_131_fu_22722_p3[4]),
        .I5(\xor_ln124_301_reg_35218_reg[5]_0 [2]),
        .O(q2_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_254
       (.I0(or_ln134_145_fu_22910_p3[0]),
        .I1(q2_reg_i_223_0[7]),
        .I2(q2_reg_i_223_1[7]),
        .I3(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I4(or_ln134_132_fu_22728_p3[1]),
        .I5(x_assign_198_reg_35071[7]),
        .O(q2_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_255
       (.I0(or_ln134_145_fu_22910_p3[7]),
        .I1(q2_reg_i_223_0[6]),
        .I2(q2_reg_i_223_1[6]),
        .I3(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I4(or_ln134_132_fu_22728_p3[0]),
        .I5(x_assign_198_reg_35071[6]),
        .O(q2_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_256
       (.I0(or_ln134_145_fu_22910_p3[6]),
        .I1(q2_reg_i_223_0[5]),
        .I2(q2_reg_i_223_1[5]),
        .I3(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I4(or_ln134_132_fu_22728_p3[7]),
        .I5(x_assign_198_reg_35071[5]),
        .O(q2_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_257
       (.I0(or_ln134_145_fu_22910_p3[1]),
        .I1(q2_reg_i_223_0[0]),
        .I2(q2_reg_i_223_1[0]),
        .I3(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I4(\xor_ln124_299_reg_35208_reg[3] [0]),
        .I5(x_assign_198_reg_35071[0]),
        .O(q2_reg_i_257_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_26
       (.I0(q2_reg_i_98_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_99_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_100_n_0),
        .O(q2_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_27__0
       (.I0(\reg_2454_reg[7]_0 [4]),
        .I1(data12[6]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [6]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q2_reg_i_28__0
       (.I0(\xor_ln124_61_reg_33059_reg[7] [6]),
        .I1(clefia_s0_address218_out),
        .I2(\xor_ln124_29_reg_32755_reg[7] [6]),
        .I3(data14[6]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_29
       (.I0(\reg_2412_reg[7] [6]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [6]),
        .I2(q2_reg_i_103_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_2__0
       (.I0(q2_reg_i_21__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_23__0_n_0),
        .I3(q2_reg_i_24__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_26_n_0),
        .O(q2_reg_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_30
       (.I0(q2_reg_i_104_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_105_n_0),
        .I3(pt_ce011),
        .I4(xor_ln124_372_fu_29637_p2[6]),
        .O(q2_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_31__0
       (.I0(\reg_2454_reg[7]_0 [3]),
        .I1(data12[5]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [5]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_32__0
       (.I0(\xor_ln124_61_reg_33059_reg[7] [5]),
        .I1(clefia_s0_address218_out),
        .I2(\xor_ln124_29_reg_32755_reg[7] [5]),
        .I3(data14[5]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_33
       (.I0(\reg_2412_reg[7] [5]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [5]),
        .I2(q2_reg_i_109_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_34
       (.I0(q2_reg_i_110_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_111_n_0),
        .I3(pt_ce011),
        .I4(xor_ln124_372_fu_29637_p2[5]),
        .O(q2_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_35__0
       (.I0(\reg_2454_reg[7]_0 [2]),
        .I1(data12[4]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [4]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_36__0
       (.I0(clefia_s0_address218_out),
        .I1(\xor_ln124_61_reg_33059_reg[7] [4]),
        .I2(\xor_ln124_29_reg_32755_reg[7] [4]),
        .I3(\xor_ln124_14_reg_32472_reg[7] [1]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_37
       (.I0(\reg_2412_reg[7] [4]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [4]),
        .I2(q2_reg_i_114_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_38
       (.I0(q2_reg_i_115__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_116__0_n_0),
        .I3(pt_ce011),
        .I4(xor_ln124_372_fu_29637_p2[4]),
        .O(q2_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_39__0
       (.I0(data10[3]),
        .I1(\xor_ln124_46_reg_32696_reg[3] [1]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [3]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_3__0
       (.I0(q2_reg_i_27__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_28__0_n_0),
        .I3(q2_reg_i_29_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_30_n_0),
        .O(q2_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_40__0
       (.I0(clefia_s0_address218_out),
        .I1(\xor_ln124_61_reg_33059_reg[7] [3]),
        .I2(\xor_ln124_29_reg_32755_reg[7] [3]),
        .I3(data14[3]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_41
       (.I0(\reg_2412_reg[7] [3]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [3]),
        .I2(xor_ln124_149_fu_13711_p2),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_42
       (.I0(q2_reg_i_121_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_122__0_n_0),
        .I3(pt_ce011),
        .I4(xor_ln124_372_fu_29637_p2[3]),
        .O(q2_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_43__0
       (.I0(data10[2]),
        .I1(data12[2]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [2]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_44__0
       (.I0(clefia_s0_address218_out),
        .I1(\xor_ln124_61_reg_33059_reg[7] [2]),
        .I2(\xor_ln124_29_reg_32755_reg[7] [2]),
        .I3(\xor_ln124_14_reg_32472_reg[7] [0]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_45
       (.I0(\reg_2412_reg[7] [2]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [2]),
        .I2(q2_reg_i_126_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_46
       (.I0(q2_reg_i_127_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_128_n_0),
        .I3(pt_ce011),
        .I4(xor_ln124_372_fu_29637_p2[2]),
        .O(q2_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_47__0
       (.I0(\reg_2454_reg[7]_0 [1]),
        .I1(data12[1]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [1]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_48__0
       (.I0(clefia_s0_address218_out),
        .I1(\xor_ln124_61_reg_33059_reg[7] [1]),
        .I2(\xor_ln124_29_reg_32755_reg[7] [1]),
        .I3(data14[1]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_49
       (.I0(\reg_2412_reg[7] [1]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [1]),
        .I2(q2_reg_i_132_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_4__0
       (.I0(q2_reg_i_31__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_32__0_n_0),
        .I3(q2_reg_i_33_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_34_n_0),
        .O(q2_reg_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_50
       (.I0(q2_reg_i_133_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_134_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_135_n_0),
        .O(q2_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_51__0
       (.I0(\reg_2454_reg[7]_0 [0]),
        .I1(\xor_ln124_46_reg_32696_reg[3] [0]),
        .I2(\xor_ln124_93_reg_33395_reg[7] [0]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_52__0
       (.I0(clefia_s0_address218_out),
        .I1(\xor_ln124_61_reg_33059_reg[7] [0]),
        .I2(\xor_ln124_29_reg_32755_reg[7] [0]),
        .I3(data14[0]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_53
       (.I0(\reg_2412_reg[7] [0]),
        .I1(\xor_ln124_123_reg_33719_reg[7] [0]),
        .I2(q2_reg_i_137__0_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_54__0
       (.I0(q2_reg_i_138_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_139_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_140_n_0),
        .O(q2_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_55
       (.I0(q2_reg_i_141_n_0),
        .I1(\xor_ln124_44_reg_32684_reg[7] [3]),
        .I2(\reg_2400_reg[7]_2 [7]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_56__0
       (.I0(\reg_2436_reg[7]_0 [7]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2400_reg[7]_1 [7]),
        .I3(q2_reg_i_142__0_n_0),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_57__0
       (.I0(\reg_2400_reg[7] [7]),
        .I1(q2_reg_28[7]),
        .I2(q2_reg_i_143__0_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_57__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_58
       (.I0(q2_reg_i_144_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_145_n_0),
        .I3(pt_ce011),
        .I4(p_117_in[7]),
        .O(q2_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_59
       (.I0(\xor_ln124_76_reg_33012_reg[6] [4]),
        .I1(q2_reg_i_147_n_0),
        .I2(\reg_2400_reg[7]_2 [6]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_5__0
       (.I0(q2_reg_i_35__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_36__0_n_0),
        .I3(q2_reg_i_37_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_38_n_0),
        .O(q2_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_60__0
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2436_reg[7]_0 [6]),
        .I2(\reg_2400_reg[7]_1 [6]),
        .I3(\reg_2428_reg[6] [2]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_61__0
       (.I0(\reg_2400_reg[7] [6]),
        .I1(q2_reg_28[6]),
        .I2(q2_reg_i_148__0_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_61__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_62
       (.I0(q2_reg_i_149__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_150_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_151_n_0),
        .O(q2_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_63
       (.I0(q2_reg_i_152_n_0),
        .I1(q2_reg_i_153_n_0),
        .I2(\reg_2400_reg[7]_2 [5]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_64__0
       (.I0(\reg_2436_reg[7]_0 [5]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2400_reg[7]_1 [5]),
        .I3(q2_reg_i_154__0_n_0),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_65__0
       (.I0(\reg_2400_reg[7] [5]),
        .I1(q2_reg_28[5]),
        .I2(xor_ln124_147_fu_13657_p2[5]),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_65__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_66
       (.I0(q2_reg_i_156_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_157_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_158_n_0),
        .O(q2_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_67
       (.I0(\xor_ln124_76_reg_33012_reg[6] [3]),
        .I1(q2_reg_i_159_n_0),
        .I2(\reg_2400_reg[7]_2 [4]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q2_reg_i_68__0
       (.I0(\reg_2436_reg[7]_0 [4]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2400_reg[7]_1 [4]),
        .I3(q2_reg_i_160__0_n_0),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_69__0
       (.I0(\reg_2400_reg[7] [4]),
        .I1(q2_reg_28[4]),
        .I2(q2_reg_i_161__0_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_6__0
       (.I0(q2_reg_i_39__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_40__0_n_0),
        .I3(q2_reg_i_41_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_42_n_0),
        .O(q2_reg_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_70
       (.I0(q2_reg_i_162_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_163_n_0),
        .I3(pt_ce011),
        .I4(p_117_in[4]),
        .O(q2_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_71
       (.I0(\xor_ln124_76_reg_33012_reg[6] [2]),
        .I1(\xor_ln124_44_reg_32684_reg[7] [2]),
        .I2(\reg_2400_reg[7]_2 [3]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_72__0
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2436_reg[7]_0 [3]),
        .I2(\reg_2400_reg[7]_1 [3]),
        .I3(\reg_2428_reg[6] [1]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_73__0
       (.I0(\reg_2400_reg[7] [3]),
        .I1(q2_reg_28[3]),
        .I2(xor_ln124_147_fu_13657_p2[3]),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_73__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_74
       (.I0(q2_reg_i_166__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_167__0_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_168_n_0),
        .O(q2_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_75
       (.I0(\xor_ln124_76_reg_33012_reg[6] [1]),
        .I1(\xor_ln124_44_reg_32684_reg[7] [1]),
        .I2(\reg_2400_reg[7]_2 [2]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_76__0
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2436_reg[7]_0 [2]),
        .I2(\reg_2400_reg[7]_1 [2]),
        .I3(q2_reg_i_169_n_0),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_77__0
       (.I0(\reg_2400_reg[7] [2]),
        .I1(q2_reg_28[2]),
        .I2(q2_reg_i_170_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_77__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_78
       (.I0(q2_reg_i_171_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_172__0_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_173__0_n_0),
        .O(q2_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_79
       (.I0(\xor_ln124_76_reg_33012_reg[6] [0]),
        .I1(\xor_ln124_44_reg_32684_reg[7] [0]),
        .I2(\reg_2400_reg[7]_2 [1]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_7__0
       (.I0(q2_reg_i_43__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_44__0_n_0),
        .I3(q2_reg_i_45_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_46_n_0),
        .O(q2_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_80__0
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2436_reg[7]_0 [1]),
        .I2(\reg_2400_reg[7]_1 [1]),
        .I3(\reg_2428_reg[6] [0]),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_81__0
       (.I0(\reg_2400_reg[7] [1]),
        .I1(q2_reg_28[1]),
        .I2(q2_reg_i_174_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_81__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_82
       (.I0(q2_reg_i_175_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_176_n_0),
        .I3(pt_ce011),
        .I4(p_117_in[1]),
        .O(q2_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_83
       (.I0(q2_reg_i_178__0_n_0),
        .I1(q2_reg_i_179__0_n_0),
        .I2(\reg_2400_reg[7]_2 [0]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q2_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_84__0
       (.I0(\reg_2436_reg[7]_0 [0]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2400_reg[7]_1 [0]),
        .I3(q2_reg_i_180_n_0),
        .I4(clefia_s0_address21),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q2_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_85__0
       (.I0(\reg_2400_reg[7] [0]),
        .I1(q2_reg_28[0]),
        .I2(q2_reg_i_181_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q2_reg_i_85__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_86
       (.I0(q2_reg_i_182_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(q2_reg_i_183__0_n_0),
        .I3(pt_ce011),
        .I4(p_117_in[0]),
        .O(q2_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAF8)) 
    q2_reg_i_87
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[11]),
        .I2(pt_ce011),
        .I3(q0_reg_48[15]),
        .I4(clefia_s0_address0123_out),
        .I5(q2_reg_i_185_n_0),
        .O(q2_reg_i_87_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_88__0
       (.I0(q0_reg_48[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_address218_out));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_89
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[12]),
        .O(clefia_s0_address0124_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_8__0
       (.I0(q2_reg_i_47__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_48__0_n_0),
        .I3(q2_reg_i_49_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_50_n_0),
        .O(q2_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_90__0
       (.I0(x_assign_54_reg_33211[5]),
        .I1(or_ln134_47_fu_9244_p3[0]),
        .I2(or_ln134_49_fu_9256_p3[7]),
        .I3(q2_reg_i_186_n_0),
        .I4(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I5(or_ln134_50_fu_9262_p3[6]),
        .O(data12[7]));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_91__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[13]),
        .O(clefia_s0_address2111_out));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_92__0
       (.I0(q0_reg_48[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_address2110_out));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_93
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[5]),
        .O(clefia_s0_address21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_94
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I1(q2_reg_i_24__0_0[7]),
        .I2(x_assign_100_reg_33867[7]),
        .I3(or_ln134_69_fu_13624_p3[1]),
        .I4(x_assign_100_reg_33867[5]),
        .I5(x_assign_103_reg_33889[5]),
        .O(q2_reg_i_94_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    q2_reg_i_95__0
       (.I0(clefia_s0_address0123_out),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q0_reg_48[8]),
        .I3(clefia_s0_address0124_out),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_96__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[4]),
        .O(clefia_s0_address0120_out));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_97__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[6]),
        .O(clefia_s0_address0121_out));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_98
       (.I0(q2_reg_i_26_1[7]),
        .I1(q2_reg_i_26_2[7]),
        .I2(q2_reg_i_187_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_99
       (.I0(q2_reg_i_189_n_0),
        .I1(data6[7]),
        .I2(q2_reg_i_26_0[7]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_9__0
       (.I0(q2_reg_i_51__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_52__0_n_0),
        .I3(q2_reg_i_53_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q2_reg_i_54__0_n_0),
        .O(q2_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q5_reg
       (.ADDRARDADDR({1'b0,1'b0,q5_reg_i_3_n_0,q5_reg_i_4_n_0,q5_reg_i_5_n_0,q5_reg_i_6_n_0,q5_reg_i_7_n_0,q5_reg_i_8_n_0,q5_reg_i_9_n_0,q5_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q5_reg_i_11_n_0,q5_reg_i_12_n_0,q5_reg_i_13_n_0,q5_reg_i_14_n_0,q5_reg_i_15_n_0,q5_reg_i_16_n_0,q5_reg_i_17_n_0,q5_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q5_reg_DOADO_UNCONNECTED[15:8],q5_reg_0}),
        .DOBDO({NLW_q5_reg_DOBDO_UNCONNECTED[15:8],q5_reg_1}),
        .DOPADOP(NLW_q5_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q5_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce5),
        .ENBWREN(clefia_s0_ce4),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_10
       (.I0(q5_reg_i_55_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_56_n_0),
        .I3(q5_reg_i_57_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_58_n_0),
        .O(q5_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_100
       (.I0(\reg_2436_reg[7] [7]),
        .I1(q5_reg_i_30_0[7]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [7]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_101
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(q5_reg_i_30_1[7]),
        .I2(or_ln134_131_fu_22722_p3[5]),
        .I3(or_ln134_132_fu_22728_p3[7]),
        .I4(x_assign_198_reg_35071[7]),
        .I5(or_ln134_132_fu_22728_p3[1]),
        .O(xor_ln124_274_fu_22767_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_102
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(q5_reg_i_25_0[6]),
        .I2(or_ln134_20_reg_32915[0]),
        .I3(x_assign_30_reg_32903[6]),
        .I4(or_ln134_20_reg_32915[6]),
        .I5(or_ln134_19_reg_32897[4]),
        .O(q5_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_103
       (.I0(q5_reg_i_28_1[6]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I2(or_ln134_52_fu_11346_p3[6]),
        .I3(or_ln134_51_fu_11340_p3[4]),
        .I4(or_ln134_52_fu_11346_p3[0]),
        .I5(x_assign_78_reg_33547[6]),
        .O(q5_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_104
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(q5_reg_i_28_0[6]),
        .I2(or_ln134_36_fu_9074_p3[0]),
        .I3(x_assign_54_reg_33211[6]),
        .I4(or_ln134_35_fu_9068_p3[4]),
        .I5(or_ln134_36_fu_9074_p3[6]),
        .O(xor_ln124_83_fu_9113_p2[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_105
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [6]),
        .I1(q2_reg_i_223_0[6]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [6]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_106
       (.I0(\reg_2436_reg[7] [6]),
        .I1(q5_reg_i_30_0[6]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [6]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_107
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(q5_reg_i_30_1[6]),
        .I2(or_ln134_131_fu_22722_p3[4]),
        .I3(or_ln134_132_fu_22728_p3[6]),
        .I4(x_assign_198_reg_35071[6]),
        .I5(or_ln134_132_fu_22728_p3[0]),
        .O(q5_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_108
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(q5_reg_i_25_0[5]),
        .I2(or_ln134_20_reg_32915[7]),
        .I3(x_assign_30_reg_32903[5]),
        .I4(or_ln134_20_reg_32915[5]),
        .I5(or_ln134_19_reg_32897[3]),
        .O(xor_ln124_51_fu_6879_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_109
       (.I0(q5_reg_i_28_1[5]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I2(or_ln134_52_fu_11346_p3[5]),
        .I3(or_ln134_51_fu_11340_p3[3]),
        .I4(or_ln134_52_fu_11346_p3[7]),
        .I5(x_assign_78_reg_33547[5]),
        .O(xor_ln124_115_fu_11385_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_11
       (.I0(q5_reg_i_59_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_61_n_0),
        .I3(q5_reg_i_62_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_64_n_0),
        .O(q5_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_110
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I1(q5_reg_i_28_0[5]),
        .I2(or_ln134_36_fu_9074_p3[7]),
        .I3(x_assign_54_reg_33211[5]),
        .I4(or_ln134_35_fu_9068_p3[3]),
        .I5(or_ln134_36_fu_9074_p3[5]),
        .O(q5_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_111
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [5]),
        .I1(q2_reg_i_223_0[5]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [5]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_112
       (.I0(\reg_2436_reg[7] [5]),
        .I1(q5_reg_i_30_0[5]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [5]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_113
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(q5_reg_i_30_1[5]),
        .I2(or_ln134_131_fu_22722_p3[3]),
        .I3(or_ln134_132_fu_22728_p3[5]),
        .I4(x_assign_198_reg_35071[5]),
        .I5(or_ln134_132_fu_22728_p3[7]),
        .O(xor_ln124_274_fu_22767_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_114
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(q5_reg_i_25_0[4]),
        .I2(or_ln134_20_reg_32915[6]),
        .I3(x_assign_30_reg_32903[4]),
        .I4(or_ln134_20_reg_32915[4]),
        .I5(or_ln134_19_reg_32897[2]),
        .O(q5_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_115
       (.I0(q5_reg_i_28_1[4]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I2(or_ln134_52_fu_11346_p3[4]),
        .I3(or_ln134_51_fu_11340_p3[2]),
        .I4(or_ln134_52_fu_11346_p3[6]),
        .I5(x_assign_78_reg_33547[4]),
        .O(xor_ln124_115_fu_11385_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_116
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I1(q5_reg_i_28_0[4]),
        .I2(or_ln134_36_fu_9074_p3[6]),
        .I3(x_assign_54_reg_33211[4]),
        .I4(or_ln134_35_fu_9068_p3[2]),
        .I5(or_ln134_36_fu_9074_p3[4]),
        .O(xor_ln124_83_fu_9113_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_117
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [4]),
        .I1(q2_reg_i_223_0[4]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [4]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_118
       (.I0(\reg_2436_reg[7] [4]),
        .I1(q5_reg_i_30_0[4]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [4]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_119
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(q5_reg_i_30_1[4]),
        .I2(or_ln134_131_fu_22722_p3[2]),
        .I3(or_ln134_132_fu_22728_p3[4]),
        .I4(x_assign_198_reg_35071[4]),
        .I5(or_ln134_132_fu_22728_p3[6]),
        .O(q5_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_12
       (.I0(q5_reg_i_65_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_66_n_0),
        .I3(q5_reg_i_67_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_68_n_0),
        .O(q5_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_120
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(q5_reg_i_25_0[3]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [3]),
        .I3(x_assign_30_reg_32903[3]),
        .I4(or_ln134_20_reg_32915[3]),
        .I5(or_ln134_19_reg_32897[1]),
        .O(xor_ln124_51_fu_6879_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_121
       (.I0(q5_reg_i_28_1[3]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I2(or_ln134_52_fu_11346_p3[3]),
        .I3(or_ln134_51_fu_11340_p3[1]),
        .I4(\xor_ln124_140_reg_33684_reg[3]_1 [3]),
        .I5(x_assign_78_reg_33547[3]),
        .O(q5_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_122
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(q5_reg_i_28_0[3]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [3]),
        .I3(x_assign_54_reg_33211[3]),
        .I4(or_ln134_35_fu_9068_p3[1]),
        .I5(or_ln134_36_fu_9074_p3[3]),
        .O(q5_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_123
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [3]),
        .I1(q2_reg_i_223_0[3]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [3]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_124
       (.I0(\reg_2436_reg[7] [3]),
        .I1(q5_reg_i_30_0[3]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [3]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_125
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(q5_reg_i_30_1[3]),
        .I2(or_ln134_131_fu_22722_p3[1]),
        .I3(or_ln134_132_fu_22728_p3[3]),
        .I4(x_assign_198_reg_35071[3]),
        .I5(\xor_ln124_299_reg_35208_reg[3] [3]),
        .O(q5_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_126
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(q5_reg_i_25_0[2]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [2]),
        .I3(x_assign_30_reg_32903[2]),
        .I4(or_ln134_20_reg_32915[2]),
        .I5(or_ln134_19_reg_32897[0]),
        .O(q5_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_127
       (.I0(q5_reg_i_28_1[2]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I2(or_ln134_52_fu_11346_p3[2]),
        .I3(or_ln134_51_fu_11340_p3[0]),
        .I4(\xor_ln124_140_reg_33684_reg[3]_1 [2]),
        .I5(x_assign_78_reg_33547[2]),
        .O(q5_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_128
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(q5_reg_i_28_0[2]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [2]),
        .I3(x_assign_54_reg_33211[2]),
        .I4(or_ln134_35_fu_9068_p3[0]),
        .I5(or_ln134_36_fu_9074_p3[2]),
        .O(q5_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_129
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [2]),
        .I1(q2_reg_i_223_0[2]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [2]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_13
       (.I0(q5_reg_i_69_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_70_n_0),
        .I3(q5_reg_i_71_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_72_n_0),
        .O(q5_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_130
       (.I0(\reg_2436_reg[7] [2]),
        .I1(q5_reg_i_30_0[2]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [2]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_131
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(q5_reg_i_30_1[2]),
        .I2(or_ln134_131_fu_22722_p3[0]),
        .I3(or_ln134_132_fu_22728_p3[2]),
        .I4(x_assign_198_reg_35071[2]),
        .I5(\xor_ln124_299_reg_35208_reg[3] [2]),
        .O(xor_ln124_274_fu_22767_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_132
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(q5_reg_i_25_0[1]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [1]),
        .I3(x_assign_30_reg_32903[1]),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(x_assign_28_reg_32891[5]),
        .O(q5_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_133
       (.I0(q5_reg_i_28_1[1]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I2(or_ln134_52_fu_11346_p3[1]),
        .I3(x_assign_76_reg_33531[5]),
        .I4(\xor_ln124_140_reg_33684_reg[3]_1 [1]),
        .I5(x_assign_78_reg_33547[1]),
        .O(xor_ln124_115_fu_11385_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_134
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(q5_reg_i_28_0[1]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [1]),
        .I3(x_assign_54_reg_33211[1]),
        .I4(x_assign_52_reg_33195[5]),
        .I5(or_ln134_36_fu_9074_p3[1]),
        .O(xor_ln124_83_fu_9113_p2[1]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_135
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [1]),
        .I1(q2_reg_i_223_0[1]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [1]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_136
       (.I0(\reg_2436_reg[7] [1]),
        .I1(q5_reg_i_30_0[1]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [1]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_137
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(q5_reg_i_30_1[1]),
        .I2(x_assign_196_reg_35015[5]),
        .I3(or_ln134_132_fu_22728_p3[1]),
        .I4(x_assign_198_reg_35071[1]),
        .I5(\xor_ln124_299_reg_35208_reg[3] [1]),
        .O(xor_ln124_274_fu_22767_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_138
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(q5_reg_i_25_0[0]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [0]),
        .I3(x_assign_30_reg_32903[0]),
        .I4(or_ln134_20_reg_32915[0]),
        .I5(x_assign_28_reg_32891[4]),
        .O(xor_ln124_51_fu_6879_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_139
       (.I0(q5_reg_i_28_1[0]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I2(or_ln134_52_fu_11346_p3[0]),
        .I3(x_assign_76_reg_33531[4]),
        .I4(\xor_ln124_140_reg_33684_reg[3]_1 [0]),
        .I5(x_assign_78_reg_33547[0]),
        .O(q5_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_14
       (.I0(q5_reg_i_73_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_74_n_0),
        .I3(q5_reg_i_75_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_76_n_0),
        .O(q5_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_140
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I1(q5_reg_i_28_0[0]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [0]),
        .I3(x_assign_54_reg_33211[0]),
        .I4(x_assign_52_reg_33195[4]),
        .I5(or_ln134_36_fu_9074_p3[0]),
        .O(xor_ln124_83_fu_9113_p2[0]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_141
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [0]),
        .I1(q2_reg_i_223_0[0]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [0]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_142
       (.I0(\reg_2436_reg[7] [0]),
        .I1(q5_reg_i_30_0[0]),
        .I2(\xor_ln124_267_reg_34869_reg[7] [0]),
        .I3(clefia_s0_address414_out),
        .I4(clefia_s0_address41),
        .I5(clefia_s0_address413_out),
        .O(q5_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_143
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(q5_reg_i_30_1[0]),
        .I2(x_assign_196_reg_35015[4]),
        .I3(or_ln134_132_fu_22728_p3[0]),
        .I4(x_assign_198_reg_35071[0]),
        .I5(\xor_ln124_299_reg_35208_reg[3] [0]),
        .O(xor_ln124_274_fu_22767_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_144
       (.I0(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I1(q5_reg_i_59_0[7]),
        .I2(or_ln134_35_fu_9068_p3[5]),
        .I3(or_ln134_36_fu_9074_p3[7]),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_52_reg_33195[5]),
        .O(xor_ln124_85_fu_9167_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_145
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I1(q5_reg_i_61_0[7]),
        .I2(x_assign_33_reg_32921[7]),
        .I3(x_assign_28_reg_32891[5]),
        .I4(or_ln134_20_reg_32915[7]),
        .I5(or_ln134_19_reg_32897[5]),
        .O(xor_ln124_53_fu_6929_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFCEC)) 
    q5_reg_i_146
       (.I0(q0_reg_48[9]),
        .I1(clefia_s0_address218_out),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_48[11]),
        .O(q5_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_147
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(q5_reg_i_62_0[7]),
        .I2(or_ln134_52_fu_11346_p3[7]),
        .I3(or_ln134_51_fu_11340_p3[5]),
        .I4(x_assign_81_reg_33569[7]),
        .I5(x_assign_76_reg_33531[5]),
        .O(q5_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_149
       (.I0(q5_reg_i_64_0[7]),
        .I1(\reg_2478_reg[7] [7]),
        .I2(q0_reg_i_191_0[7]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_15
       (.I0(q5_reg_i_77_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_78_n_0),
        .I3(q5_reg_i_79_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_80_n_0),
        .O(q5_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_150
       (.I0(q2_reg_i_190_0[7]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [7]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [7]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_151
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I1(q5_reg_i_64_1[7]),
        .I2(or_ln134_131_fu_22722_p3[5]),
        .I3(or_ln134_132_fu_22728_p3[7]),
        .I4(x_assign_196_reg_35015[5]),
        .I5(x_assign_201_reg_35093[7]),
        .O(xor_ln124_276_fu_22821_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_152
       (.I0(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I1(q5_reg_i_59_0[6]),
        .I2(or_ln134_35_fu_9068_p3[4]),
        .I3(or_ln134_36_fu_9074_p3[6]),
        .I4(x_assign_57_reg_33233[6]),
        .I5(x_assign_52_reg_33195[4]),
        .O(q5_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_153
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I1(q5_reg_i_61_0[6]),
        .I2(x_assign_33_reg_32921[6]),
        .I3(x_assign_28_reg_32891[4]),
        .I4(or_ln134_20_reg_32915[6]),
        .I5(or_ln134_19_reg_32897[4]),
        .O(q5_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_154
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(q5_reg_i_62_0[6]),
        .I2(or_ln134_52_fu_11346_p3[6]),
        .I3(or_ln134_51_fu_11340_p3[4]),
        .I4(x_assign_81_reg_33569[6]),
        .I5(x_assign_76_reg_33531[4]),
        .O(q5_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_155
       (.I0(q5_reg_i_64_0[6]),
        .I1(\reg_2478_reg[7] [6]),
        .I2(q0_reg_i_191_0[6]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_156
       (.I0(q2_reg_i_190_0[6]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [6]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [6]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_157
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I1(q5_reg_i_64_1[6]),
        .I2(or_ln134_131_fu_22722_p3[4]),
        .I3(or_ln134_132_fu_22728_p3[6]),
        .I4(x_assign_196_reg_35015[4]),
        .I5(x_assign_201_reg_35093[6]),
        .O(xor_ln124_276_fu_22821_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_158
       (.I0(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I1(q5_reg_i_59_0[5]),
        .I2(or_ln134_35_fu_9068_p3[3]),
        .I3(or_ln134_36_fu_9074_p3[5]),
        .I4(x_assign_57_reg_33233[5]),
        .I5(or_ln134_35_fu_9068_p3[5]),
        .O(xor_ln124_85_fu_9167_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_159
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I1(q5_reg_i_61_0[5]),
        .I2(x_assign_33_reg_32921[5]),
        .I3(or_ln134_19_reg_32897[5]),
        .I4(or_ln134_20_reg_32915[5]),
        .I5(or_ln134_19_reg_32897[3]),
        .O(xor_ln124_53_fu_6929_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_16
       (.I0(q5_reg_i_81_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_82_n_0),
        .I3(q5_reg_i_83_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_84_n_0),
        .O(q5_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_160
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I1(q5_reg_i_62_0[5]),
        .I2(or_ln134_52_fu_11346_p3[5]),
        .I3(or_ln134_51_fu_11340_p3[3]),
        .I4(x_assign_81_reg_33569[5]),
        .I5(or_ln134_51_fu_11340_p3[5]),
        .O(xor_ln124_117_fu_11439_p2[5]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_161
       (.I0(q5_reg_i_64_0[5]),
        .I1(\reg_2478_reg[7] [5]),
        .I2(q0_reg_i_191_0[5]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_162
       (.I0(q2_reg_i_190_0[5]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [5]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [5]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_163
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I1(q5_reg_i_64_1[5]),
        .I2(or_ln134_131_fu_22722_p3[3]),
        .I3(or_ln134_132_fu_22728_p3[5]),
        .I4(or_ln134_131_fu_22722_p3[5]),
        .I5(x_assign_201_reg_35093[5]),
        .O(q5_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_164
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(q5_reg_i_59_0[4]),
        .I2(or_ln134_35_fu_9068_p3[2]),
        .I3(or_ln134_36_fu_9074_p3[4]),
        .I4(x_assign_57_reg_33233[4]),
        .I5(or_ln134_35_fu_9068_p3[4]),
        .O(xor_ln124_85_fu_9167_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_165
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I1(q5_reg_i_61_0[4]),
        .I2(x_assign_33_reg_32921[4]),
        .I3(or_ln134_19_reg_32897[4]),
        .I4(or_ln134_20_reg_32915[4]),
        .I5(or_ln134_19_reg_32897[2]),
        .O(q5_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_166
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I1(q5_reg_i_62_0[4]),
        .I2(or_ln134_52_fu_11346_p3[4]),
        .I3(or_ln134_51_fu_11340_p3[2]),
        .I4(x_assign_81_reg_33569[4]),
        .I5(or_ln134_51_fu_11340_p3[4]),
        .O(xor_ln124_117_fu_11439_p2[4]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_167
       (.I0(q5_reg_i_64_0[4]),
        .I1(\reg_2478_reg[7] [4]),
        .I2(q0_reg_i_191_0[4]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_168
       (.I0(q2_reg_i_190_0[4]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [4]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [4]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_169
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I1(q5_reg_i_64_1[4]),
        .I2(or_ln134_131_fu_22722_p3[2]),
        .I3(or_ln134_132_fu_22728_p3[4]),
        .I4(or_ln134_131_fu_22722_p3[4]),
        .I5(x_assign_201_reg_35093[4]),
        .O(q5_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_17
       (.I0(q5_reg_i_85_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_86_n_0),
        .I3(q5_reg_i_87_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_88_n_0),
        .O(q5_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_170
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(q5_reg_i_59_0[3]),
        .I2(or_ln134_35_fu_9068_p3[1]),
        .I3(or_ln134_36_fu_9074_p3[3]),
        .I4(x_assign_57_reg_33233[3]),
        .I5(x_assign_52_reg_33195[3]),
        .O(q5_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_171
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I1(q5_reg_i_61_0[3]),
        .I2(x_assign_33_reg_32921[3]),
        .I3(x_assign_28_reg_32891[3]),
        .I4(or_ln134_20_reg_32915[3]),
        .I5(or_ln134_19_reg_32897[1]),
        .O(q5_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_172
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(q5_reg_i_62_0[3]),
        .I2(or_ln134_52_fu_11346_p3[3]),
        .I3(or_ln134_51_fu_11340_p3[1]),
        .I4(x_assign_81_reg_33569[3]),
        .I5(x_assign_76_reg_33531[3]),
        .O(q5_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_173
       (.I0(q5_reg_i_64_0[3]),
        .I1(\reg_2478_reg[7] [3]),
        .I2(q0_reg_i_191_0[3]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_174
       (.I0(q2_reg_i_190_0[3]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [3]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [3]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_175
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I1(q5_reg_i_64_1[3]),
        .I2(or_ln134_131_fu_22722_p3[1]),
        .I3(or_ln134_132_fu_22728_p3[3]),
        .I4(x_assign_196_reg_35015[3]),
        .I5(x_assign_201_reg_35093[3]),
        .O(q5_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_176
       (.I0(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I1(q5_reg_i_59_0[2]),
        .I2(or_ln134_35_fu_9068_p3[0]),
        .I3(or_ln134_36_fu_9074_p3[2]),
        .I4(x_assign_57_reg_33233[2]),
        .I5(x_assign_52_reg_33195[2]),
        .O(xor_ln124_85_fu_9167_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_177
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I1(q5_reg_i_61_0[2]),
        .I2(x_assign_33_reg_32921[2]),
        .I3(x_assign_28_reg_32891[2]),
        .I4(or_ln134_20_reg_32915[2]),
        .I5(or_ln134_19_reg_32897[0]),
        .O(xor_ln124_53_fu_6929_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_178
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(q5_reg_i_62_0[2]),
        .I2(or_ln134_52_fu_11346_p3[2]),
        .I3(or_ln134_51_fu_11340_p3[0]),
        .I4(x_assign_81_reg_33569[2]),
        .I5(x_assign_76_reg_33531[2]),
        .O(q5_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_179
       (.I0(q5_reg_i_64_0[2]),
        .I1(\reg_2478_reg[7] [2]),
        .I2(q0_reg_i_191_0[2]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_18
       (.I0(q5_reg_i_89_n_0),
        .I1(q5_reg_i_60_n_0),
        .I2(q5_reg_i_90_n_0),
        .I3(q5_reg_i_91_n_0),
        .I4(q5_reg_46),
        .I5(q5_reg_i_92_n_0),
        .O(q5_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_180
       (.I0(q2_reg_i_190_0[2]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [2]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [2]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_181
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I1(q5_reg_i_64_1[2]),
        .I2(or_ln134_131_fu_22722_p3[0]),
        .I3(or_ln134_132_fu_22728_p3[2]),
        .I4(x_assign_196_reg_35015[2]),
        .I5(x_assign_201_reg_35093[2]),
        .O(q5_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_182
       (.I0(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I1(q5_reg_i_59_0[1]),
        .I2(x_assign_52_reg_33195[5]),
        .I3(or_ln134_36_fu_9074_p3[1]),
        .I4(x_assign_57_reg_33233[1]),
        .I5(x_assign_52_reg_33195[1]),
        .O(q5_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_183
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I1(q5_reg_i_61_0[1]),
        .I2(x_assign_33_reg_32921[1]),
        .I3(x_assign_28_reg_32891[1]),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(x_assign_28_reg_32891[5]),
        .O(q5_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_184
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(q5_reg_i_62_0[1]),
        .I2(or_ln134_52_fu_11346_p3[1]),
        .I3(x_assign_76_reg_33531[5]),
        .I4(x_assign_81_reg_33569[1]),
        .I5(x_assign_76_reg_33531[1]),
        .O(q5_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_185
       (.I0(q5_reg_i_64_0[1]),
        .I1(\reg_2478_reg[7] [1]),
        .I2(q0_reg_i_191_0[1]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_186
       (.I0(q2_reg_i_190_0[1]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [1]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [1]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_187
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I1(q5_reg_i_64_1[1]),
        .I2(x_assign_196_reg_35015[5]),
        .I3(or_ln134_132_fu_22728_p3[1]),
        .I4(x_assign_196_reg_35015[1]),
        .I5(x_assign_201_reg_35093[1]),
        .O(q5_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_188
       (.I0(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I1(q5_reg_i_59_0[0]),
        .I2(x_assign_52_reg_33195[4]),
        .I3(or_ln134_36_fu_9074_p3[0]),
        .I4(x_assign_57_reg_33233[0]),
        .I5(x_assign_52_reg_33195[0]),
        .O(xor_ln124_85_fu_9167_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_189
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I1(q5_reg_i_61_0[0]),
        .I2(x_assign_33_reg_32921[0]),
        .I3(x_assign_28_reg_32891[0]),
        .I4(or_ln134_20_reg_32915[0]),
        .I5(x_assign_28_reg_32891[4]),
        .O(xor_ln124_53_fu_6929_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_190
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I1(q5_reg_i_62_0[0]),
        .I2(or_ln134_52_fu_11346_p3[0]),
        .I3(x_assign_76_reg_33531[4]),
        .I4(x_assign_81_reg_33569[0]),
        .I5(x_assign_76_reg_33531[0]),
        .O(q5_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q5_reg_i_191
       (.I0(q5_reg_i_64_0[0]),
        .I1(\reg_2478_reg[7] [0]),
        .I2(q0_reg_i_191_0[0]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q5_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_192
       (.I0(q2_reg_i_190_0[0]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [0]),
        .I2(\xor_ln124_189_reg_34342_reg[7] [0]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q5_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_193
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I1(q5_reg_i_64_1[0]),
        .I2(x_assign_196_reg_35015[4]),
        .I3(or_ln134_132_fu_22728_p3[0]),
        .I4(x_assign_196_reg_35015[0]),
        .I5(x_assign_201_reg_35093[0]),
        .O(xor_ln124_276_fu_22821_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q5_reg_i_194
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[12]),
        .O(clefia_s0_address416_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q5_reg_i_2
       (.I0(clefia_s0_address2112_out),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(p_43_in),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_23_n_0),
        .I5(ce18),
        .O(clefia_s0_ce4));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFC0EAC0)) 
    q5_reg_i_20
       (.I0(q0_reg_48[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[10]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q0_reg_48[3]),
        .O(\ap_CS_fsm_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    q5_reg_i_21
       (.I0(q0_reg_48[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(p_42_in),
        .O(p_43_in));
  LUT2 #(
    .INIT(4'h8)) 
    q5_reg_i_22
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_48[2]),
        .O(clefia_s0_address2113_out));
  LUT3 #(
    .INIT(8'hE0)) 
    q5_reg_i_23
       (.I0(q0_reg_48[1]),
        .I1(q0_reg_48[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(q5_reg_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q5_reg_i_24
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[15]),
        .O(ce18));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_25
       (.I0(q5_reg_55[7]),
        .I1(q5_reg_56[7]),
        .I2(xor_ln124_51_fu_6879_p2[7]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    q5_reg_i_26
       (.I0(q0_reg_48[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q0_reg_48[9]),
        .I3(clefia_s0_address2111_out),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_27
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [7]),
        .I2(\reg_2412_reg[7]_1 [7]),
        .I3(clefia_s0_address51),
        .I4(q5_reg_50[7]),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_28
       (.I0(xor_ln124_115_fu_11385_p2[7]),
        .I1(xor_ln124_83_fu_9113_p2[7]),
        .I2(q5_reg_52[7]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
    q5_reg_i_29
       (.I0(q5_reg_i_98_n_0),
        .I1(q0_reg_48[6]),
        .I2(q0_reg_48[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .I5(clefia_s0_address2113_out),
        .O(q5_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_3
       (.I0(q5_reg_i_25_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_27_n_0),
        .I3(q5_reg_i_28_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_30_n_0),
        .O(q5_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_30
       (.I0(q5_reg_i_99_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_100_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_274_fu_22767_p2[7]),
        .O(q5_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_31
       (.I0(q5_reg_55[6]),
        .I1(q5_reg_56[6]),
        .I2(q5_reg_i_102_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q5_reg_i_32
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [6]),
        .I2(\reg_2412_reg[7]_1 [6]),
        .I3(q5_reg_50[6]),
        .I4(clefia_s0_address51),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_33
       (.I0(q5_reg_i_103_n_0),
        .I1(xor_ln124_83_fu_9113_p2[6]),
        .I2(q5_reg_52[6]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_33_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_34
       (.I0(q5_reg_i_105_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_106_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_107_n_0),
        .O(q5_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_35
       (.I0(q5_reg_55[5]),
        .I1(q5_reg_56[5]),
        .I2(xor_ln124_51_fu_6879_p2[5]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q5_reg_i_36
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [5]),
        .I2(\reg_2412_reg[7]_1 [5]),
        .I3(q5_reg_50[5]),
        .I4(clefia_s0_address51),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_37
       (.I0(xor_ln124_115_fu_11385_p2[5]),
        .I1(q5_reg_i_110_n_0),
        .I2(q5_reg_52[5]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_37_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_38
       (.I0(q5_reg_i_111_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_112_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_274_fu_22767_p2[5]),
        .O(q5_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_39
       (.I0(q5_reg_55[4]),
        .I1(q5_reg_56[4]),
        .I2(q5_reg_i_114_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_4
       (.I0(q5_reg_i_31_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_32_n_0),
        .I3(q5_reg_i_33_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_34_n_0),
        .O(q5_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q5_reg_i_40
       (.I0(\xor_ln124_108_reg_33348_reg[7] [4]),
        .I1(ce43),
        .I2(\reg_2412_reg[7]_1 [4]),
        .I3(q5_reg_50[4]),
        .I4(clefia_s0_address51),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_41
       (.I0(xor_ln124_115_fu_11385_p2[4]),
        .I1(xor_ln124_83_fu_9113_p2[4]),
        .I2(q5_reg_52[4]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_41_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_42
       (.I0(q5_reg_i_117_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_118_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_119_n_0),
        .O(q5_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_43
       (.I0(q5_reg_55[3]),
        .I1(q5_reg_56[3]),
        .I2(xor_ln124_51_fu_6879_p2[3]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q5_reg_i_44
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [3]),
        .I2(\reg_2412_reg[7]_1 [3]),
        .I3(q5_reg_50[3]),
        .I4(clefia_s0_address51),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_45
       (.I0(q5_reg_i_121_n_0),
        .I1(q5_reg_i_122_n_0),
        .I2(q5_reg_52[3]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_46
       (.I0(q5_reg_i_123_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_124_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_125_n_0),
        .O(q5_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_47
       (.I0(q5_reg_55[2]),
        .I1(q5_reg_56[2]),
        .I2(q5_reg_i_126_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q5_reg_i_48
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [2]),
        .I2(\reg_2412_reg[7]_1 [2]),
        .I3(q5_reg_50[2]),
        .I4(clefia_s0_address51),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_49
       (.I0(q5_reg_i_127_n_0),
        .I1(q5_reg_i_128_n_0),
        .I2(q5_reg_52[2]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_5
       (.I0(q5_reg_i_35_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_36_n_0),
        .I3(q5_reg_i_37_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_38_n_0),
        .O(q5_reg_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_50
       (.I0(q5_reg_i_129_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_130_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_274_fu_22767_p2[2]),
        .O(q5_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_51
       (.I0(q5_reg_55[1]),
        .I1(q5_reg_56[1]),
        .I2(q5_reg_i_132_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q5_reg_i_52
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [1]),
        .I2(\reg_2412_reg[7]_1 [1]),
        .I3(clefia_s0_address51),
        .I4(q5_reg_50[1]),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_53
       (.I0(xor_ln124_115_fu_11385_p2[1]),
        .I1(xor_ln124_83_fu_9113_p2[1]),
        .I2(q5_reg_52[1]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_54
       (.I0(q5_reg_i_135_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_136_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_274_fu_22767_p2[1]),
        .O(q5_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_55
       (.I0(q5_reg_55[0]),
        .I1(q5_reg_56[0]),
        .I2(xor_ln124_51_fu_6879_p2[0]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(q5_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q5_reg_i_56
       (.I0(ce43),
        .I1(\xor_ln124_108_reg_33348_reg[7] [0]),
        .I2(\reg_2412_reg[7]_1 [0]),
        .I3(clefia_s0_address51),
        .I4(q5_reg_50[0]),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(q5_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_57
       (.I0(q5_reg_i_139_n_0),
        .I1(xor_ln124_83_fu_9113_p2[0]),
        .I2(q5_reg_52[0]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q5_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_58
       (.I0(q5_reg_i_141_n_0),
        .I1(q5_reg_i_98_n_0),
        .I2(q5_reg_i_142_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_274_fu_22767_p2[0]),
        .O(q5_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_59
       (.I0(q5_reg_53[7]),
        .I1(q5_reg_54[7]),
        .I2(xor_ln124_85_fu_9167_p2[7]),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_6
       (.I0(q5_reg_i_39_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_40_n_0),
        .I3(q5_reg_i_41_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_42_n_0),
        .O(q5_reg_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    q5_reg_i_60
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[15]),
        .I2(clefia_s0_address2111_out),
        .I3(q0_reg_48[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(q5_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q5_reg_i_61
       (.I0(xor_ln124_53_fu_6929_p2[7]),
        .I1(clefia_s0_address21),
        .I2(q5_reg_51[7]),
        .I3(ce25),
        .I4(q5_reg_57[7]),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_62
       (.I0(q5_reg_48[7]),
        .I1(q5_reg_i_147_n_0),
        .I2(q5_reg_49[7]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_64
       (.I0(q5_reg_i_149_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_150_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_276_fu_22821_p2[7]),
        .O(q5_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_65
       (.I0(q5_reg_53[6]),
        .I1(q5_reg_54[6]),
        .I2(q5_reg_i_152_n_0),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_66
       (.I0(clefia_s0_address21),
        .I1(q5_reg_i_153_n_0),
        .I2(q5_reg_51[6]),
        .I3(ce25),
        .I4(q5_reg_57[6]),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_67
       (.I0(q5_reg_48[6]),
        .I1(q5_reg_i_154_n_0),
        .I2(q5_reg_49[6]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_68
       (.I0(q5_reg_i_155_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_156_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_276_fu_22821_p2[6]),
        .O(q5_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_69
       (.I0(q5_reg_53[5]),
        .I1(q5_reg_54[5]),
        .I2(xor_ln124_85_fu_9167_p2[5]),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_7
       (.I0(q5_reg_i_43_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_44_n_0),
        .I3(q5_reg_i_45_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_46_n_0),
        .O(q5_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q5_reg_i_70
       (.I0(xor_ln124_53_fu_6929_p2[5]),
        .I1(clefia_s0_address21),
        .I2(q5_reg_51[5]),
        .I3(ce25),
        .I4(q5_reg_57[5]),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q5_reg_i_71
       (.I0(q5_reg_48[5]),
        .I1(xor_ln124_117_fu_11439_p2[5]),
        .I2(q5_reg_49[5]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_72
       (.I0(q5_reg_i_161_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_162_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_163_n_0),
        .O(q5_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_73
       (.I0(q5_reg_53[4]),
        .I1(q5_reg_54[4]),
        .I2(xor_ln124_85_fu_9167_p2[4]),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_74
       (.I0(clefia_s0_address21),
        .I1(q5_reg_i_165_n_0),
        .I2(q5_reg_51[4]),
        .I3(ce25),
        .I4(q5_reg_57[4]),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q5_reg_i_75
       (.I0(q5_reg_48[4]),
        .I1(xor_ln124_117_fu_11439_p2[4]),
        .I2(q5_reg_49[4]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_76
       (.I0(q5_reg_i_167_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_168_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_169_n_0),
        .O(q5_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_77
       (.I0(q5_reg_53[3]),
        .I1(q5_reg_54[3]),
        .I2(q5_reg_i_170_n_0),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q5_reg_i_78
       (.I0(clefia_s0_address21),
        .I1(q5_reg_i_171_n_0),
        .I2(q5_reg_51[3]),
        .I3(ce25),
        .I4(q5_reg_57[3]),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_79
       (.I0(q5_reg_48[3]),
        .I1(q5_reg_i_172_n_0),
        .I2(q5_reg_49[3]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_8
       (.I0(q5_reg_i_47_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_48_n_0),
        .I3(q5_reg_i_49_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_50_n_0),
        .O(q5_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_80
       (.I0(q5_reg_i_173_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_174_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_175_n_0),
        .O(q5_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_81
       (.I0(q5_reg_53[2]),
        .I1(q5_reg_54[2]),
        .I2(xor_ln124_85_fu_9167_p2[2]),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q5_reg_i_82
       (.I0(xor_ln124_53_fu_6929_p2[2]),
        .I1(clefia_s0_address21),
        .I2(q5_reg_51[2]),
        .I3(q5_reg_57[2]),
        .I4(ce25),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q5_reg_i_83
       (.I0(q5_reg_48[2]),
        .I1(q5_reg_i_178_n_0),
        .I2(q5_reg_49[2]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_84
       (.I0(q5_reg_i_179_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_180_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_181_n_0),
        .O(q5_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_85
       (.I0(q5_reg_53[1]),
        .I1(q5_reg_54[1]),
        .I2(q5_reg_i_182_n_0),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q5_reg_i_86
       (.I0(clefia_s0_address21),
        .I1(q5_reg_i_183_n_0),
        .I2(q5_reg_51[1]),
        .I3(q5_reg_57[1]),
        .I4(ce25),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q5_reg_i_87
       (.I0(q5_reg_48[1]),
        .I1(q5_reg_i_184_n_0),
        .I2(q5_reg_49[1]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_87_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q5_reg_i_88
       (.I0(q5_reg_i_185_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_186_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q5_reg_i_187_n_0),
        .O(q5_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q5_reg_i_89
       (.I0(q5_reg_53[0]),
        .I1(q5_reg_54[0]),
        .I2(xor_ln124_85_fu_9167_p2[0]),
        .I3(clefia_s0_address2110_out),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address219_out),
        .O(q5_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q5_reg_i_9
       (.I0(q5_reg_i_51_n_0),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(q5_reg_i_52_n_0),
        .I3(q5_reg_i_53_n_0),
        .I4(q5_reg_i_29_n_0),
        .I5(q5_reg_i_54_n_0),
        .O(q5_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q5_reg_i_90
       (.I0(xor_ln124_53_fu_6929_p2[0]),
        .I1(clefia_s0_address21),
        .I2(q5_reg_51[0]),
        .I3(q5_reg_57[0]),
        .I4(ce25),
        .I5(q5_reg_i_146_n_0),
        .O(q5_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q5_reg_i_91
       (.I0(q5_reg_48[0]),
        .I1(q5_reg_i_190_n_0),
        .I2(q5_reg_49[0]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2111_out),
        .I5(ce18),
        .O(q5_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q5_reg_i_92
       (.I0(q5_reg_i_191_n_0),
        .I1(q5_reg_47),
        .I2(q5_reg_i_192_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(xor_ln124_276_fu_22821_p2[0]),
        .O(q5_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q5_reg_i_93
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[10]),
        .O(clefia_s0_address415_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_94
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(q5_reg_i_25_0[7]),
        .I2(or_ln134_20_reg_32915[1]),
        .I3(x_assign_30_reg_32903[7]),
        .I4(or_ln134_20_reg_32915[7]),
        .I5(or_ln134_19_reg_32897[5]),
        .O(xor_ln124_51_fu_6879_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q5_reg_i_95
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[5]),
        .I2(q0_reg_48[3]),
        .I3(clefia_s0_address218_out),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_96
       (.I0(q5_reg_i_28_1[7]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I2(or_ln134_52_fu_11346_p3[7]),
        .I3(or_ln134_51_fu_11340_p3[5]),
        .I4(or_ln134_52_fu_11346_p3[1]),
        .I5(x_assign_78_reg_33547[7]),
        .O(xor_ln124_115_fu_11385_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q5_reg_i_97
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(q5_reg_i_28_0[7]),
        .I2(or_ln134_36_fu_9074_p3[1]),
        .I3(x_assign_54_reg_33211[7]),
        .I4(or_ln134_35_fu_9068_p3[5]),
        .I5(or_ln134_36_fu_9074_p3[7]),
        .O(xor_ln124_83_fu_9113_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    q5_reg_i_98
       (.I0(q0_reg_48[12]),
        .I1(q0_reg_48[10]),
        .I2(q0_reg_48[14]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(q5_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q5_reg_i_99
       (.I0(\xor_ln124_331_reg_35544_reg[7]_0 [7]),
        .I1(q2_reg_i_223_0[7]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [7]),
        .I3(clefia_s0_address417_out),
        .I4(clefia_s0_address415_out),
        .I5(clefia_s0_address416_out),
        .O(q5_reg_i_99_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q6_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q6_reg_DOADO_UNCONNECTED[15:8],q6_reg_0}),
        .DOBDO(NLW_q6_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q6_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q6_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce6),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_15__0
       (.I0(or_ln134_14_fu_4142_p3[0]),
        .I1(\xor_ln124_35_reg_32626_reg[7] [6]),
        .I2(or_ln134_12_fu_4327_p3[6]),
        .I3(x_assign_16_reg_32483[4]),
        .I4(or_ln134_12_fu_4327_p3[0]),
        .I5(\xor_ln124_35_reg_32626_reg[7]_0 [6]),
        .O(\tmp_79_reg_32536_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_18__0
       (.I0(or_ln134_14_fu_4142_p3[7]),
        .I1(\xor_ln124_35_reg_32626_reg[7] [5]),
        .I2(or_ln134_12_fu_4327_p3[5]),
        .I3(\xor_ln124_37_reg_32631_reg[5]_0 [3]),
        .I4(or_ln134_12_fu_4327_p3[7]),
        .I5(\xor_ln124_35_reg_32626_reg[7]_0 [5]),
        .O(\trunc_ln134_39_reg_32531_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q6_reg_i_21__0
       (.I0(E),
        .I1(clefia_s0_address413_out),
        .I2(clefia_s0_address2111_out),
        .I3(clefia_s0_address21),
        .I4(clefia_s0_address218_out),
        .I5(clefia_s0_address417_out),
        .O(p_42_in));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q6_reg_i_72
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[6]),
        .O(clefia_s0_address413_out));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q6_reg_i_73
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[14]),
        .O(clefia_s0_address417_out));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[0]_i_1 
       (.I0(q5_reg_1[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[0]),
        .I4(ce43),
        .I5(q6_reg_0[0]),
        .O(q5_reg_2[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[1]_i_1 
       (.I0(q5_reg_1[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[1]),
        .I4(ce43),
        .I5(q6_reg_0[1]),
        .O(q5_reg_2[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[2]_i_1 
       (.I0(q5_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[2]),
        .I4(ce43),
        .I5(q6_reg_0[2]),
        .O(q5_reg_2[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[3]_i_1 
       (.I0(q5_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[3]),
        .I4(ce43),
        .I5(q6_reg_0[3]),
        .O(q5_reg_2[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[4]_i_1 
       (.I0(q5_reg_1[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[4]),
        .I4(ce43),
        .I5(q6_reg_0[4]),
        .O(q5_reg_2[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[5]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[5]),
        .I4(ce43),
        .I5(q6_reg_0[5]),
        .O(q5_reg_2[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[6]_i_1 
       (.I0(q5_reg_1[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[6]),
        .I4(ce43),
        .I5(q6_reg_0[6]),
        .O(q5_reg_2[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2394[7]_i_2 
       (.I0(q5_reg_1[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[0]),
        .I3(q5_reg_0[7]),
        .I4(ce43),
        .I5(q6_reg_0[7]),
        .O(q5_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2400[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q0_reg_48[0]),
        .O(clefia_s0_address51));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[0]),
        .I3(reg_24061),
        .I4(q6_reg_0[0]),
        .O(q2_reg_9[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[1]),
        .I3(reg_24061),
        .I4(q6_reg_0[1]),
        .O(q2_reg_9[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[2]),
        .I3(reg_24061),
        .I4(q6_reg_0[2]),
        .O(q2_reg_9[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[3]),
        .I3(reg_24061),
        .I4(q6_reg_0[3]),
        .O(q2_reg_9[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[4]),
        .I3(reg_24061),
        .I4(q6_reg_0[4]),
        .O(q2_reg_9[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[5]),
        .I3(reg_24061),
        .I4(q6_reg_0[5]),
        .O(q2_reg_9[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[6]),
        .I3(reg_24061),
        .I4(q6_reg_0[6]),
        .O(q2_reg_9[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2406[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(reg_2406124_out),
        .I2(q5_reg_0[7]),
        .I3(reg_24061),
        .I4(q6_reg_0[7]),
        .O(q2_reg_9[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[0]_i_1 
       (.I0(\reg_2428[0]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[0]),
        .I4(DOADO[0]),
        .O(q2_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[0]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[0]),
        .I2(q6_reg_0[0]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[0]),
        .O(\reg_2428[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[1]_i_1 
       (.I0(\reg_2428[1]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[1]),
        .I4(DOADO[1]),
        .O(q2_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[1]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[1]),
        .I2(q6_reg_0[1]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[1]),
        .O(\reg_2428[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[2]_i_1 
       (.I0(\reg_2428[2]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[2]),
        .I4(DOADO[2]),
        .O(q2_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[2]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[2]),
        .I2(q6_reg_0[2]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[2]),
        .O(\reg_2428[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[3]_i_1 
       (.I0(\reg_2428[3]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[3]),
        .I4(DOADO[3]),
        .O(q2_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[3]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[3]),
        .I2(q6_reg_0[3]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[3]),
        .O(\reg_2428[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[4]_i_1 
       (.I0(\reg_2428[4]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[4]),
        .I4(DOADO[4]),
        .O(q2_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[4]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[4]),
        .I2(q6_reg_0[4]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[4]),
        .O(\reg_2428[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[5]_i_1 
       (.I0(\reg_2428[5]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[5]),
        .I4(DOADO[5]),
        .O(q2_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[5]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[5]),
        .I2(q6_reg_0[5]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[5]),
        .O(\reg_2428[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[6]_i_1 
       (.I0(\reg_2428[6]_i_2_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[6]),
        .I4(DOADO[6]),
        .O(q2_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[6]_i_2 
       (.I0(reg_24281),
        .I1(q5_reg_1[6]),
        .I2(q6_reg_0[6]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[6]),
        .O(\reg_2428[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2428[7]_i_2 
       (.I0(\reg_2428[7]_i_5_n_0 ),
        .I1(reg_2428119_out),
        .I2(reg_2406124_out),
        .I3(DOBDO[7]),
        .I4(DOADO[7]),
        .O(q2_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2428[7]_i_5 
       (.I0(reg_24281),
        .I1(q5_reg_1[7]),
        .I2(q6_reg_0[7]),
        .I3(reg_2428118_out),
        .I4(q5_reg_0[7]),
        .O(\reg_2428[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[0]_i_1 
       (.I0(\reg_2446[0]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[0]),
        .I5(q0_reg_1[0]),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[0]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[0]),
        .I2(q5_reg_1[0]),
        .I3(reg_24461),
        .I4(q5_reg_0[0]),
        .O(\reg_2446[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[1]_i_1 
       (.I0(\reg_2446[1]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[1]),
        .I5(q0_reg_1[1]),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[1]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[1]),
        .I2(q5_reg_1[1]),
        .I3(reg_24461),
        .I4(q5_reg_0[1]),
        .O(\reg_2446[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[2]_i_1 
       (.I0(\reg_2446[2]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[2]),
        .I5(q0_reg_1[2]),
        .O(\ap_CS_fsm_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[2]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[2]),
        .I2(q5_reg_1[2]),
        .I3(reg_24461),
        .I4(q5_reg_0[2]),
        .O(\reg_2446[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[3]_i_1 
       (.I0(\reg_2446[3]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[3]),
        .I5(q0_reg_1[3]),
        .O(\ap_CS_fsm_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[3]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[3]),
        .I2(q5_reg_1[3]),
        .I3(reg_24461),
        .I4(q5_reg_0[3]),
        .O(\reg_2446[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[4]_i_1 
       (.I0(\reg_2446[4]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[4]),
        .I5(q0_reg_1[4]),
        .O(\ap_CS_fsm_reg[2]_0 [4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[4]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[4]),
        .I2(q5_reg_1[4]),
        .I3(reg_24461),
        .I4(q5_reg_0[4]),
        .O(\reg_2446[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[5]_i_1 
       (.I0(\reg_2446[5]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[5]),
        .I5(q0_reg_1[5]),
        .O(\ap_CS_fsm_reg[2]_0 [5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[5]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[5]),
        .I2(q5_reg_1[5]),
        .I3(reg_24461),
        .I4(q5_reg_0[5]),
        .O(\reg_2446[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[6]_i_1 
       (.I0(\reg_2446[6]_i_2_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[6]),
        .I5(q0_reg_1[6]),
        .O(\ap_CS_fsm_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[6]_i_2 
       (.I0(reg_2428119_out),
        .I1(DOADO[6]),
        .I2(q5_reg_1[6]),
        .I3(reg_24461),
        .I4(q5_reg_0[6]),
        .O(\reg_2446[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2446[7]_i_2 
       (.I0(\reg_2446[7]_i_9_n_0 ),
        .I1(reg_2446116_out),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(DOBDO[7]),
        .I5(q0_reg_1[7]),
        .O(\ap_CS_fsm_reg[2]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2446[7]_i_7 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[11]),
        .O(clefia_s0_address0117_out));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2446[7]_i_9 
       (.I0(reg_2428119_out),
        .I1(DOADO[7]),
        .I2(q5_reg_1[7]),
        .I3(reg_24461),
        .I4(q5_reg_0[7]),
        .O(\reg_2446[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[0]_i_1 
       (.I0(\reg_2454[0]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[0]),
        .I5(q0_reg_0[0]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[0]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[0]),
        .I2(DOBDO[0]),
        .I3(reg_2446116_out),
        .I4(DOADO[0]),
        .O(\reg_2454[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[1]_i_1 
       (.I0(\reg_2454[1]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[1]),
        .I5(q0_reg_0[1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[1]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[1]),
        .I2(DOBDO[1]),
        .I3(reg_2446116_out),
        .I4(DOADO[1]),
        .O(\reg_2454[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[2]_i_1 
       (.I0(\reg_2454[2]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[2]),
        .I5(q0_reg_0[2]),
        .O(\ap_CS_fsm_reg[2] [2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[2]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[2]),
        .I2(DOBDO[2]),
        .I3(reg_2446116_out),
        .I4(DOADO[2]),
        .O(\reg_2454[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[3]_i_1 
       (.I0(\reg_2454[3]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[3]),
        .I5(q0_reg_0[3]),
        .O(\ap_CS_fsm_reg[2] [3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[3]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[3]),
        .I2(DOBDO[3]),
        .I3(reg_2446116_out),
        .I4(DOADO[3]),
        .O(\reg_2454[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[4]_i_1 
       (.I0(\reg_2454[4]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[4]),
        .I5(q0_reg_0[4]),
        .O(\ap_CS_fsm_reg[2] [4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[4]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[4]),
        .I2(DOBDO[4]),
        .I3(reg_2446116_out),
        .I4(DOADO[4]),
        .O(\reg_2454[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[5]_i_1 
       (.I0(\reg_2454[5]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[5]),
        .I5(q0_reg_0[5]),
        .O(\ap_CS_fsm_reg[2] [5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[5]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[5]),
        .I2(DOBDO[5]),
        .I3(reg_2446116_out),
        .I4(DOADO[5]),
        .O(\reg_2454[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[6]_i_1 
       (.I0(\reg_2454[6]_i_2_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[6]),
        .I5(q0_reg_0[6]),
        .O(\ap_CS_fsm_reg[2] [6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[6]_i_2 
       (.I0(reg_24461),
        .I1(q5_reg_1[6]),
        .I2(DOBDO[6]),
        .I3(reg_2446116_out),
        .I4(DOADO[6]),
        .O(\reg_2454[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2454[7]_i_2 
       (.I0(\reg_2454[7]_i_4_n_0 ),
        .I1(reg_24541),
        .I2(q0_reg_48[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_1[7]),
        .I5(q0_reg_0[7]),
        .O(\ap_CS_fsm_reg[2] [7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2454[7]_i_4 
       (.I0(reg_24461),
        .I1(q5_reg_1[7]),
        .I2(DOBDO[7]),
        .I3(reg_2446116_out),
        .I4(DOADO[7]),
        .O(\reg_2454[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[0]_i_1 
       (.I0(q0_reg_1[0]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[0]),
        .I3(reg_246219_out),
        .I4(\reg_2462[0]_i_2_n_0 ),
        .O(q0_reg_24[0]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[0]_i_2 
       (.I0(DOBDO[0]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[0]),
        .O(\reg_2462[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[1]_i_1 
       (.I0(q0_reg_1[1]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[1]),
        .I3(reg_246219_out),
        .I4(\reg_2462[1]_i_2_n_0 ),
        .O(q0_reg_24[1]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[1]_i_2 
       (.I0(DOBDO[1]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[1]),
        .O(\reg_2462[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[2]_i_1 
       (.I0(q0_reg_1[2]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[2]),
        .I3(reg_246219_out),
        .I4(\reg_2462[2]_i_2_n_0 ),
        .O(q0_reg_24[2]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[2]),
        .O(\reg_2462[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[3]_i_1 
       (.I0(q0_reg_1[3]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[3]),
        .I3(reg_246219_out),
        .I4(\reg_2462[3]_i_2_n_0 ),
        .O(q0_reg_24[3]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[3]_i_2 
       (.I0(DOBDO[3]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[3]),
        .O(\reg_2462[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[4]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[4]),
        .I3(reg_246219_out),
        .I4(\reg_2462[4]_i_2_n_0 ),
        .O(q0_reg_24[4]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[4]_i_2 
       (.I0(DOBDO[4]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[4]),
        .O(\reg_2462[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[5]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[5]),
        .I3(reg_246219_out),
        .I4(\reg_2462[5]_i_2_n_0 ),
        .O(q0_reg_24[5]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[5]_i_2 
       (.I0(DOBDO[5]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[5]),
        .O(\reg_2462[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[6]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[6]),
        .I3(reg_246219_out),
        .I4(\reg_2462[6]_i_2_n_0 ),
        .O(q0_reg_24[6]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[6]_i_2 
       (.I0(DOBDO[6]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[6]),
        .O(\reg_2462[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2462[7]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(reg_2462111_out),
        .I2(q0_reg_0[7]),
        .I3(reg_246219_out),
        .I4(\reg_2462[7]_i_5_n_0 ),
        .O(q0_reg_24[7]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \reg_2462[7]_i_5 
       (.I0(DOBDO[7]),
        .I1(q0_reg_48[8]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(DOADO[7]),
        .O(\reg_2462[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[0]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[0]),
        .O(q0_reg_3[0]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[1]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[1]),
        .O(q0_reg_3[1]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[2]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[2]),
        .O(q0_reg_3[2]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[3]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[3]),
        .O(q0_reg_3[3]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[4]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[4]),
        .O(q0_reg_3[4]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[5]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[5]),
        .O(q0_reg_3[5]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[6]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[6]),
        .O(q0_reg_3[6]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \reg_2493[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(reg_2462111_out),
        .I2(q0_reg_1[7]),
        .I3(pt_address0129_out),
        .I4(clefia_s0_address41),
        .I5(DOADO[7]),
        .O(q0_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2493[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q0_reg_48[4]),
        .O(clefia_s0_address41));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[0]_i_1 
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[0]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[1]_i_1 
       (.I0(q0_reg_1[1]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[1]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[2]_i_1 
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[2]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[3]_i_1 
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[3]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[4]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[5]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_0[5]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[6]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_0[6]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2505[7]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_48[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q0_reg_48[8]),
        .O(q0_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2515[7]_i_1 
       (.I0(q0_reg_48[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q0_reg_48[8]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_110_reg_33077[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q2_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_110_reg_33077[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q2_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_110_reg_33077[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q2_reg_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_110_reg_33077[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q2_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_114_reg_33099[1]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .O(q2_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_114_reg_33099[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(q2_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_114_reg_33099[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q2_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_114_reg_33099[4]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q2_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_126_reg_33303[1]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[0]),
        .O(q2_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_126_reg_33303[2]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .O(q2_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_14_reg_32393[5]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[3]),
        .O(q6_reg_7));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_206_reg_33975[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q2_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_206_reg_33975[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q2_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_22_reg_32713[1]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[0]),
        .O(q5_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_22_reg_32713[2]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[1]),
        .I2(q5_reg_0[7]),
        .O(q5_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_26_reg_32616[1]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[0]),
        .O(q6_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_26_reg_32616[2]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[1]),
        .I2(q6_reg_0[7]),
        .O(q6_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_270_reg_34400[1]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .O(q5_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_270_reg_34400[2]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[0]),
        .I2(q5_reg_0[6]),
        .O(q5_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_270_reg_34400[3]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_0[6]),
        .O(q5_reg_12[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_270_reg_34400[4]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[2]),
        .I2(q5_reg_0[7]),
        .O(q5_reg_12[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_274_reg_34422[1]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(q5_reg_1[7]),
        .O(q5_reg_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_274_reg_34422[2]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(q5_reg_1[0]),
        .I2(q5_reg_1[6]),
        .O(q5_reg_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_274_reg_34422[3]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(q5_reg_1[7]),
        .I2(q5_reg_1[1]),
        .I3(q5_reg_1[6]),
        .O(q5_reg_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_274_reg_34422[4]_i_1 
       (.I0(q5_reg_1[6]),
        .I1(q5_reg_1[2]),
        .I2(q5_reg_1[7]),
        .O(q5_reg_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_34_reg_32572[1]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[7]),
        .O(q6_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_34_reg_32572[2]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[0]),
        .I2(q6_reg_0[6]),
        .O(q6_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_34_reg_32572[3]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[7]),
        .I2(q6_reg_0[1]),
        .I3(q6_reg_0[6]),
        .O(q6_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_34_reg_32572[4]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[2]),
        .I2(q6_reg_0[7]),
        .O(q6_reg_8[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_434_reg_35631[1]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_434_reg_35631[2]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_434_reg_35631[3]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_434_reg_35631[4]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_11[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_442_reg_35803[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_442_reg_35803[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_446_reg_35835[1]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[0]),
        .O(q0_reg_28[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_446_reg_35835[2]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[1]),
        .I2(q0_reg_1[7]),
        .O(q0_reg_28[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_510_reg_36270[1]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_31[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_510_reg_36270[2]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[0]),
        .I2(q0_reg_1[6]),
        .O(q0_reg_31[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_510_reg_36270[3]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[7]),
        .I2(q0_reg_1[1]),
        .I3(q0_reg_1[6]),
        .O(q0_reg_31[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_510_reg_36270[4]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[2]),
        .I2(q0_reg_1[7]),
        .O(q0_reg_28[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_510_reg_36270[5]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[3]),
        .O(q0_reg_27));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[0]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I1(\x_130_reg_34813_reg[7] [0]),
        .I2(x_assign_187_reg_34697[6]),
        .I3(x_assign_184_reg_34675[6]),
        .I4(x_assign_189_reg_34713[0]),
        .I5(x_assign_184_reg_34675[0]),
        .O(\reg_2478_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[1]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I1(\x_130_reg_34813_reg[7] [1]),
        .I2(x_assign_187_reg_34697[7]),
        .I3(x_assign_184_reg_34675[7]),
        .I4(x_assign_189_reg_34713[1]),
        .I5(x_assign_184_reg_34675[1]),
        .O(\reg_2478_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[2]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I1(\x_130_reg_34813_reg[7] [2]),
        .I2(\x_130_reg_34813_reg[5] [0]),
        .I3(\x_130_reg_34813_reg[5]_0 [0]),
        .I4(x_assign_189_reg_34713[2]),
        .I5(x_assign_184_reg_34675[2]),
        .O(\reg_2478_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[3]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(\x_130_reg_34813_reg[7] [3]),
        .I2(\x_130_reg_34813_reg[5] [1]),
        .I3(\x_130_reg_34813_reg[5]_0 [1]),
        .I4(x_assign_189_reg_34713[3]),
        .I5(x_assign_184_reg_34675[3]),
        .O(\reg_2478_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[4]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(\x_130_reg_34813_reg[7] [4]),
        .I2(\x_130_reg_34813_reg[5] [2]),
        .I3(\x_130_reg_34813_reg[5]_0 [2]),
        .I4(or_ln134_125_fu_19976_p3[0]),
        .I5(x_assign_184_reg_34675[4]),
        .O(\reg_2478_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[5]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I1(\x_130_reg_34813_reg[7] [5]),
        .I2(\x_130_reg_34813_reg[5] [3]),
        .I3(\x_130_reg_34813_reg[5]_0 [3]),
        .I4(or_ln134_125_fu_19976_p3[1]),
        .I5(x_assign_184_reg_34675[5]),
        .O(\reg_2478_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[6]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I1(\x_130_reg_34813_reg[7] [6]),
        .I2(x_assign_187_reg_34697[4]),
        .I3(x_assign_184_reg_34675[4]),
        .I4(x_assign_189_reg_34713[4]),
        .I5(x_assign_184_reg_34675[6]),
        .O(\reg_2478_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \x_130_reg_34813[7]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I1(\x_130_reg_34813_reg[7] [7]),
        .I2(x_assign_187_reg_34697[5]),
        .I3(x_assign_184_reg_34675[5]),
        .I4(x_assign_189_reg_34713[5]),
        .I5(x_assign_184_reg_34675[7]),
        .O(\reg_2478_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_139_reg_34101[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(q0_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_13_reg_32707[4]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[3]),
        .O(q5_reg_41));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_34394[2]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[1]),
        .O(q5_reg_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_34394[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[2]),
        .O(q5_reg_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_163_reg_34416[2]_i_1 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_1[1]),
        .O(q5_reg_34[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_163_reg_34416[3]_i_1 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_1[2]),
        .O(q5_reg_34[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_163_reg_34416[4]_i_1 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_1[3]),
        .O(q5_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_32483[2]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[1]),
        .O(q6_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_32483[3]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[2]),
        .O(q6_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_256_reg_35603[2]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[1]),
        .O(q0_reg_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_256_reg_35603[3]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[2]),
        .O(q0_reg_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_259_reg_35625[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_259_reg_35625[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_33071[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(q2_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_33071[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q2_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_33093[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q2_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_33093[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q2_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[0]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [0]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I2(x_assign_69_reg_33109[0]),
        .I3(x_assign_64_reg_33071[0]),
        .I4(x_assign_67_reg_33093[6]),
        .I5(x_assign_64_reg_33071[6]),
        .O(\xor_ln124_61_reg_33059_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[1]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [1]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I2(x_assign_69_reg_33109[1]),
        .I3(x_assign_64_reg_33071[1]),
        .I4(x_assign_67_reg_33093[7]),
        .I5(x_assign_64_reg_33071[7]),
        .O(\xor_ln124_61_reg_33059_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[2]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [2]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I2(x_assign_69_reg_33109[2]),
        .I3(x_assign_64_reg_33071[2]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [0]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [0]),
        .O(\xor_ln124_61_reg_33059_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[3]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [3]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I2(x_assign_69_reg_33109[3]),
        .I3(x_assign_64_reg_33071[3]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [1]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [1]),
        .O(\xor_ln124_61_reg_33059_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[4]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [4]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I2(or_ln134_45_fu_8128_p3[0]),
        .I3(x_assign_64_reg_33071[4]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [2]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [2]),
        .O(\xor_ln124_61_reg_33059_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[5]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [5]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I2(or_ln134_45_fu_8128_p3[1]),
        .I3(x_assign_64_reg_33071[5]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [3]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [3]),
        .O(\xor_ln124_61_reg_33059_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[6]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [6]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I2(x_assign_69_reg_33109[4]),
        .I3(x_assign_64_reg_33071[6]),
        .I4(x_assign_67_reg_33093[4]),
        .I5(x_assign_64_reg_33071[4]),
        .O(\xor_ln124_61_reg_33059_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_101_reg_33165[7]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7] [7]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I2(x_assign_69_reg_33109[5]),
        .I3(x_assign_64_reg_33071[7]),
        .I4(x_assign_67_reg_33093[5]),
        .I5(x_assign_64_reg_33071[5]),
        .O(\xor_ln124_61_reg_33059_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[1]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7] [1]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [1]),
        .I3(\xor_ln124_108_reg_33348[1]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_54_reg_33211[7]),
        .O(\xor_ln124_44_reg_32684_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[1]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I1(x_assign_54_reg_33211[1]),
        .I2(\xor_ln124_110_reg_33358_reg[3] [0]),
        .I3(\xor_ln124_110_reg_33358_reg[3]_0 [0]),
        .I4(or_ln134_47_fu_9244_p3[1]),
        .I5(x_assign_74_reg_33281[0]),
        .O(\xor_ln124_108_reg_33348[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[2]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7] [2]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [2]),
        .I3(\xor_ln124_108_reg_33348[2]_i_2_n_0 ),
        .I4(q2_reg_i_153_0[0]),
        .I5(q2_reg_i_153_1[0]),
        .O(\xor_ln124_44_reg_32684_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[2]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I1(x_assign_54_reg_33211[2]),
        .I2(\xor_ln124_110_reg_33358_reg[3] [1]),
        .I3(\xor_ln124_110_reg_33358_reg[3]_0 [1]),
        .I4(or_ln134_47_fu_9244_p3[2]),
        .I5(q2_reg_i_67_0[0]),
        .O(\xor_ln124_108_reg_33348[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[3]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7] [3]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I2(\xor_ln124_108_reg_33348_reg[3] [3]),
        .I3(\xor_ln124_108_reg_33348[3]_i_2_n_0 ),
        .I4(q2_reg_i_153_0[1]),
        .I5(q2_reg_i_153_1[1]),
        .O(\xor_ln124_44_reg_32684_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[3]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I1(x_assign_54_reg_33211[3]),
        .I2(\xor_ln124_110_reg_33358_reg[3] [2]),
        .I3(\xor_ln124_110_reg_33358_reg[3]_0 [2]),
        .I4(or_ln134_47_fu_9244_p3[3]),
        .I5(q2_reg_i_67_0[1]),
        .O(\xor_ln124_108_reg_33348[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[7]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7] [7]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I2(or_ln134_36_fu_9074_p3[1]),
        .I3(\xor_ln124_108_reg_33348[7]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[5]),
        .I5(x_assign_54_reg_33211[5]),
        .O(\xor_ln124_44_reg_32684_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_33348[7]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I1(x_assign_54_reg_33211[7]),
        .I2(or_ln134_47_fu_9244_p3[0]),
        .I3(or_ln134_49_fu_9256_p3[0]),
        .I4(or_ln134_47_fu_9244_p3[7]),
        .I5(x_assign_74_reg_33281[3]),
        .O(\xor_ln124_108_reg_33348[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[0]_i_1 
       (.I0(q5_reg_51[0]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [0]),
        .I2(x_assign_57_reg_33233[6]),
        .I3(\xor_ln124_110_reg_33358[0]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[0]),
        .I5(x_assign_52_reg_33195[0]),
        .O(\xor_ln124_46_reg_32696_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[0]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I1(x_assign_54_reg_33211[6]),
        .I2(or_ln134_47_fu_9244_p3[1]),
        .I3(or_ln134_49_fu_9256_p3[1]),
        .I4(x_assign_72_reg_33259),
        .I5(or_ln134_49_fu_9256_p3[0]),
        .O(\xor_ln124_110_reg_33358[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[3]_i_1 
       (.I0(q5_reg_51[3]),
        .I1(\xor_ln124_365_reg_35890_reg[7] [3]),
        .I2(q2_reg_i_153_0[1]),
        .I3(\xor_ln124_110_reg_33358[3]_i_2_n_0 ),
        .I4(x_assign_57_reg_33233[3]),
        .I5(x_assign_52_reg_33195[3]),
        .O(\xor_ln124_46_reg_32696_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_33358[3]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I1(q2_reg_i_153_1[1]),
        .I2(\xor_ln124_110_reg_33358_reg[3] [2]),
        .I3(\xor_ln124_110_reg_33358_reg[3]_0 [2]),
        .I4(or_ln134_50_fu_9262_p3[2]),
        .I5(or_ln134_49_fu_9256_p3[3]),
        .O(\xor_ln124_110_reg_33358[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_123_reg_33719[3]_i_1 
       (.I0(\xor_ln124_123_reg_33719[3]_i_2_n_0 ),
        .I1(\xor_ln124_123_reg_33719_reg[4] [0]),
        .I2(q5_reg_1[1]),
        .O(\xor_ln124_99_reg_33155_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[3]_i_2 
       (.I0(q5_reg_0[3]),
        .I1(\xor_ln124_91_reg_33383_reg[3] ),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I4(\xor_ln124_91_reg_33383_reg[3]_0 ),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_123_reg_33719[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_123_reg_33719[4]_i_1 
       (.I0(\xor_ln124_123_reg_33719[4]_i_2_n_0 ),
        .I1(\xor_ln124_123_reg_33719_reg[4] [1]),
        .I2(q5_reg_1[2]),
        .O(\xor_ln124_99_reg_33155_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[4]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_91_reg_33383_reg[4]_0 ),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I4(\xor_ln124_91_reg_33383_reg[4]_1 ),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_123_reg_33719[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[5]_i_2 
       (.I0(q5_reg_1[3]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I4(q5_reg_0[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [7]),
        .O(q5_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [0]),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_124_reg_33725_reg[7] [0]),
        .O(q5_reg_32[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_1[0]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [1]),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_124_reg_33725_reg[7] [1]),
        .O(q5_reg_32[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_124_reg_33725[2]_i_1 
       (.I0(q5_reg_0[1]),
        .I1(\xor_ln124_124_reg_33725[2]_i_2_n_0 ),
        .I2(q5_reg_1[1]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_1[7]),
        .O(q5_reg_32[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[2]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I1(\xor_ln124_124_reg_33725_reg[7] [2]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_124_reg_33725[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_124_reg_33725[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_124_reg_33725_reg[3] ),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_0[2]),
        .O(q5_reg_32[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_124_reg_33725[4]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_124_reg_33725_reg[4] ),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_0[3]),
        .O(q5_reg_32[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[5]_i_2 
       (.I0(q5_reg_1[4]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_1[3]),
        .I4(\xor_ln124_124_reg_33725_reg[7] [3]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [5]),
        .O(q5_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_1[5]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(q5_reg_1[4]),
        .I5(\xor_ln124_124_reg_33725_reg[7] [4]),
        .O(q5_reg_32[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_1[6]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_124_reg_33725_reg[7] [5]),
        .O(q5_reg_32[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_125_reg_33731[3]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [2]),
        .O(q5_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_125_reg_33731[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_0[7]),
        .O(q5_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_125_reg_33731[4]_i_4 
       (.I0(q5_reg_0[2]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [3]),
        .O(q5_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_125_reg_33731[5]_i_1 
       (.I0(\xor_ln124_125_reg_33731_reg[5] ),
        .I1(q5_reg_1[5]),
        .I2(\xor_ln124_268_reg_34875_reg[5] ),
        .O(\xor_ln124_101_reg_33165_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33737[0]_i_1 
       (.I0(\xor_ln124_126_reg_33737_reg[7] [0]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_102_reg_33170_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33737[1]_i_1 
       (.I0(\xor_ln124_126_reg_33737_reg[7] [1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_102_reg_33170_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33737[6]_i_1 
       (.I0(\xor_ln124_126_reg_33737_reg[7] [2]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I5(q5_reg_1[5]),
        .O(\xor_ln124_102_reg_33170_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_33737[7]_i_1 
       (.I0(\xor_ln124_126_reg_33737_reg[7] [3]),
        .I1(q5_reg_0[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I5(q5_reg_1[6]),
        .O(\xor_ln124_102_reg_33170_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[0]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [0]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [0]),
        .I2(x_assign_91_reg_33429[0]),
        .I3(\xor_ln124_131_reg_33491_reg[3] [0]),
        .I4(x_assign_88_reg_33407[6]),
        .I5(x_assign_91_reg_33429[6]),
        .O(\reg_2400_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[1]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [1]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [1]),
        .I2(x_assign_91_reg_33429[1]),
        .I3(\xor_ln124_131_reg_33491_reg[3] [1]),
        .I4(x_assign_88_reg_33407[7]),
        .I5(x_assign_91_reg_33429[7]),
        .O(\reg_2400_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[2]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [2]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [2]),
        .I2(x_assign_91_reg_33429[2]),
        .I3(\xor_ln124_131_reg_33491_reg[3] [2]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [0]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [0]),
        .O(\reg_2400_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[3]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [3]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [3]),
        .I2(x_assign_91_reg_33429[3]),
        .I3(\xor_ln124_131_reg_33491_reg[3] [3]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [1]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [1]),
        .O(\reg_2400_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[4]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [4]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [4]),
        .I2(x_assign_91_reg_33429[4]),
        .I3(or_ln134_62_fu_10406_p3[2]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [2]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [2]),
        .O(\reg_2400_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[5]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [5]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [5]),
        .I2(x_assign_91_reg_33429[5]),
        .I3(or_ln134_62_fu_10406_p3[3]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [3]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [3]),
        .O(\reg_2400_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[6]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [6]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [6]),
        .I2(x_assign_91_reg_33429[6]),
        .I3(or_ln134_62_fu_10406_p3[0]),
        .I4(x_assign_88_reg_33407[4]),
        .I5(x_assign_91_reg_33429[4]),
        .O(\reg_2400_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_131_reg_33491[7]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [7]),
        .I1(\xor_ln124_131_reg_33491_reg[7] [7]),
        .I2(x_assign_91_reg_33429[7]),
        .I3(or_ln134_62_fu_10406_p3[1]),
        .I4(x_assign_88_reg_33407[5]),
        .I5(x_assign_91_reg_33429[5]),
        .O(\reg_2400_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[0]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [0]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I2(x_assign_88_reg_33407[0]),
        .I3(x_assign_93_reg_33445[0]),
        .I4(x_assign_88_reg_33407[6]),
        .I5(x_assign_91_reg_33429[6]),
        .O(\xor_ln124_93_reg_33395_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[1]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [1]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I2(x_assign_88_reg_33407[1]),
        .I3(x_assign_93_reg_33445[1]),
        .I4(x_assign_88_reg_33407[7]),
        .I5(x_assign_91_reg_33429[7]),
        .O(\xor_ln124_93_reg_33395_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[2]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [2]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I2(x_assign_88_reg_33407[2]),
        .I3(x_assign_93_reg_33445[2]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [0]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [0]),
        .O(\xor_ln124_93_reg_33395_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[3]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [3]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I2(x_assign_88_reg_33407[3]),
        .I3(x_assign_93_reg_33445[3]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [1]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [1]),
        .O(\xor_ln124_93_reg_33395_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[4]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [4]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I2(x_assign_88_reg_33407[4]),
        .I3(or_ln134_61_fu_10400_p3[0]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [2]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [2]),
        .O(\xor_ln124_93_reg_33395_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[5]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [5]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I2(x_assign_88_reg_33407[5]),
        .I3(or_ln134_61_fu_10400_p3[1]),
        .I4(\xor_ln124_133_reg_33501_reg[5] [3]),
        .I5(\xor_ln124_133_reg_33501_reg[5]_0 [3]),
        .O(\xor_ln124_93_reg_33395_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[6]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [6]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I2(x_assign_88_reg_33407[6]),
        .I3(x_assign_93_reg_33445[4]),
        .I4(x_assign_88_reg_33407[4]),
        .I5(x_assign_91_reg_33429[4]),
        .O(\xor_ln124_93_reg_33395_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_133_reg_33501[7]_i_1 
       (.I0(\xor_ln124_133_reg_33501_reg[7] [7]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I2(x_assign_88_reg_33407[7]),
        .I3(x_assign_93_reg_33445[5]),
        .I4(x_assign_88_reg_33407[5]),
        .I5(x_assign_91_reg_33429[5]),
        .O(\xor_ln124_93_reg_33395_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[1]_i_1 
       (.I0(q2_reg_i_141_0[1]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I2(x_assign_78_reg_33547[7]),
        .I3(\xor_ln124_140_reg_33684[1]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I5(x_assign_81_reg_33569[7]),
        .O(\xor_ln124_76_reg_33012_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[1]_i_2 
       (.I0(x_assign_78_reg_33547[1]),
        .I1(\xor_ln124_140_reg_33684_reg[3]_1 [1]),
        .I2(\xor_ln124_140_reg_33684_reg[3] [0]),
        .I3(\xor_ln124_140_reg_33684_reg[3]_0 [0]),
        .I4(x_assign_98_reg_33617[0]),
        .I5(or_ln134_63_fu_11516_p3[1]),
        .O(\xor_ln124_140_reg_33684[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[2]_i_1 
       (.I0(q2_reg_i_141_0[2]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I2(\xor_ln124_142_reg_33694_reg[5]_0 [0]),
        .I3(\xor_ln124_140_reg_33684[2]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I5(\xor_ln124_142_reg_33694_reg[5] [0]),
        .O(\xor_ln124_76_reg_33012_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[2]_i_2 
       (.I0(x_assign_78_reg_33547[2]),
        .I1(\xor_ln124_140_reg_33684_reg[3]_1 [2]),
        .I2(\xor_ln124_140_reg_33684_reg[3] [1]),
        .I3(\xor_ln124_140_reg_33684_reg[3]_0 [1]),
        .I4(\xor_ln124_140_reg_33684_reg[4] [0]),
        .I5(or_ln134_63_fu_11516_p3[2]),
        .O(\xor_ln124_140_reg_33684[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[3]_i_1 
       (.I0(q2_reg_i_141_0[3]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I2(\xor_ln124_142_reg_33694_reg[5]_0 [1]),
        .I3(\xor_ln124_140_reg_33684[3]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I5(\xor_ln124_142_reg_33694_reg[5] [1]),
        .O(\xor_ln124_76_reg_33012_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[3]_i_2 
       (.I0(x_assign_78_reg_33547[3]),
        .I1(\xor_ln124_140_reg_33684_reg[3]_1 [3]),
        .I2(\xor_ln124_140_reg_33684_reg[3] [2]),
        .I3(\xor_ln124_140_reg_33684_reg[3]_0 [2]),
        .I4(\xor_ln124_140_reg_33684_reg[4] [1]),
        .I5(or_ln134_63_fu_11516_p3[3]),
        .O(\xor_ln124_140_reg_33684[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[4]_i_1 
       (.I0(q2_reg_i_141_0[4]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I2(\xor_ln124_142_reg_33694_reg[5]_0 [2]),
        .I3(\xor_ln124_140_reg_33684[4]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I5(\xor_ln124_142_reg_33694_reg[5] [2]),
        .O(\xor_ln124_76_reg_33012_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[4]_i_2 
       (.I0(x_assign_78_reg_33547[4]),
        .I1(or_ln134_52_fu_11346_p3[6]),
        .I2(or_ln134_63_fu_11516_p3[5]),
        .I3(or_ln134_65_fu_11528_p3[5]),
        .I4(\xor_ln124_140_reg_33684_reg[4] [2]),
        .I5(or_ln134_63_fu_11516_p3[4]),
        .O(\xor_ln124_140_reg_33684[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[6]_i_1 
       (.I0(q2_reg_i_141_0[6]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I2(x_assign_78_reg_33547[4]),
        .I3(\xor_ln124_140_reg_33684[6]_i_2_n_0 ),
        .I4(\xor_ln124_108_reg_33348_reg[7]_0 [6]),
        .I5(x_assign_81_reg_33569[4]),
        .O(\xor_ln124_76_reg_33012_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_33684[6]_i_2 
       (.I0(x_assign_78_reg_33547[6]),
        .I1(or_ln134_52_fu_11346_p3[0]),
        .I2(or_ln134_63_fu_11516_p3[7]),
        .I3(or_ln134_65_fu_11528_p3[7]),
        .I4(x_assign_98_reg_33617[2]),
        .I5(or_ln134_63_fu_11516_p3[6]),
        .O(\xor_ln124_140_reg_33684[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[0]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [0]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [0]),
        .I2(x_assign_81_reg_33569[0]),
        .I3(\xor_ln124_142_reg_33694[0]_i_2_n_0 ),
        .I4(x_assign_81_reg_33569[6]),
        .I5(x_assign_78_reg_33547[6]),
        .O(\reg_2454_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[0]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I1(x_assign_76_reg_33531[0]),
        .I2(or_ln134_63_fu_11516_p3[1]),
        .I3(or_ln134_65_fu_11528_p3[1]),
        .I4(or_ln134_65_fu_11528_p3[0]),
        .I5(x_assign_96_reg_33595),
        .O(\xor_ln124_142_reg_33694[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[1]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [1]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [1]),
        .I2(x_assign_81_reg_33569[1]),
        .I3(\xor_ln124_142_reg_33694[1]_i_2_n_0 ),
        .I4(x_assign_81_reg_33569[7]),
        .I5(x_assign_78_reg_33547[7]),
        .O(\reg_2454_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[1]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I1(x_assign_76_reg_33531[1]),
        .I2(\xor_ln124_140_reg_33684_reg[3] [0]),
        .I3(\xor_ln124_140_reg_33684_reg[3]_0 [0]),
        .I4(or_ln134_65_fu_11528_p3[1]),
        .I5(or_ln134_66_fu_11534_p3[0]),
        .O(\xor_ln124_142_reg_33694[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[4]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [4]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [4]),
        .I2(x_assign_81_reg_33569[4]),
        .I3(\xor_ln124_142_reg_33694[4]_i_2_n_0 ),
        .I4(\xor_ln124_142_reg_33694_reg[5] [2]),
        .I5(\xor_ln124_142_reg_33694_reg[5]_0 [2]),
        .O(\reg_2454_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[4]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I1(or_ln134_51_fu_11340_p3[4]),
        .I2(or_ln134_63_fu_11516_p3[5]),
        .I3(or_ln134_65_fu_11528_p3[5]),
        .I4(or_ln134_65_fu_11528_p3[4]),
        .I5(or_ln134_66_fu_11534_p3[3]),
        .O(\xor_ln124_142_reg_33694[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[5]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [5]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [5]),
        .I2(x_assign_81_reg_33569[5]),
        .I3(\xor_ln124_142_reg_33694[5]_i_2_n_0 ),
        .I4(\xor_ln124_142_reg_33694_reg[5] [3]),
        .I5(\xor_ln124_142_reg_33694_reg[5]_0 [3]),
        .O(\reg_2454_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[5]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I1(or_ln134_51_fu_11340_p3[5]),
        .I2(or_ln134_63_fu_11516_p3[6]),
        .I3(or_ln134_65_fu_11528_p3[6]),
        .I4(or_ln134_65_fu_11528_p3[5]),
        .I5(or_ln134_66_fu_11534_p3[4]),
        .O(\xor_ln124_142_reg_33694[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[6]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [6]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [6]),
        .I2(x_assign_81_reg_33569[6]),
        .I3(\xor_ln124_142_reg_33694[6]_i_2_n_0 ),
        .I4(x_assign_81_reg_33569[4]),
        .I5(x_assign_78_reg_33547[4]),
        .O(\reg_2454_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[6]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I1(x_assign_76_reg_33531[4]),
        .I2(or_ln134_63_fu_11516_p3[7]),
        .I3(or_ln134_65_fu_11528_p3[7]),
        .I4(or_ln134_65_fu_11528_p3[6]),
        .I5(or_ln134_66_fu_11534_p3[5]),
        .O(\xor_ln124_142_reg_33694[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[7]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [7]),
        .I1(\xor_ln124_142_reg_33694_reg[7] [7]),
        .I2(x_assign_81_reg_33569[7]),
        .I3(\xor_ln124_142_reg_33694[7]_i_2_n_0 ),
        .I4(x_assign_81_reg_33569[5]),
        .I5(x_assign_78_reg_33547[5]),
        .O(\reg_2454_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_33694[7]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I1(x_assign_76_reg_33531[5]),
        .I2(or_ln134_63_fu_11516_p3[0]),
        .I3(or_ln134_65_fu_11528_p3[0]),
        .I4(or_ln134_65_fu_11528_p3[7]),
        .I5(or_ln134_66_fu_11534_p3[6]),
        .O(\xor_ln124_142_reg_33694[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_155_reg_34055[3]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_155_reg_34055_reg[3] ),
        .I2(DOBDO[3]),
        .I3(\xor_ln124_155_reg_34055_reg[5] [0]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [2]),
        .O(\xor_ln124_131_reg_33491_reg[5] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_155_reg_34055[4]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_155_reg_34055_reg[4] ),
        .I2(DOBDO[4]),
        .I3(\xor_ln124_155_reg_34055_reg[5] [1]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [3]),
        .O(\xor_ln124_131_reg_33491_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_155_reg_34055[5]_i_1 
       (.I0(\xor_ln124_155_reg_34055_reg[5] [2]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_155_reg_34055_reg[5]_0 ),
        .O(\xor_ln124_131_reg_33491_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[0]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_156_reg_34061_reg[7] [0]),
        .O(q2_reg_24[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_156_reg_34061_reg[7] [1]),
        .O(q2_reg_24[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_347_reg_35921[2]_i_2_n_0 ),
        .I2(\xor_ln124_156_reg_34061_reg[7] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_347_reg_35921[2]_i_3_n_0 ),
        .O(q2_reg_24[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[3]_i_2_n_0 ),
        .I2(\xor_ln124_156_reg_34061_reg[7] [3]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_347_reg_35921[3]_i_3_n_0 ),
        .O(q2_reg_24[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[4]_i_2_n_0 ),
        .I2(\xor_ln124_156_reg_34061_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[3]),
        .I5(\xor_ln124_347_reg_35921[4]_i_3_n_0 ),
        .O(q2_reg_24[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[5]_i_2 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[7]),
        .I3(DOADO[3]),
        .I4(\xor_ln124_156_reg_34061_reg[7] [5]),
        .I5(\xor_ln124_349_reg_35933_reg[1] [5]),
        .O(q2_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[6]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_156_reg_34061_reg[7] [6]),
        .O(q2_reg_24[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_34061[7]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_156_reg_34061_reg[7] [7]),
        .O(q2_reg_24[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[3]_i_2 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOBDO[7]),
        .I5(DOBDO[1]),
        .O(q2_reg_17));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[4]_i_2 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOBDO[7]),
        .I5(DOBDO[2]),
        .O(q2_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[5]_i_2 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I2(DOBDO[7]),
        .I3(DOBDO[3]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I5(\xor_ln124_349_reg_35933_reg[1] [4]),
        .O(q2_reg_11));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_34073[0]_i_1 
       (.I0(\xor_ln124_158_reg_34073_reg[7] [0]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [0]),
        .O(\xor_ln124_134_reg_33506_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_34073[1]_i_1 
       (.I0(\xor_ln124_158_reg_34073_reg[7] [1]),
        .I1(DOBDO[7]),
        .I2(DOBDO[0]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [1]),
        .O(\xor_ln124_134_reg_33506_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_158_reg_34073[2]_i_1 
       (.I0(\xor_ln124_349_reg_35933[2]_i_2_n_0 ),
        .I1(\xor_ln124_158_reg_34073_reg[7] [2]),
        .I2(DOADO[7]),
        .O(\xor_ln124_134_reg_33506_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_158_reg_34073[3]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[3]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I3(\xor_ln124_158_reg_34073_reg[7] [3]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [3]),
        .O(\xor_ln124_134_reg_33506_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_158_reg_34073[4]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[4]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I3(\xor_ln124_158_reg_34073_reg[7] [4]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [4]),
        .O(\xor_ln124_134_reg_33506_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_34073[6]_i_1 
       (.I0(\xor_ln124_158_reg_34073_reg[7] [5]),
        .I1(DOBDO[4]),
        .I2(DOBDO[5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_134_reg_33506_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_34073[7]_i_1 
       (.I0(\xor_ln124_158_reg_34073_reg[7] [6]),
        .I1(DOBDO[5]),
        .I2(DOBDO[6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [5]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [7]),
        .O(\xor_ln124_134_reg_33506_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[0]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [0]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I2(or_ln134_76_fu_12666_p3[0]),
        .I3(x_assign_112_reg_33743[4]),
        .I4(\xor_ln124_163_reg_33827_reg[3] [0]),
        .I5(x_assign_114_reg_33759[0]),
        .O(\xor_ln124_123_reg_33719_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[1]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [1]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I2(or_ln134_76_fu_12666_p3[1]),
        .I3(x_assign_112_reg_33743[5]),
        .I4(\xor_ln124_163_reg_33827_reg[3] [1]),
        .I5(x_assign_114_reg_33759[1]),
        .O(\xor_ln124_123_reg_33719_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[2]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [2]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I2(or_ln134_76_fu_12666_p3[2]),
        .I3(or_ln134_75_fu_12660_p3[0]),
        .I4(\xor_ln124_163_reg_33827_reg[3] [2]),
        .I5(x_assign_114_reg_33759[2]),
        .O(\xor_ln124_123_reg_33719_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[3]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [3]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I2(or_ln134_76_fu_12666_p3[3]),
        .I3(or_ln134_75_fu_12660_p3[1]),
        .I4(\xor_ln124_163_reg_33827_reg[3] [3]),
        .I5(x_assign_114_reg_33759[3]),
        .O(\xor_ln124_123_reg_33719_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[4]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [4]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I2(or_ln134_76_fu_12666_p3[4]),
        .I3(or_ln134_75_fu_12660_p3[2]),
        .I4(or_ln134_76_fu_12666_p3[6]),
        .I5(or_ln134_78_fu_12678_p3[0]),
        .O(\xor_ln124_123_reg_33719_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[5]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [5]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I2(or_ln134_76_fu_12666_p3[5]),
        .I3(or_ln134_75_fu_12660_p3[3]),
        .I4(or_ln134_76_fu_12666_p3[7]),
        .I5(or_ln134_78_fu_12678_p3[1]),
        .O(\xor_ln124_123_reg_33719_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[6]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [6]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I2(or_ln134_76_fu_12666_p3[6]),
        .I3(or_ln134_75_fu_12660_p3[4]),
        .I4(or_ln134_76_fu_12666_p3[0]),
        .I5(x_assign_114_reg_33759[4]),
        .O(\xor_ln124_123_reg_33719_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_163_reg_33827[7]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7] [7]),
        .I1(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I2(or_ln134_76_fu_12666_p3[7]),
        .I3(or_ln134_75_fu_12660_p3[5]),
        .I4(or_ln134_76_fu_12666_p3[1]),
        .I5(x_assign_114_reg_33759[5]),
        .O(\xor_ln124_123_reg_33719_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[0]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [0]),
        .I2(x_assign_117_reg_33781[0]),
        .I3(x_assign_112_reg_33743[0]),
        .I4(or_ln134_76_fu_12666_p3[0]),
        .I5(x_assign_112_reg_33743[4]),
        .O(\reg_2469_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[1]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [1]),
        .I2(x_assign_117_reg_33781[1]),
        .I3(x_assign_112_reg_33743[1]),
        .I4(or_ln134_76_fu_12666_p3[1]),
        .I5(x_assign_112_reg_33743[5]),
        .O(\reg_2469_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[2]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [2]),
        .I2(x_assign_117_reg_33781[2]),
        .I3(x_assign_112_reg_33743[2]),
        .I4(or_ln134_76_fu_12666_p3[2]),
        .I5(or_ln134_75_fu_12660_p3[0]),
        .O(\reg_2469_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[3]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [3]),
        .I2(x_assign_117_reg_33781[3]),
        .I3(x_assign_112_reg_33743[3]),
        .I4(or_ln134_76_fu_12666_p3[3]),
        .I5(or_ln134_75_fu_12660_p3[1]),
        .O(\reg_2469_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[4]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [4]),
        .I2(x_assign_117_reg_33781[4]),
        .I3(or_ln134_75_fu_12660_p3[4]),
        .I4(or_ln134_76_fu_12666_p3[4]),
        .I5(or_ln134_75_fu_12660_p3[2]),
        .O(\reg_2469_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[5]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [5]),
        .I2(x_assign_117_reg_33781[5]),
        .I3(or_ln134_75_fu_12660_p3[5]),
        .I4(or_ln134_76_fu_12666_p3[5]),
        .I5(or_ln134_75_fu_12660_p3[3]),
        .O(\reg_2469_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[6]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [6]),
        .I2(x_assign_117_reg_33781[6]),
        .I3(x_assign_112_reg_33743[4]),
        .I4(or_ln134_76_fu_12666_p3[6]),
        .I5(or_ln134_75_fu_12660_p3[4]),
        .O(\reg_2469_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_165_reg_33837[7]_i_1 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(\xor_ln124_165_reg_33837_reg[7] [7]),
        .I2(x_assign_117_reg_33781[7]),
        .I3(x_assign_112_reg_33743[5]),
        .I4(or_ln134_76_fu_12666_p3[7]),
        .I5(or_ln134_75_fu_12660_p3[5]),
        .O(\reg_2469_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[0]_i_1 
       (.I0(q0_reg_i_145_0[0]),
        .I1(\xor_ln124_46_reg_32696_reg[7]_0 [0]),
        .I2(x_assign_102_reg_33883[0]),
        .I3(\xor_ln124_172_reg_34020[0]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[0]),
        .I5(x_assign_102_reg_33883[4]),
        .O(\xor_ln124_108_reg_33348_reg[2] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[0]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I1(x_assign_103_reg_33889[0]),
        .I2(x_assign_121_reg_33937[3]),
        .I3(or_ln134_80_fu_13794_p3[0]),
        .I4(x_assign_123_reg_33969[0]),
        .I5(or_ln134_79_fu_13788_p3[0]),
        .O(\xor_ln124_172_reg_34020[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[1]_i_1 
       (.I0(q0_reg_i_145_0[1]),
        .I1(\xor_ln124_46_reg_32696_reg[7]_0 [1]),
        .I2(x_assign_102_reg_33883[1]),
        .I3(\xor_ln124_172_reg_34020[1]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[1]),
        .I5(x_assign_102_reg_33883[5]),
        .O(\xor_ln124_108_reg_33348_reg[2] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[1]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I1(x_assign_103_reg_33889[1]),
        .I2(or_ln134_79_fu_13788_p3[0]),
        .I3(or_ln134_80_fu_13794_p3[1]),
        .I4(x_assign_123_reg_33969[1]),
        .I5(x_assign_121_reg_33937[0]),
        .O(\xor_ln124_172_reg_34020[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[2]_i_1 
       (.I0(q0_reg_i_145_0[2]),
        .I1(\xor_ln124_46_reg_32696_reg[7]_0 [2]),
        .I2(x_assign_102_reg_33883[2]),
        .I3(\xor_ln124_172_reg_34020[2]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[2]),
        .I5(or_ln134_70_fu_13630_p3[0]),
        .O(\xor_ln124_108_reg_33348_reg[2] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_34020[2]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I1(x_assign_103_reg_33889[2]),
        .I2(or_ln134_79_fu_13788_p3[1]),
        .I3(or_ln134_80_fu_13794_p3[2]),
        .I4(x_assign_123_reg_33969[2]),
        .I5(x_assign_121_reg_33937[1]),
        .O(\xor_ln124_172_reg_34020[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[1]_i_1 
       (.I0(q0_reg_i_95_0[1]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [1]),
        .I2(x_assign_100_reg_33867[1]),
        .I3(\xor_ln124_174_reg_34030[1]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[1]),
        .I5(x_assign_102_reg_33883[5]),
        .O(\xor_ln124_110_reg_33358_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[1]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(\xor_ln124_174_reg_34030_reg[3] [1]),
        .I2(x_assign_123_reg_33969[0]),
        .I3(or_ln134_82_fu_13806_p3[1]),
        .I4(x_assign_123_reg_33969[1]),
        .I5(x_assign_121_reg_33937[0]),
        .O(\xor_ln124_174_reg_34030[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[2]_i_1 
       (.I0(q0_reg_i_95_0[2]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [2]),
        .I2(x_assign_100_reg_33867[2]),
        .I3(\xor_ln124_174_reg_34030[2]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[2]),
        .I5(or_ln134_70_fu_13630_p3[0]),
        .O(\xor_ln124_110_reg_33358_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[2]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(\xor_ln124_174_reg_34030_reg[3] [2]),
        .I2(q0_reg_i_36__0_0[0]),
        .I3(or_ln134_82_fu_13806_p3[2]),
        .I4(x_assign_123_reg_33969[2]),
        .I5(x_assign_121_reg_33937[1]),
        .O(\xor_ln124_174_reg_34030[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[3]_i_1 
       (.I0(q0_reg_i_95_0[3]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [3]),
        .I2(x_assign_100_reg_33867[3]),
        .I3(\xor_ln124_174_reg_34030[3]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[3]),
        .I5(or_ln134_70_fu_13630_p3[1]),
        .O(\xor_ln124_110_reg_33358_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[3]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(\xor_ln124_174_reg_34030_reg[3] [3]),
        .I2(q0_reg_i_36__0_0[1]),
        .I3(or_ln134_82_fu_13806_p3[3]),
        .I4(x_assign_123_reg_33969[3]),
        .I5(x_assign_121_reg_33937[2]),
        .O(\xor_ln124_174_reg_34030[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[6]_i_1 
       (.I0(q0_reg_i_95_0[6]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_1 [6]),
        .I2(x_assign_100_reg_33867[6]),
        .I3(\xor_ln124_174_reg_34030[6]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13624_p3[6]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(\xor_ln124_110_reg_33358_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_34030[6]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(or_ln134_69_fu_13624_p3[0]),
        .I2(x_assign_123_reg_33969[5]),
        .I3(or_ln134_82_fu_13806_p3[6]),
        .I4(x_assign_123_reg_33969[6]),
        .I5(or_ln134_79_fu_13788_p3[6]),
        .O(\xor_ln124_174_reg_34030[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[2]_i_2 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_187_reg_34330_reg[5] [0]),
        .O(q0_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[3]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I4(q0_reg_1[3]),
        .I5(\xor_ln124_187_reg_34330_reg[5] [1]),
        .O(q0_reg_17));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[4]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I4(q0_reg_1[4]),
        .I5(\xor_ln124_187_reg_34330_reg[5] [2]),
        .O(q0_reg_13));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[5]_i_2 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I2(q0_reg_1[5]),
        .I3(\xor_ln124_187_reg_34330_reg[5] [3]),
        .I4(q0_reg_0[7]),
        .I5(q0_reg_0[3]),
        .O(q0_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[0]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_1[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_188_reg_34336_reg[7] [0]),
        .O(q0_reg_21[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[1]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_1[0]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_188_reg_34336_reg[7] [1]),
        .O(q0_reg_21[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[2]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\xor_ln124_220_reg_34617[2]_i_2_n_0 ),
        .I2(\xor_ln124_188_reg_34336_reg[7] [2]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I4(q0_reg_1[1]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_21[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[3]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_220_reg_34617[3]_i_2_n_0 ),
        .I2(\xor_ln124_188_reg_34336_reg[7] [3]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_21[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[4]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\xor_ln124_220_reg_34617[4]_i_2_n_0 ),
        .I2(\xor_ln124_188_reg_34336_reg[7] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I4(q0_reg_1[3]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_21[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[5]_i_2 
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[3]),
        .I4(\xor_ln124_188_reg_34336_reg[7] [5]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [5]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[6]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_1[5]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[4]),
        .I5(\xor_ln124_188_reg_34336_reg[7] [6]),
        .O(q0_reg_21[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_34336[7]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_188_reg_34336_reg[7] [7]),
        .O(q0_reg_21[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[3]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [2]),
        .I4(q0_reg_1[1]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [2]),
        .O(q0_reg_40));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[4]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [3]),
        .O(q0_reg_39));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[5]_i_2 
       (.I0(q0_reg_0[5]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I2(q0_reg_1[3]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I4(\xor_ln124_189_reg_34342_reg[5] ),
        .I5(q0_reg_1[7]),
        .O(q0_reg_42));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[0]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [0]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_1[6]),
        .I4(q0_reg_1[7]),
        .I5(\xor_ln124_190_reg_34348_reg[7] [0]),
        .O(q0_reg_35[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[1]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_1[7]),
        .I4(q0_reg_1[0]),
        .I5(\xor_ln124_190_reg_34348_reg[7] [1]),
        .O(q0_reg_35[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[2]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_30[0]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I3(q0_reg_0[7]),
        .I4(q0_reg_1[6]),
        .I5(q0_reg_1[0]),
        .O(q0_reg_33));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_190_reg_34348[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_190_reg_34348[3]_i_2_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[2]),
        .O(q0_reg_35[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[3]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_190_reg_34348_reg[7] [2]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_1[1]),
        .I5(q0_reg_1[2]),
        .O(\xor_ln124_190_reg_34348[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_190_reg_34348[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_190_reg_34348[4]_i_2_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[3]),
        .O(q0_reg_35[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[4]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_190_reg_34348_reg[7] [3]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_1[2]),
        .I5(q0_reg_1[3]),
        .O(\xor_ln124_190_reg_34348[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[5]_i_2 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_1[3]),
        .I3(q0_reg_1[4]),
        .I4(\xor_ln124_190_reg_34348_reg[7] [4]),
        .I5(q0_reg_1[7]),
        .O(q0_reg_38));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[6]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I2(q0_reg_0[5]),
        .I3(q0_reg_1[4]),
        .I4(q0_reg_1[5]),
        .I5(\xor_ln124_190_reg_34348_reg[7] [5]),
        .O(q0_reg_35[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_34348[7]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [5]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_1[5]),
        .I4(q0_reg_1[6]),
        .I5(\xor_ln124_190_reg_34348_reg[7] [6]),
        .O(q0_reg_35[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[0]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[0]),
        .I1(x_assign_127_reg_34213[0]),
        .I2(q5_reg_1[6]),
        .I3(q5_reg_0[0]),
        .I4(x_assign_127_reg_34213[4]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [7]),
        .O(\tmp_421_reg_34202_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[1]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[1]),
        .I1(x_assign_127_reg_34213[1]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_0[1]),
        .I4(x_assign_127_reg_34213[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [0]),
        .O(\trunc_ln134_210_reg_34197_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[2]_i_2 
       (.I0(q5_reg_1[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I2(x_assign_144_reg_34270[2]),
        .I3(q0_reg_i_55_2[2]),
        .I4(q5_reg_1[0]),
        .I5(q5_reg_0[2]),
        .O(q5_reg_44));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[3]_i_2 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_1[6]),
        .I2(x_assign_144_reg_34270[3]),
        .I3(q0_reg_i_55_2[3]),
        .I4(q5_reg_1[1]),
        .I5(q5_reg_0[3]),
        .O(q5_reg_43));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[4]_i_2 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_1[6]),
        .I2(x_assign_144_reg_34270[4]),
        .I3(q0_reg_i_55_2[4]),
        .I4(q5_reg_1[2]),
        .I5(q5_reg_0[4]),
        .O(q5_reg_42));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[5]_i_3 
       (.I0(or_ln134_84_fu_15659_p3[3]),
        .I1(or_ln134_83_fu_15653_p3[5]),
        .I2(q5_reg_1[3]),
        .I3(q5_reg_0[5]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I5(q5_reg_1[7]),
        .O(\trunc_ln134_214_reg_34219_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[6]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[6]),
        .I1(x_assign_127_reg_34213[4]),
        .I2(q5_reg_1[4]),
        .I3(q5_reg_0[6]),
        .I4(or_ln134_84_fu_15659_p3[4]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [5]),
        .O(\trunc_ln134_210_reg_34197_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[7]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[7]),
        .I1(x_assign_127_reg_34213[5]),
        .I2(q5_reg_1[5]),
        .I3(q5_reg_0[7]),
        .I4(or_ln134_84_fu_15659_p3[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [6]),
        .O(\trunc_ln134_210_reg_34197_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[0]_i_1 
       (.I0(q5_reg_1[6]),
        .I1(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I2(q5_reg_1[7]),
        .I3(\xor_ln124_204_reg_34312_reg[0] ),
        .I4(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I5(q5_reg_0[7]),
        .O(q5_reg_8[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[1]_i_1 
       (.I0(q5_reg_1[7]),
        .I1(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I2(q5_reg_1[0]),
        .I3(\xor_ln124_204_reg_34312_reg[1] ),
        .I4(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I5(q5_reg_0[0]),
        .O(q5_reg_8[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34312[2]_i_1 
       (.I0(\xor_ln124_204_reg_34312[2]_i_2_n_0 ),
        .I1(\xor_ln124_204_reg_34312_reg[2] ),
        .I2(\xor_ln124_206_reg_34324_reg[4] [0]),
        .I3(q5_reg_1[0]),
        .I4(\xor_ln124_204_reg_34312_reg[4] [0]),
        .O(q5_reg_8[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[2]_i_2 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_388_reg_36033_reg[7] [2]),
        .I4(q5_reg_1[7]),
        .I5(q5_reg_1[1]),
        .O(\xor_ln124_204_reg_34312[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34312[3]_i_1 
       (.I0(\xor_ln124_204_reg_34312[3]_i_2_n_0 ),
        .I1(\xor_ln124_204_reg_34312_reg[3] ),
        .I2(\xor_ln124_206_reg_34324_reg[4] [1]),
        .I3(q5_reg_1[1]),
        .I4(\xor_ln124_204_reg_34312_reg[4] [1]),
        .O(q5_reg_8[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[3]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_1[2]),
        .O(\xor_ln124_204_reg_34312[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_204_reg_34312[4]_i_1 
       (.I0(\xor_ln124_204_reg_34312[4]_i_2_n_0 ),
        .I1(\xor_ln124_204_reg_34312_reg[4]_0 ),
        .I2(\xor_ln124_206_reg_34324_reg[4] [2]),
        .I3(q5_reg_1[2]),
        .I4(\xor_ln124_204_reg_34312_reg[4] [2]),
        .O(q5_reg_8[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[4]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I4(q5_reg_0[3]),
        .I5(q5_reg_1[3]),
        .O(\xor_ln124_204_reg_34312[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[5]_i_1 
       (.I0(q5_reg_9),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_1[4]),
        .I3(\xor_ln124_204_reg_34312_reg[5] ),
        .I4(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I5(\xor_ln124_204_reg_34312_reg[5]_0 ),
        .O(q5_reg_8[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[6]_i_1 
       (.I0(q5_reg_1[4]),
        .I1(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I2(q5_reg_1[5]),
        .I3(\xor_ln124_204_reg_34312_reg[6] ),
        .I4(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I5(q5_reg_0[5]),
        .O(q5_reg_8[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[7]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_204_reg_34312_reg[7] ),
        .I4(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I5(q5_reg_0[6]),
        .O(q5_reg_8[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[0]_i_1 
       (.I0(x_assign_144_reg_34270[0]),
        .I1(x_assign_144_reg_34270[7]),
        .I2(x_assign_129_reg_34229[0]),
        .I3(\xor_ln124_205_reg_34318[0]_i_2_n_0 ),
        .I4(\xor_ln124_205_reg_34318_reg[7] [0]),
        .I5(\xor_ln124_404_reg_36437_reg[7] [0]),
        .O(\x_assign_144_reg_34270_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[0]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[0]),
        .I1(q0_reg_i_40__0_0[0]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(x_assign_127_reg_34213[4]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_205_reg_34318[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[1]_i_1 
       (.I0(x_assign_144_reg_34270[1]),
        .I1(x_assign_144_reg_34270[0]),
        .I2(x_assign_129_reg_34229[1]),
        .I3(\xor_ln124_205_reg_34318[1]_i_2_n_0 ),
        .I4(\xor_ln124_205_reg_34318_reg[7] [1]),
        .I5(\xor_ln124_404_reg_36437_reg[7] [1]),
        .O(\x_assign_144_reg_34270_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[1]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[1]),
        .I1(q0_reg_i_40__0_0[1]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(x_assign_127_reg_34213[5]),
        .I5(q5_reg_1[1]),
        .O(\xor_ln124_205_reg_34318[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[2]_i_1 
       (.I0(\xor_ln124_205_reg_34318_reg[2] ),
        .I1(\xor_ln124_205_reg_34318_reg[2]_0 ),
        .I2(q5_reg_13[0]),
        .I3(\xor_ln124_205_reg_34318_reg[3] [0]),
        .I4(or_ln134_84_fu_15659_p3[0]),
        .I5(q5_reg_1[2]),
        .O(\x_assign_144_reg_34270_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[3]_i_1 
       (.I0(q5_reg_40[0]),
        .I1(\xor_ln124_205_reg_34318_reg[3]_0 ),
        .I2(\xor_ln124_205_reg_34318_reg[3] [1]),
        .I3(\xor_ln124_205_reg_34318_reg[3]_1 ),
        .I4(q5_reg_1[3]),
        .I5(q5_reg_0[6]),
        .O(\x_assign_144_reg_34270_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[4]_i_1 
       (.I0(q5_reg_40[1]),
        .I1(\xor_ln124_205_reg_34318_reg[4] ),
        .I2(\xor_ln124_204_reg_34312_reg[5] ),
        .I3(\xor_ln124_205_reg_34318_reg[4]_0 ),
        .I4(q5_reg_1[4]),
        .I5(q5_reg_0[6]),
        .O(\x_assign_144_reg_34270_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[5]_i_1 
       (.I0(\xor_ln124_205_reg_34318_reg[5]_0 ),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_1[5]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_205_reg_34318_reg[5]_1 ),
        .O(\x_assign_144_reg_34270_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[6]_i_1 
       (.I0(x_assign_144_reg_34270[6]),
        .I1(x_assign_144_reg_34270[5]),
        .I2(x_assign_129_reg_34229[6]),
        .I3(\xor_ln124_205_reg_34318[6]_i_2_n_0 ),
        .I4(\xor_ln124_205_reg_34318_reg[7] [6]),
        .I5(\xor_ln124_404_reg_36437_reg[7] [6]),
        .O(\x_assign_144_reg_34270_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[6]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[6]),
        .I1(or_ln134_83_fu_15653_p3[0]),
        .I2(q5_reg_0[4]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I4(or_ln134_84_fu_15659_p3[4]),
        .I5(q5_reg_1[6]),
        .O(\xor_ln124_205_reg_34318[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[7]_i_1 
       (.I0(x_assign_144_reg_34270[7]),
        .I1(x_assign_144_reg_34270[6]),
        .I2(x_assign_129_reg_34229[7]),
        .I3(\xor_ln124_205_reg_34318[7]_i_2_n_0 ),
        .I4(\xor_ln124_205_reg_34318_reg[7] [7]),
        .I5(\xor_ln124_404_reg_36437_reg[7] [7]),
        .O(\x_assign_144_reg_34270_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_34318[7]_i_2 
       (.I0(or_ln134_83_fu_15653_p3[7]),
        .I1(or_ln134_83_fu_15653_p3[1]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(or_ln134_84_fu_15659_p3[5]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_205_reg_34318[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[0]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[7] [0]),
        .I1(x_assign_126_reg_34207[6]),
        .I2(x_assign_129_reg_34229[0]),
        .I3(\xor_ln124_206_reg_34324[0]_i_2_n_0 ),
        .I4(x_assign_129_reg_34229[6]),
        .I5(\xor_ln124_206_reg_34324_reg[7] [0]),
        .O(\reg_2505_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[0]_i_2 
       (.I0(x_assign_144_reg_34270[7]),
        .I1(q0_reg_i_40__0_0[0]),
        .I2(q5_reg_1[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(q5_reg_0[6]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_206_reg_34324[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[1]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[7] [1]),
        .I1(x_assign_126_reg_34207[7]),
        .I2(x_assign_129_reg_34229[1]),
        .I3(\xor_ln124_206_reg_34324[1]_i_2_n_0 ),
        .I4(x_assign_129_reg_34229[7]),
        .I5(\xor_ln124_206_reg_34324_reg[7] [1]),
        .O(\reg_2505_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[1]_i_2 
       (.I0(x_assign_144_reg_34270[0]),
        .I1(q0_reg_i_40__0_0[1]),
        .I2(q5_reg_1[0]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[0]),
        .O(\xor_ln124_206_reg_34324[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_206_reg_34324[2]_i_1 
       (.I0(\xor_ln124_206_reg_34324[2]_i_2_n_0 ),
        .I1(\xor_ln124_206_reg_34324[2]_i_3_n_0 ),
        .I2(q5_reg_0[0]),
        .I3(q5_reg_0[7]),
        .O(\reg_2505_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[2]_i_2 
       (.I0(q5_reg_1[7]),
        .I1(q5_reg_0[1]),
        .I2(\xor_ln124_206_reg_34324_reg[2] ),
        .I3(\xor_ln124_206_reg_34324_reg[7] [2]),
        .I4(q5_reg_1[1]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [2]),
        .O(\xor_ln124_206_reg_34324[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[2]_i_3 
       (.I0(q0_reg_i_40__0_0[2]),
        .I1(x_assign_129_reg_34229[2]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [2]),
        .I3(\xor_ln124_206_reg_34324_reg[4] [0]),
        .I4(\xor_ln124_205_reg_34318_reg[2]_0 ),
        .I5(q5_reg_0[6]),
        .O(\xor_ln124_206_reg_34324[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_206_reg_34324[3]_i_1 
       (.I0(\xor_ln124_206_reg_34324_reg[3] ),
        .I1(\xor_ln124_206_reg_34324_reg[4] [1]),
        .I2(\xor_ln124_206_reg_34324[3]_i_3_n_0 ),
        .O(\reg_2505_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[3]_i_3 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_206_reg_34324[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_206_reg_34324[4]_i_1 
       (.I0(\xor_ln124_206_reg_34324_reg[4]_0 ),
        .I1(\xor_ln124_206_reg_34324_reg[4] [2]),
        .I2(\xor_ln124_206_reg_34324[4]_i_3_n_0 ),
        .O(\reg_2505_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[4]_i_3 
       (.I0(q5_reg_0[2]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I4(q5_reg_0[3]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_206_reg_34324[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[5]_i_1 
       (.I0(\xor_ln124_206_reg_34324_reg[5] ),
        .I1(\xor_ln124_206_reg_34324[5]_i_3_n_0 ),
        .I2(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I3(q5_reg_1[4]),
        .I4(x_assign_144_reg_34270[4]),
        .I5(q5_reg_0[7]),
        .O(\reg_2505_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_206_reg_34324[5]_i_3 
       (.I0(q5_reg_0[3]),
        .I1(q5_reg_0[4]),
        .O(\xor_ln124_206_reg_34324[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[6]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[7] [4]),
        .I1(x_assign_126_reg_34207[4]),
        .I2(x_assign_129_reg_34229[6]),
        .I3(\xor_ln124_206_reg_34324[6]_i_2_n_0 ),
        .I4(x_assign_129_reg_34229[4]),
        .I5(\xor_ln124_206_reg_34324_reg[7] [3]),
        .O(\reg_2505_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[6]_i_2 
       (.I0(x_assign_144_reg_34270[5]),
        .I1(or_ln134_83_fu_15653_p3[0]),
        .I2(q5_reg_1[5]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_0[4]),
        .I5(q5_reg_0[5]),
        .O(\xor_ln124_206_reg_34324[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[7]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[7] [5]),
        .I1(x_assign_126_reg_34207[5]),
        .I2(x_assign_129_reg_34229[7]),
        .I3(\xor_ln124_206_reg_34324[7]_i_2_n_0 ),
        .I4(x_assign_129_reg_34229[5]),
        .I5(\xor_ln124_206_reg_34324_reg[7] [4]),
        .O(\reg_2505_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[7]_i_2 
       (.I0(x_assign_144_reg_34270[6]),
        .I1(or_ln134_83_fu_15653_p3[1]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_0[5]),
        .I5(q5_reg_0[6]),
        .O(\xor_ln124_206_reg_34324[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[2]_i_2 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(q0_reg_1[2]),
        .I5(q5_reg_i_30_0[2]),
        .O(q0_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[3]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I4(q0_reg_1[3]),
        .I5(q5_reg_i_30_0[3]),
        .O(q0_reg_16));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[4]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I4(q0_reg_1[4]),
        .I5(q5_reg_i_30_0[4]),
        .O(q0_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[5]_i_2 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I2(q0_reg_1[5]),
        .I3(q5_reg_i_30_0[5]),
        .I4(q0_reg_0[7]),
        .I5(q0_reg_0[3]),
        .O(q0_reg_8));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[0]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_1[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_220_reg_34617_reg[7] [0]),
        .O(q0_reg_22[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[1]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_1[0]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_220_reg_34617_reg[7] [1]),
        .O(q0_reg_22[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[2]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\xor_ln124_220_reg_34617[2]_i_2_n_0 ),
        .I2(\xor_ln124_220_reg_34617_reg[7] [2]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I4(q0_reg_1[1]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_22[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_220_reg_34617[2]_i_2 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [0]),
        .I3(q0_reg_0[7]),
        .O(\xor_ln124_220_reg_34617[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[3]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_220_reg_34617[3]_i_2_n_0 ),
        .I2(\xor_ln124_220_reg_34617_reg[7] [3]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_22[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_220_reg_34617[3]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [1]),
        .O(\xor_ln124_220_reg_34617[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[4]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\xor_ln124_220_reg_34617[4]_i_2_n_0 ),
        .I2(\xor_ln124_220_reg_34617_reg[7] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I4(q0_reg_1[3]),
        .I5(\xor_ln124_220_reg_34617[4]_i_3_n_0 ),
        .O(q0_reg_22[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_220_reg_34617[4]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [2]),
        .O(\xor_ln124_220_reg_34617[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_220_reg_34617[4]_i_3 
       (.I0(q0_reg_1[7]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [6]),
        .O(\xor_ln124_220_reg_34617[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[5]_i_2 
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[3]),
        .I4(\xor_ln124_220_reg_34617_reg[7] [5]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [5]),
        .O(q0_reg_6));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[6]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_1[5]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[4]),
        .I5(\xor_ln124_220_reg_34617_reg[7] [6]),
        .O(q0_reg_22[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_34617[7]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_220_reg_34617_reg[7] [7]),
        .O(q0_reg_22[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_221_reg_34623[3]_i_1 
       (.I0(\xor_ln124_253_reg_34899[3]_i_2_n_0 ),
        .I1(q5_reg_48[3]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [1]),
        .O(\xor_ln124_197_reg_34174_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_221_reg_34623[4]_i_1 
       (.I0(\xor_ln124_253_reg_34899[4]_i_2_n_0 ),
        .I1(q5_reg_48[4]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [2]),
        .O(\xor_ln124_197_reg_34174_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[0]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[7] [0]),
        .I1(q0_reg_1[6]),
        .I2(q0_reg_1[7]),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I5(\xor_ln124_424_reg_36477_reg[2] [0]),
        .O(\xor_ln124_198_reg_34180_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[1]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[7] [1]),
        .I1(q0_reg_1[7]),
        .I2(q0_reg_1[0]),
        .I3(q0_reg_0[0]),
        .I4(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I5(\xor_ln124_424_reg_36477_reg[2] [1]),
        .O(\xor_ln124_198_reg_34180_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34629[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_222_reg_34629[2]_i_2_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [2]),
        .I3(\xor_ln124_222_reg_34629_reg[7] [2]),
        .I4(q0_reg_0[1]),
        .O(\xor_ln124_198_reg_34180_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[2]_i_2 
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_1[7]),
        .I5(q0_reg_1[1]),
        .O(\xor_ln124_222_reg_34629[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34629[3]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I1(\xor_ln124_222_reg_34629[3]_i_2_n_0 ),
        .I2(q0_reg_0[2]),
        .I3(\xor_ln124_222_reg_34629_reg[7] [3]),
        .I4(q0_reg_0[7]),
        .O(\xor_ln124_198_reg_34180_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[3]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_1[1]),
        .I5(q0_reg_1[2]),
        .O(\xor_ln124_222_reg_34629[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_222_reg_34629[4]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I1(\xor_ln124_222_reg_34629[4]_i_2_n_0 ),
        .I2(q0_reg_0[3]),
        .I3(\xor_ln124_222_reg_34629_reg[7] [4]),
        .I4(q0_reg_0[7]),
        .O(\xor_ln124_198_reg_34180_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[4]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_1[2]),
        .I5(q0_reg_1[3]),
        .O(\xor_ln124_222_reg_34629[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[5]_i_2 
       (.I0(q0_reg_0[4]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I2(q0_reg_1[3]),
        .I3(q0_reg_1[4]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I5(q0_reg_1[7]),
        .O(q0_reg_36));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[6]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[7] [5]),
        .I1(q0_reg_1[4]),
        .I2(q0_reg_1[5]),
        .I3(q0_reg_0[5]),
        .I4(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I5(\xor_ln124_424_reg_36477_reg[2] [6]),
        .O(\xor_ln124_198_reg_34180_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_34629[7]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[7] [6]),
        .I1(q0_reg_1[5]),
        .I2(q0_reg_1[6]),
        .I3(q0_reg_0[6]),
        .I4(\xor_ln124_222_reg_34629_reg[1] [5]),
        .I5(\xor_ln124_424_reg_36477_reg[2] [7]),
        .O(\xor_ln124_198_reg_34180_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[0]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [0]),
        .I2(x_assign_160_reg_34394[6]),
        .I3(x_assign_163_reg_34416[6]),
        .I4(\xor_ln124_227_reg_34527_reg[3] [0]),
        .I5(x_assign_163_reg_34416[0]),
        .O(\reg_2436_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[1]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [1]),
        .I2(x_assign_160_reg_34394[7]),
        .I3(x_assign_163_reg_34416[7]),
        .I4(\xor_ln124_227_reg_34527_reg[3] [1]),
        .I5(x_assign_163_reg_34416[1]),
        .O(\reg_2436_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[2]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [2]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [0]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [0]),
        .I4(\xor_ln124_227_reg_34527_reg[3] [2]),
        .I5(x_assign_163_reg_34416[2]),
        .O(\reg_2436_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[3]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [3]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [1]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [1]),
        .I4(\xor_ln124_227_reg_34527_reg[3] [3]),
        .I5(x_assign_163_reg_34416[3]),
        .O(\reg_2436_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[4]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [4]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [2]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [2]),
        .I4(or_ln134_110_fu_17699_p3[2]),
        .I5(x_assign_163_reg_34416[4]),
        .O(\reg_2436_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[5]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [5]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [3]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [3]),
        .I4(or_ln134_110_fu_17699_p3[3]),
        .I5(x_assign_163_reg_34416[5]),
        .O(\reg_2436_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[6]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [6]),
        .I2(x_assign_160_reg_34394[4]),
        .I3(x_assign_163_reg_34416[4]),
        .I4(or_ln134_110_fu_17699_p3[0]),
        .I5(x_assign_163_reg_34416[6]),
        .O(\reg_2436_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_227_reg_34527[7]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I1(\xor_ln124_227_reg_34527_reg[7] [7]),
        .I2(x_assign_160_reg_34394[5]),
        .I3(x_assign_163_reg_34416[5]),
        .I4(or_ln134_110_fu_17699_p3[1]),
        .I5(x_assign_163_reg_34416[7]),
        .O(\reg_2436_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[0]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [0]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I2(x_assign_160_reg_34394[6]),
        .I3(x_assign_163_reg_34416[6]),
        .I4(x_assign_165_reg_34432[0]),
        .I5(x_assign_160_reg_34394[0]),
        .O(\xor_ln124_189_reg_34342_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[1]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [1]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I2(x_assign_160_reg_34394[7]),
        .I3(x_assign_163_reg_34416[7]),
        .I4(x_assign_165_reg_34432[1]),
        .I5(x_assign_160_reg_34394[1]),
        .O(\xor_ln124_189_reg_34342_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[2]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [2]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [0]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [0]),
        .I4(x_assign_165_reg_34432[2]),
        .I5(x_assign_160_reg_34394[2]),
        .O(\xor_ln124_189_reg_34342_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[3]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [3]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [1]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [1]),
        .I4(x_assign_165_reg_34432[3]),
        .I5(x_assign_160_reg_34394[3]),
        .O(\xor_ln124_189_reg_34342_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[4]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [4]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [2]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [2]),
        .I4(or_ln134_109_fu_17693_p3[0]),
        .I5(x_assign_160_reg_34394[4]),
        .O(\xor_ln124_189_reg_34342_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[5]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [5]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I2(\xor_ln124_229_reg_34537_reg[5] [3]),
        .I3(\xor_ln124_229_reg_34537_reg[5]_0 [3]),
        .I4(or_ln134_109_fu_17693_p3[1]),
        .I5(x_assign_160_reg_34394[5]),
        .O(\xor_ln124_189_reg_34342_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[6]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [6]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I2(x_assign_160_reg_34394[4]),
        .I3(x_assign_163_reg_34416[4]),
        .I4(x_assign_165_reg_34432[4]),
        .I5(x_assign_160_reg_34394[6]),
        .O(\xor_ln124_189_reg_34342_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_229_reg_34537[7]_i_1 
       (.I0(\xor_ln124_229_reg_34537_reg[7] [7]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I2(x_assign_160_reg_34394[5]),
        .I3(x_assign_163_reg_34416[5]),
        .I4(x_assign_165_reg_34432[5]),
        .I5(x_assign_160_reg_34394[7]),
        .O(\xor_ln124_189_reg_34342_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34587[3]_i_1 
       (.I0(\xor_ln124_235_reg_34587[3]_i_2_n_0 ),
        .I1(\xor_ln124_235_reg_34587_reg[3] ),
        .I2(q5_reg_0[3]),
        .I3(x_assign_150_reg_34479[3]),
        .I4(q5_reg_1[1]),
        .O(q5_reg_37[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[3]_i_2 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I1(or_ln134_100_fu_17863_p3[1]),
        .I2(q0_reg_i_55_0[3]),
        .I3(q0_reg_i_55_1[3]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_235_reg_34587[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34587[4]_i_1 
       (.I0(\xor_ln124_235_reg_34587[4]_i_2_n_0 ),
        .I1(\xor_ln124_235_reg_34587_reg[4] ),
        .I2(q5_reg_0[4]),
        .I3(x_assign_150_reg_34479[4]),
        .I4(q5_reg_1[2]),
        .O(q5_reg_37[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[4]_i_2 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I1(or_ln134_100_fu_17863_p3[2]),
        .I2(q0_reg_i_55_0[4]),
        .I3(q0_reg_i_55_1[4]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_235_reg_34587[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I2(\xor_ln124_236_reg_34593_reg[7]_0 [0]),
        .I3(\xor_ln124_236_reg_34593_reg[0] ),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_236_reg_34593_reg[7] [0]),
        .O(q5_reg_7[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I2(\xor_ln124_236_reg_34593_reg[7]_0 [1]),
        .I3(\xor_ln124_236_reg_34593_reg[1] ),
        .I4(q5_reg_1[0]),
        .I5(\xor_ln124_236_reg_34593_reg[7] [1]),
        .O(q5_reg_7[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34593[2]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[2] ),
        .I1(\xor_ln124_236_reg_34593[2]_i_3_n_0 ),
        .I2(x_assign_150_reg_34479[2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_236_reg_34593_reg[5]_0 [0]),
        .O(q5_reg_7[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[2]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I1(x_assign_151_reg_34485[2]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_1[7]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_236_reg_34593[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[3]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I1(x_assign_151_reg_34485[3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[1]),
        .O(q6_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[4]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I1(or_ln134_100_fu_17863_p3[4]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[2]),
        .O(q6_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_236_reg_34593[5]_i_1 
       (.I0(\xor_ln124_236_reg_34593[5]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I2(\xor_ln124_236_reg_34593[5]_i_3_n_0 ),
        .O(q5_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I2(\xor_ln124_236_reg_34593_reg[7]_0 [2]),
        .I3(\xor_ln124_236_reg_34593_reg[5]_1 [2]),
        .I4(q5_reg_1[4]),
        .I5(\xor_ln124_236_reg_34593_reg[7] [3]),
        .O(\xor_ln124_236_reg_34593[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[5]_i_3 
       (.I0(x_assign_150_reg_34479[5]),
        .I1(\xor_ln124_236_reg_34593_reg[5]_0 [3]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_1[3]),
        .I4(or_ln134_100_fu_17863_p3[5]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [5]),
        .O(\xor_ln124_236_reg_34593[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I2(\xor_ln124_236_reg_34593_reg[7]_0 [3]),
        .I3(\xor_ln124_236_reg_34593_reg[6] ),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_236_reg_34593_reg[7] [4]),
        .O(q5_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I2(\xor_ln124_236_reg_34593_reg[7]_0 [4]),
        .I3(\xor_ln124_236_reg_34593_reg[7]_1 ),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_236_reg_34593_reg[7] [5]),
        .O(q5_reg_7[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_153_reg_34501[2]),
        .I3(or_ln134_99_fu_17857_p3[2]),
        .I4(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [1]),
        .O(q5_reg_28));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[3]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_153_reg_34501[3]),
        .I3(or_ln134_99_fu_17857_p3[3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [2]),
        .O(q5_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[4]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(x_assign_153_reg_34501[4]),
        .I3(or_ln134_99_fu_17857_p3[4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [3]),
        .O(q5_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_237_reg_34599[5]_i_1 
       (.I0(\xor_ln124_237_reg_34599[5]_i_2_n_0 ),
        .I1(q0_reg_i_21__0_0[5]),
        .I2(\xor_ln124_268_reg_34875_reg[5] ),
        .O(\xor_ln124_173_reg_34025_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[5]_i_2 
       (.I0(or_ln134_99_fu_17857_p3[7]),
        .I1(q0_reg_i_21__0_1[5]),
        .I2(or_ln134_100_fu_17863_p3[3]),
        .I3(q5_reg_1[5]),
        .I4(x_assign_153_reg_34501[5]),
        .I5(or_ln134_99_fu_17857_p3[5]),
        .O(\xor_ln124_237_reg_34599[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[0]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7] [0]),
        .I1(\xor_ln124_238_reg_34605_reg[7]_0 [0]),
        .I2(\xor_ln124_238_reg_34605_reg[3] [0]),
        .I3(\xor_ln124_238_reg_34605[0]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_153_reg_34501[6]),
        .O(\xor_ln124_174_reg_34030_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[0]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I1(x_assign_153_reg_34501[0]),
        .I2(q5_reg_0[6]),
        .I3(q5_reg_0[7]),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [0]),
        .O(\xor_ln124_238_reg_34605[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[1]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7] [1]),
        .I1(\xor_ln124_238_reg_34605_reg[7]_0 [1]),
        .I2(\xor_ln124_238_reg_34605_reg[3] [1]),
        .I3(\xor_ln124_238_reg_34605[1]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_153_reg_34501[7]),
        .O(\xor_ln124_174_reg_34030_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[1]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I1(x_assign_153_reg_34501[1]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[0]),
        .I4(q5_reg_1[0]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [1]),
        .O(\xor_ln124_238_reg_34605[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_236_reg_34593_reg[5]_0 [0]),
        .I3(\xor_ln124_238_reg_34605_reg[3] [2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34605[3]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[3]_0 ),
        .I1(\xor_ln124_238_reg_34605[3]_i_3_n_0 ),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_236_reg_34593_reg[5]_1 [0]),
        .I4(q5_reg_1[7]),
        .O(\xor_ln124_174_reg_34030_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I2(\xor_ln124_236_reg_34593_reg[5]_0 [1]),
        .I3(\xor_ln124_238_reg_34605_reg[3] [3]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(\xor_ln124_238_reg_34605[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34605[4]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[4] ),
        .I1(\xor_ln124_238_reg_34605[4]_i_3_n_0 ),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_236_reg_34593_reg[5]_1 [1]),
        .I4(q5_reg_1[7]),
        .O(\xor_ln124_174_reg_34030_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I2(\xor_ln124_236_reg_34593_reg[5]_0 [2]),
        .I3(or_ln134_99_fu_17857_p3[6]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(\xor_ln124_238_reg_34605[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[6]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7] [2]),
        .I1(\xor_ln124_238_reg_34605_reg[7]_0 [2]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(\xor_ln124_238_reg_34605[6]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[4]),
        .I5(x_assign_153_reg_34501[4]),
        .O(\xor_ln124_174_reg_34030_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[6]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I1(x_assign_153_reg_34501[6]),
        .I2(q5_reg_0[4]),
        .I3(q5_reg_0[5]),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [6]),
        .O(\xor_ln124_238_reg_34605[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[7]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7] [3]),
        .I1(\xor_ln124_238_reg_34605_reg[7]_0 [3]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(\xor_ln124_238_reg_34605[7]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[5]),
        .I5(x_assign_153_reg_34501[5]),
        .O(\xor_ln124_174_reg_34030_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[7]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I1(x_assign_153_reg_34501[7]),
        .I2(q5_reg_0[5]),
        .I3(q5_reg_0[6]),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [7]),
        .O(\xor_ln124_238_reg_34605[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[2]_i_2 
       (.I0(q0_reg_0[6]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(q0_reg_0[0]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_45));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[3]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_1[3]),
        .O(q0_reg_44));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[4]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [3]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_1[4]),
        .O(q0_reg_43));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[5]_i_2 
       (.I0(\xor_ln124_251_reg_34887_reg[5] ),
        .I1(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I2(q0_reg_0[3]),
        .I3(q0_reg_1[5]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I5(q0_reg_0[7]),
        .O(\xor_ln124_227_reg_34527_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[0]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(q0_reg_1[7]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_252_reg_34893_reg[7] [0]),
        .O(q0_reg_41[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[1]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I3(q0_reg_1[0]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_252_reg_34893_reg[7] [1]),
        .O(q0_reg_41[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[2]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[6]),
        .I4(q0_reg_1[7]),
        .I5(q0_reg_1[1]),
        .O(q0_reg_18));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[3]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .I4(q0_reg_1[7]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_29));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[4]_i_2 
       (.I0(q0_reg_0[3]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [2]),
        .I2(q0_reg_0[2]),
        .I3(q0_reg_0[6]),
        .I4(q0_reg_1[7]),
        .I5(q0_reg_1[3]),
        .O(q0_reg_26));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_252_reg_34893[5]_i_1 
       (.I0(\xor_ln124_222_reg_34629_reg[1] [5]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_252_reg_34893[5]_i_2_n_0 ),
        .O(q0_reg_41[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[5]_i_2 
       (.I0(\xor_ln124_252_reg_34893_reg[7] [2]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_0[4]),
        .I3(q0_reg_1[4]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I5(\xor_ln124_424_reg_36477_reg[2] [3]),
        .O(\xor_ln124_252_reg_34893[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[6]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(q0_reg_1[5]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_252_reg_34893_reg[7] [3]),
        .O(q0_reg_41[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_34893[7]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I3(q0_reg_1[6]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_252_reg_34893_reg[7] [4]),
        .O(q0_reg_41[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_253_reg_34899[3]_i_1 
       (.I0(\xor_ln124_253_reg_34899[3]_i_2_n_0 ),
        .I1(\xor_ln124_253_reg_34899_reg[4] [0]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [1]),
        .O(\xor_ln124_229_reg_34537_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[3]_i_2 
       (.I0(q0_reg_0[3]),
        .I1(\xor_ln124_253_reg_34899[4]_i_3_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [2]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I4(\xor_ln124_253_reg_34899[3]_i_3_n_0 ),
        .I5(\xor_ln124_222_reg_34629_reg[1] [6]),
        .O(\xor_ln124_253_reg_34899[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_253_reg_34899[3]_i_3 
       (.I0(q0_reg_1[1]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [2]),
        .O(\xor_ln124_253_reg_34899[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_253_reg_34899[4]_i_1 
       (.I0(\xor_ln124_253_reg_34899[4]_i_2_n_0 ),
        .I1(\xor_ln124_253_reg_34899_reg[4] [1]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [2]),
        .O(\xor_ln124_229_reg_34537_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[4]_i_2 
       (.I0(q0_reg_0[4]),
        .I1(\xor_ln124_253_reg_34899[4]_i_3_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I4(\xor_ln124_253_reg_34899[4]_i_4_n_0 ),
        .I5(\xor_ln124_222_reg_34629_reg[1] [6]),
        .O(\xor_ln124_253_reg_34899[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_253_reg_34899[4]_i_3 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .O(\xor_ln124_253_reg_34899[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_253_reg_34899[4]_i_4 
       (.I0(q0_reg_1[2]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [3]),
        .O(\xor_ln124_253_reg_34899[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[0]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [0]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_1[6]),
        .I4(q0_reg_1[7]),
        .I5(\xor_ln124_254_reg_34905_reg[7] [0]),
        .O(q0_reg_34[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[1]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_1[7]),
        .I4(q0_reg_1[0]),
        .I5(\xor_ln124_254_reg_34905_reg[7] [1]),
        .O(q0_reg_34[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_254_reg_34905[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_254_reg_34905[3]_i_2_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[2]),
        .O(q0_reg_34[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[3]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_254_reg_34905_reg[7] [2]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_1[1]),
        .I5(q0_reg_1[2]),
        .O(\xor_ln124_254_reg_34905[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_254_reg_34905[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_254_reg_34905[4]_i_2_n_0 ),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_0[3]),
        .O(q0_reg_34[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[4]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\xor_ln124_254_reg_34905_reg[7] [3]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [2]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I4(q0_reg_1[2]),
        .I5(q0_reg_1[3]),
        .O(\xor_ln124_254_reg_34905[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[5]_i_2 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_1[3]),
        .I3(q0_reg_1[4]),
        .I4(\xor_ln124_254_reg_34905_reg[7] [4]),
        .I5(q0_reg_1[7]),
        .O(q0_reg_37));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[6]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [4]),
        .I2(q0_reg_0[5]),
        .I3(q0_reg_1[4]),
        .I4(q0_reg_1[5]),
        .I5(\xor_ln124_254_reg_34905_reg[7] [5]),
        .O(q0_reg_34[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_34905[7]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [5]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_1[5]),
        .I4(q0_reg_1[6]),
        .I5(\xor_ln124_254_reg_34905_reg[7] [6]),
        .O(q0_reg_34[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[0]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [0]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I2(x_assign_187_reg_34697[6]),
        .I3(x_assign_184_reg_34675[6]),
        .I4(x_assign_187_reg_34697[0]),
        .I5(\xor_ln124_259_reg_34803_reg[3] [0]),
        .O(\xor_ln124_219_reg_34611_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[1]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [1]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I2(x_assign_187_reg_34697[7]),
        .I3(x_assign_184_reg_34675[7]),
        .I4(x_assign_187_reg_34697[1]),
        .I5(\xor_ln124_259_reg_34803_reg[3] [1]),
        .O(\xor_ln124_219_reg_34611_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[2]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [2]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I2(\x_130_reg_34813_reg[5] [0]),
        .I3(\x_130_reg_34813_reg[5]_0 [0]),
        .I4(x_assign_187_reg_34697[2]),
        .I5(\xor_ln124_259_reg_34803_reg[3] [2]),
        .O(\xor_ln124_219_reg_34611_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[3]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [3]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I2(\x_130_reg_34813_reg[5] [1]),
        .I3(\x_130_reg_34813_reg[5]_0 [1]),
        .I4(x_assign_187_reg_34697[3]),
        .I5(\xor_ln124_259_reg_34803_reg[3] [3]),
        .O(\xor_ln124_219_reg_34611_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[4]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [4]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I2(\x_130_reg_34813_reg[5] [2]),
        .I3(\x_130_reg_34813_reg[5]_0 [2]),
        .I4(x_assign_187_reg_34697[4]),
        .I5(or_ln134_126_fu_19982_p3[2]),
        .O(\xor_ln124_219_reg_34611_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[5]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [5]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I2(\x_130_reg_34813_reg[5] [3]),
        .I3(\x_130_reg_34813_reg[5]_0 [3]),
        .I4(x_assign_187_reg_34697[5]),
        .I5(or_ln134_126_fu_19982_p3[3]),
        .O(\xor_ln124_219_reg_34611_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[6]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [6]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I2(x_assign_187_reg_34697[4]),
        .I3(x_assign_184_reg_34675[4]),
        .I4(x_assign_187_reg_34697[6]),
        .I5(or_ln134_126_fu_19982_p3[0]),
        .O(\xor_ln124_219_reg_34611_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_259_reg_34803[7]_i_1 
       (.I0(\xor_ln124_259_reg_34803_reg[7] [7]),
        .I1(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I2(x_assign_187_reg_34697[5]),
        .I3(x_assign_184_reg_34675[5]),
        .I4(x_assign_187_reg_34697[7]),
        .I5(or_ln134_126_fu_19982_p3[1]),
        .O(\xor_ln124_219_reg_34611_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[0]_i_1 
       (.I0(q5_reg_1[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I2(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I3(\xor_ln124_266_reg_34863_reg[0] ),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_266_reg_34863_reg[7] [0]),
        .O(q5_reg_45[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[1]_i_1 
       (.I0(q5_reg_1[7]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I2(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I3(\xor_ln124_266_reg_34863_reg[1] ),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_266_reg_34863_reg[7] [1]),
        .O(q5_reg_45[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_266_reg_34863[3]_i_1 
       (.I0(\xor_ln124_266_reg_34863[3]_i_2_n_0 ),
        .I1(\xor_ln124_266_reg_34863_reg[3] ),
        .I2(or_ln134_116_fu_20140_p3[1]),
        .I3(q5_reg_1[7]),
        .I4(or_ln134_115_fu_20134_p3[3]),
        .O(q5_reg_45[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[3]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [3]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I4(x_assign_174_reg_34755[3]),
        .I5(x_assign_175_reg_34761[3]),
        .O(\xor_ln124_266_reg_34863[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_266_reg_34863[4]_i_1 
       (.I0(\xor_ln124_266_reg_34863[4]_i_2_n_0 ),
        .I1(\xor_ln124_266_reg_34863_reg[4] ),
        .I2(or_ln134_116_fu_20140_p3[2]),
        .I3(q5_reg_1[7]),
        .I4(or_ln134_115_fu_20134_p3[4]),
        .O(q5_reg_45[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[4]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I1(\xor_ln124_266_reg_34863_reg[7] [4]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I4(x_assign_174_reg_34755[4]),
        .I5(or_ln134_116_fu_20140_p3[4]),
        .O(\xor_ln124_266_reg_34863[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[5]_i_2 
       (.I0(q5_reg_1[3]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I3(x_assign_174_reg_34755[5]),
        .I4(q5_reg_0[5]),
        .I5(\xor_ln124_266_reg_34863_reg[7] [5]),
        .O(q5_reg_11));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[6]_i_1 
       (.I0(q5_reg_1[4]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I2(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I3(\xor_ln124_266_reg_34863_reg[6] ),
        .I4(q5_reg_0[6]),
        .I5(\xor_ln124_266_reg_34863_reg[7] [6]),
        .O(q5_reg_45[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[7]_i_1 
       (.I0(q5_reg_1[5]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I2(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I3(\xor_ln124_266_reg_34863_reg[7]_0 ),
        .I4(q5_reg_0[7]),
        .I5(\xor_ln124_266_reg_34863_reg[7] [7]),
        .O(q5_reg_45[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [0]),
        .I3(\xor_ln124_267_reg_34869_reg[0] ),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_267_reg_34869_reg[7] [0]),
        .O(q5_reg_10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [1]),
        .I3(\xor_ln124_267_reg_34869_reg[1] ),
        .I4(q5_reg_1[0]),
        .I5(\xor_ln124_267_reg_34869_reg[7] [1]),
        .O(q5_reg_10[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34869[2]_i_1 
       (.I0(\xor_ln124_267_reg_34869_reg[2] ),
        .I1(\xor_ln124_267_reg_34869[2]_i_3_n_0 ),
        .I2(x_assign_174_reg_34755[2]),
        .I3(q5_reg_0[7]),
        .I4(\xor_ln124_267_reg_34869_reg[5] [0]),
        .O(q5_reg_10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[2]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I1(x_assign_175_reg_34761[2]),
        .I2(q5_reg_0[1]),
        .I3(q5_reg_1[7]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_267_reg_34869[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[3]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I1(x_assign_175_reg_34761[3]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[2]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[1]),
        .O(q6_reg_17));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[4]_i_3 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I1(or_ln134_116_fu_20140_p3[4]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[3]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[2]),
        .O(q6_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_267_reg_34869[5]_i_1 
       (.I0(\xor_ln124_267_reg_34869[5]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I2(\xor_ln124_267_reg_34869[5]_i_3_n_0 ),
        .O(q5_reg_10[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [3]),
        .I3(\xor_ln124_267_reg_34869_reg[5]_0 [2]),
        .I4(q5_reg_1[4]),
        .I5(\xor_ln124_267_reg_34869_reg[7] [5]),
        .O(\xor_ln124_267_reg_34869[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[5]_i_3 
       (.I0(x_assign_174_reg_34755[5]),
        .I1(\xor_ln124_267_reg_34869_reg[5] [3]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_1[3]),
        .I4(or_ln134_116_fu_20140_p3[5]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [5]),
        .O(\xor_ln124_267_reg_34869[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [4]),
        .I3(\xor_ln124_267_reg_34869_reg[6] ),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_267_reg_34869_reg[7] [6]),
        .O(q5_reg_10[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I2(\xor_ln124_236_reg_34593_reg[7] [5]),
        .I3(\xor_ln124_267_reg_34869_reg[7]_0 ),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_267_reg_34869_reg[7] [7]),
        .O(q5_reg_10[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_268_reg_34875_reg[3] [2]),
        .I3(or_ln134_115_fu_20134_p3[2]),
        .I4(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [1]),
        .O(q5_reg_26));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[3]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_268_reg_34875_reg[3] [3]),
        .I3(or_ln134_115_fu_20134_p3[3]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [2]),
        .O(q5_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[4]_i_3 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(or_ln134_115_fu_20134_p3[6]),
        .I3(or_ln134_115_fu_20134_p3[4]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [3]),
        .O(q5_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_268_reg_34875[5]_i_1 
       (.I0(\xor_ln124_268_reg_34875[5]_i_2_n_0 ),
        .I1(q0_reg_i_24__0_0[5]),
        .I2(\xor_ln124_268_reg_34875_reg[5] ),
        .O(\xor_ln124_205_reg_34318_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[5]_i_2 
       (.I0(x_assign_177_reg_34777[5]),
        .I1(q0_reg_i_55_1[5]),
        .I2(or_ln134_116_fu_20140_p3[3]),
        .I3(q5_reg_1[5]),
        .I4(or_ln134_115_fu_20134_p3[7]),
        .I5(or_ln134_115_fu_20134_p3[5]),
        .O(\xor_ln124_268_reg_34875[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[0]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7]_0 [0]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [0]),
        .I2(x_assign_177_reg_34777[0]),
        .I3(\xor_ln124_269_reg_34881[0]_i_2_n_0 ),
        .I4(x_assign_174_reg_34755[6]),
        .I5(x_assign_177_reg_34777[6]),
        .O(\reg_2515_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[0]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I1(\xor_ln124_268_reg_34875_reg[3] [0]),
        .I2(q5_reg_0[6]),
        .I3(q5_reg_0[7]),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [0]),
        .O(\xor_ln124_269_reg_34881[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[1]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7]_0 [1]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [1]),
        .I2(x_assign_177_reg_34777[1]),
        .I3(\xor_ln124_269_reg_34881[1]_i_2_n_0 ),
        .I4(x_assign_174_reg_34755[7]),
        .I5(x_assign_177_reg_34777[7]),
        .O(\reg_2515_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[1]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I1(\xor_ln124_268_reg_34875_reg[3] [1]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[0]),
        .I4(q5_reg_1[0]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [1]),
        .O(\xor_ln124_269_reg_34881[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[2]_i_3 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_267_reg_34869_reg[5] [0]),
        .I3(x_assign_177_reg_34777[2]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(q5_reg_27));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34881[3]_i_1 
       (.I0(\xor_ln124_269_reg_34881_reg[3] ),
        .I1(\xor_ln124_269_reg_34881[3]_i_3_n_0 ),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_267_reg_34869_reg[5]_0 [0]),
        .I4(q5_reg_1[7]),
        .O(\reg_2515_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[3]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I2(\xor_ln124_267_reg_34869_reg[5] [1]),
        .I3(x_assign_177_reg_34777[3]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(\xor_ln124_269_reg_34881[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34881[4]_i_1 
       (.I0(\xor_ln124_269_reg_34881_reg[4] ),
        .I1(\xor_ln124_269_reg_34881[4]_i_3_n_0 ),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_267_reg_34869_reg[5]_0 [1]),
        .I4(q5_reg_1[7]),
        .O(\reg_2515_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[4]_i_3 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I2(\xor_ln124_267_reg_34869_reg[5] [2]),
        .I3(x_assign_177_reg_34777[4]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(\xor_ln124_269_reg_34881[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[6]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7]_0 [2]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [6]),
        .I2(x_assign_177_reg_34777[6]),
        .I3(\xor_ln124_269_reg_34881[6]_i_2_n_0 ),
        .I4(x_assign_174_reg_34755[4]),
        .I5(x_assign_177_reg_34777[4]),
        .O(\reg_2515_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[6]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I1(or_ln134_115_fu_20134_p3[0]),
        .I2(q5_reg_0[4]),
        .I3(q5_reg_0[5]),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [6]),
        .O(\xor_ln124_269_reg_34881[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[7]_i_1 
       (.I0(\xor_ln124_238_reg_34605_reg[7]_0 [3]),
        .I1(\xor_ln124_269_reg_34881_reg[7] [7]),
        .I2(x_assign_177_reg_34777[7]),
        .I3(\xor_ln124_269_reg_34881[7]_i_2_n_0 ),
        .I4(x_assign_174_reg_34755[5]),
        .I5(x_assign_177_reg_34777[5]),
        .O(\reg_2515_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[7]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I1(or_ln134_115_fu_20134_p3[1]),
        .I2(q5_reg_0[5]),
        .I3(q5_reg_0[6]),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [7]),
        .O(\xor_ln124_269_reg_34881[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[2]_i_2 
       (.I0(q5_reg_1[0]),
        .I1(q5_reg_1[6]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_282_reg_35243_reg[5] [0]),
        .O(q5_reg_36));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[3]_i_2 
       (.I0(q5_reg_1[1]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I4(q5_reg_0[3]),
        .I5(\xor_ln124_282_reg_35243_reg[5] [1]),
        .O(q5_reg_35));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[4]_i_2 
       (.I0(q5_reg_1[2]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I4(q5_reg_0[4]),
        .I5(\xor_ln124_282_reg_35243_reg[5] [2]),
        .O(q5_reg_33));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[5]_i_2 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_282_reg_35243_reg[5] [3]),
        .I4(q5_reg_1[7]),
        .I5(q5_reg_1[3]),
        .O(q2_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[0]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_1[7]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [0]),
        .I4(q5_reg_1[6]),
        .I5(\xor_ln124_283_reg_35249_reg[7] [0]),
        .O(q5_reg_31[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[1]_i_1 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_1[0]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [1]),
        .I4(q5_reg_1[7]),
        .I5(\xor_ln124_283_reg_35249_reg[7] [1]),
        .O(q5_reg_31[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_35249[2]_i_1 
       (.I0(q5_reg_0[1]),
        .I1(\xor_ln124_283_reg_35249[2]_i_2_n_0 ),
        .I2(q5_reg_1[1]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_1[7]),
        .O(q5_reg_31[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[2]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I1(\xor_ln124_283_reg_35249_reg[7] [2]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_283_reg_35249[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_35249[3]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_283_reg_35249_reg[3] ),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_0[2]),
        .O(q5_reg_31[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_283_reg_35249[4]_i_1 
       (.I0(q5_reg_0[7]),
        .I1(\xor_ln124_283_reg_35249_reg[4] ),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_0[3]),
        .O(q5_reg_31[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[5]_i_2 
       (.I0(q5_reg_1[4]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_1[3]),
        .I4(\xor_ln124_283_reg_35249_reg[7] [3]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [5]),
        .O(q5_reg_6));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[6]_i_1 
       (.I0(q5_reg_0[5]),
        .I1(q5_reg_1[5]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(q5_reg_1[4]),
        .I5(\xor_ln124_283_reg_35249_reg[7] [4]),
        .O(q5_reg_31[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[7]_i_1 
       (.I0(q5_reg_0[6]),
        .I1(q5_reg_1[6]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(q5_reg_1[5]),
        .I5(\xor_ln124_283_reg_35249_reg[7] [5]),
        .O(q5_reg_31[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[3]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [2]),
        .O(q5_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[4]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [3]),
        .O(q5_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[0]_i_1 
       (.I0(\xor_ln124_285_reg_35261_reg[7] [0]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_262_reg_34818_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[1]_i_1 
       (.I0(\xor_ln124_285_reg_35261_reg[7] [1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_262_reg_34818_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_285_reg_35261[3]_i_4 
       (.I0(q5_reg_0[1]),
        .I1(q5_reg_0[2]),
        .O(q5_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_285_reg_35261[4]_i_4 
       (.I0(q5_reg_0[2]),
        .I1(q5_reg_0[3]),
        .O(q5_reg_38));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[5]_i_2 
       (.I0(q5_reg_1[4]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I2(q5_reg_0[3]),
        .I3(q5_reg_0[4]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I5(q5_reg_0[7]),
        .O(q5_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[6]_i_1 
       (.I0(\xor_ln124_285_reg_35261_reg[7] [2]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I5(q5_reg_1[5]),
        .O(\xor_ln124_262_reg_34818_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[7]_i_1 
       (.I0(\xor_ln124_285_reg_35261_reg[7] [3]),
        .I1(q5_reg_0[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I5(q5_reg_1[6]),
        .O(\xor_ln124_262_reg_34818_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[0]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [0]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [0]),
        .I2(x_assign_211_reg_34958[0]),
        .I3(\xor_ln124_290_reg_35031_reg[3] [0]),
        .I4(x_assign_208_reg_34936[6]),
        .I5(x_assign_211_reg_34958[6]),
        .O(\reg_2400_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[1]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [1]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [1]),
        .I2(x_assign_211_reg_34958[1]),
        .I3(\xor_ln124_290_reg_35031_reg[3] [1]),
        .I4(x_assign_208_reg_34936[7]),
        .I5(x_assign_211_reg_34958[7]),
        .O(\reg_2400_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[2]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [2]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [2]),
        .I2(x_assign_211_reg_34958[2]),
        .I3(\xor_ln124_290_reg_35031_reg[3] [2]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [0]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [0]),
        .O(\reg_2400_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[3]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [3]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [3]),
        .I2(x_assign_211_reg_34958[3]),
        .I3(\xor_ln124_290_reg_35031_reg[3] [3]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [1]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [1]),
        .O(\reg_2400_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[4]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [4]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [4]),
        .I2(x_assign_211_reg_34958[4]),
        .I3(or_ln134_142_fu_21906_p3[2]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [2]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [2]),
        .O(\reg_2400_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[5]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [5]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [5]),
        .I2(x_assign_211_reg_34958[5]),
        .I3(or_ln134_142_fu_21906_p3[3]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [3]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [3]),
        .O(\reg_2400_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[6]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [6]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [6]),
        .I2(x_assign_211_reg_34958[6]),
        .I3(or_ln134_142_fu_21906_p3[0]),
        .I4(x_assign_208_reg_34936[4]),
        .I5(x_assign_211_reg_34958[4]),
        .O(\reg_2400_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_290_reg_35031[7]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [7]),
        .I1(\xor_ln124_290_reg_35031_reg[7] [7]),
        .I2(x_assign_211_reg_34958[7]),
        .I3(or_ln134_142_fu_21906_p3[1]),
        .I4(x_assign_208_reg_34936[5]),
        .I5(x_assign_211_reg_34958[5]),
        .O(\reg_2400_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[0]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [0]),
        .I2(x_assign_208_reg_34936[0]),
        .I3(x_assign_213_reg_34974[0]),
        .I4(x_assign_208_reg_34936[6]),
        .I5(x_assign_211_reg_34958[6]),
        .O(\reg_2412_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[1]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [1]),
        .I2(x_assign_208_reg_34936[1]),
        .I3(x_assign_213_reg_34974[1]),
        .I4(x_assign_208_reg_34936[7]),
        .I5(x_assign_211_reg_34958[7]),
        .O(\reg_2412_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[2]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [2]),
        .I2(x_assign_208_reg_34936[2]),
        .I3(x_assign_213_reg_34974[2]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [0]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [0]),
        .O(\reg_2412_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[3]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [3]),
        .I2(x_assign_208_reg_34936[3]),
        .I3(x_assign_213_reg_34974[3]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [1]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [1]),
        .O(\reg_2412_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[4]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [4]),
        .I2(x_assign_208_reg_34936[4]),
        .I3(or_ln134_141_fu_21900_p3[0]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [2]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [2]),
        .O(\reg_2412_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[5]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [5]),
        .I2(x_assign_208_reg_34936[5]),
        .I3(or_ln134_141_fu_21900_p3[1]),
        .I4(\xor_ln124_292_reg_35041_reg[5] [3]),
        .I5(\xor_ln124_292_reg_35041_reg[5]_0 [3]),
        .O(\reg_2412_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[6]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [6]),
        .I2(x_assign_208_reg_34936[6]),
        .I3(x_assign_213_reg_34974[4]),
        .I4(x_assign_208_reg_34936[4]),
        .I5(x_assign_211_reg_34958[4]),
        .O(\reg_2412_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_35041[7]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(\xor_ln124_292_reg_35041_reg[7] [7]),
        .I2(x_assign_208_reg_34936[7]),
        .I3(x_assign_213_reg_34974[5]),
        .I4(x_assign_208_reg_34936[5]),
        .I5(x_assign_211_reg_34958[5]),
        .O(\reg_2412_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[1]_i_1 
       (.I0(q2_reg_i_223_0[1]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I2(\xor_ln124_299_reg_35208_reg[3] [1]),
        .I3(\xor_ln124_299_reg_35208[1]_i_2_n_0 ),
        .I4(q2_reg_i_223_1[1]),
        .I5(x_assign_198_reg_35071[1]),
        .O(\xor_ln124_236_reg_34593_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[1]_i_2 
       (.I0(x_assign_198_reg_35071[7]),
        .I1(x_assign_201_reg_35093[7]),
        .I2(\xor_ln124_301_reg_35218_reg[3] [0]),
        .I3(\xor_ln124_301_reg_35218_reg[3]_0 [0]),
        .I4(or_ln134_143_fu_22898_p3[1]),
        .I5(x_assign_218_reg_35141[0]),
        .O(\xor_ln124_299_reg_35208[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[2]_i_1 
       (.I0(q2_reg_i_223_0[2]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I2(\xor_ln124_299_reg_35208_reg[3] [2]),
        .I3(\xor_ln124_299_reg_35208[2]_i_2_n_0 ),
        .I4(q2_reg_i_223_1[2]),
        .I5(x_assign_198_reg_35071[2]),
        .O(\xor_ln124_236_reg_34593_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[2]_i_2 
       (.I0(\xor_ln124_301_reg_35218_reg[5]_0 [0]),
        .I1(\xor_ln124_301_reg_35218_reg[5] [0]),
        .I2(\xor_ln124_301_reg_35218_reg[3] [1]),
        .I3(\xor_ln124_301_reg_35218_reg[3]_0 [1]),
        .I4(or_ln134_143_fu_22898_p3[2]),
        .I5(\xor_ln124_299_reg_35208_reg[4] [0]),
        .O(\xor_ln124_299_reg_35208[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[3]_i_1 
       (.I0(q2_reg_i_223_0[3]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I2(\xor_ln124_299_reg_35208_reg[3] [3]),
        .I3(\xor_ln124_299_reg_35208[3]_i_2_n_0 ),
        .I4(q2_reg_i_223_1[3]),
        .I5(x_assign_198_reg_35071[3]),
        .O(\xor_ln124_236_reg_34593_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[3]_i_2 
       (.I0(\xor_ln124_301_reg_35218_reg[5]_0 [1]),
        .I1(\xor_ln124_301_reg_35218_reg[5] [1]),
        .I2(\xor_ln124_301_reg_35218_reg[3] [2]),
        .I3(\xor_ln124_301_reg_35218_reg[3]_0 [2]),
        .I4(or_ln134_143_fu_22898_p3[3]),
        .I5(\xor_ln124_299_reg_35208_reg[4] [1]),
        .O(\xor_ln124_299_reg_35208[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[4]_i_1 
       (.I0(q2_reg_i_223_0[4]),
        .I1(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I2(or_ln134_132_fu_22728_p3[6]),
        .I3(\xor_ln124_299_reg_35208[4]_i_2_n_0 ),
        .I4(q2_reg_i_223_1[4]),
        .I5(x_assign_198_reg_35071[4]),
        .O(\xor_ln124_236_reg_34593_reg[4] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_299_reg_35208[4]_i_2 
       (.I0(\xor_ln124_301_reg_35218_reg[5]_0 [2]),
        .I1(\xor_ln124_301_reg_35218_reg[5] [2]),
        .I2(or_ln134_143_fu_22898_p3[5]),
        .I3(or_ln134_145_fu_22910_p3[5]),
        .I4(or_ln134_143_fu_22898_p3[4]),
        .I5(\xor_ln124_299_reg_35208_reg[4] [2]),
        .O(\xor_ln124_299_reg_35208[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[0]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [0]),
        .I1(q2_reg_i_190_0[0]),
        .I2(x_assign_196_reg_35015[0]),
        .I3(\xor_ln124_301_reg_35218[0]_i_2_n_0 ),
        .I4(x_assign_201_reg_35093[6]),
        .I5(x_assign_198_reg_35071[6]),
        .O(\reg_2428_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[0]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [0]),
        .I1(x_assign_201_reg_35093[0]),
        .I2(or_ln134_145_fu_22910_p3[0]),
        .I3(x_assign_216_reg_35119),
        .I4(or_ln134_143_fu_22898_p3[1]),
        .I5(or_ln134_145_fu_22910_p3[1]),
        .O(\xor_ln124_301_reg_35218[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[1]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [1]),
        .I1(q2_reg_i_190_0[1]),
        .I2(x_assign_196_reg_35015[1]),
        .I3(\xor_ln124_301_reg_35218[1]_i_2_n_0 ),
        .I4(x_assign_201_reg_35093[7]),
        .I5(x_assign_198_reg_35071[7]),
        .O(\reg_2428_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[1]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(x_assign_201_reg_35093[1]),
        .I2(or_ln134_145_fu_22910_p3[1]),
        .I3(or_ln134_146_fu_22916_p3[0]),
        .I4(\xor_ln124_301_reg_35218_reg[3] [0]),
        .I5(\xor_ln124_301_reg_35218_reg[3]_0 [0]),
        .O(\xor_ln124_301_reg_35218[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[2]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [2]),
        .I1(q2_reg_i_190_0[2]),
        .I2(x_assign_196_reg_35015[2]),
        .I3(\xor_ln124_301_reg_35218[2]_i_2_n_0 ),
        .I4(\xor_ln124_301_reg_35218_reg[5] [0]),
        .I5(\xor_ln124_301_reg_35218_reg[5]_0 [0]),
        .O(\reg_2428_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[2]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(x_assign_201_reg_35093[2]),
        .I2(or_ln134_145_fu_22910_p3[2]),
        .I3(or_ln134_146_fu_22916_p3[1]),
        .I4(\xor_ln124_301_reg_35218_reg[3] [1]),
        .I5(\xor_ln124_301_reg_35218_reg[3]_0 [1]),
        .O(\xor_ln124_301_reg_35218[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[3]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [3]),
        .I1(q2_reg_i_190_0[3]),
        .I2(x_assign_196_reg_35015[3]),
        .I3(\xor_ln124_301_reg_35218[3]_i_2_n_0 ),
        .I4(\xor_ln124_301_reg_35218_reg[5] [1]),
        .I5(\xor_ln124_301_reg_35218_reg[5]_0 [1]),
        .O(\reg_2428_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[3]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [3]),
        .I1(x_assign_201_reg_35093[3]),
        .I2(or_ln134_145_fu_22910_p3[3]),
        .I3(or_ln134_146_fu_22916_p3[2]),
        .I4(\xor_ln124_301_reg_35218_reg[3] [2]),
        .I5(\xor_ln124_301_reg_35218_reg[3]_0 [2]),
        .O(\xor_ln124_301_reg_35218[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[5]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [5]),
        .I1(q2_reg_i_190_0[5]),
        .I2(or_ln134_131_fu_22722_p3[5]),
        .I3(\xor_ln124_301_reg_35218[5]_i_2_n_0 ),
        .I4(\xor_ln124_301_reg_35218_reg[5] [3]),
        .I5(\xor_ln124_301_reg_35218_reg[5]_0 [3]),
        .O(\reg_2428_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_35218[5]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [5]),
        .I1(x_assign_201_reg_35093[5]),
        .I2(or_ln134_145_fu_22910_p3[5]),
        .I3(or_ln134_146_fu_22916_p3[4]),
        .I4(or_ln134_143_fu_22898_p3[6]),
        .I5(or_ln134_145_fu_22910_p3[6]),
        .O(\xor_ln124_301_reg_35218[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[5]_i_2 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [3]),
        .I2(DOBDO[5]),
        .I3(\xor_ln124_314_reg_35579_reg[5] ),
        .I4(DOADO[3]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [4]),
        .O(q2_reg_26));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[0]_i_1 
       (.I0(\xor_ln124_315_reg_35585_reg[7] [0]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I2(DOADO[6]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\xor_ln124_291_reg_35036_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[1]_i_1 
       (.I0(\xor_ln124_315_reg_35585_reg[7] [1]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I2(DOADO[7]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I4(DOADO[0]),
        .I5(DOBDO[0]),
        .O(\xor_ln124_291_reg_35036_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_315_reg_35585[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_315_reg_35585_reg[2] ),
        .I2(DOADO[7]),
        .I3(\xor_ln124_315_reg_35585_reg[7] [2]),
        .I4(DOBDO[1]),
        .O(\xor_ln124_291_reg_35036_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[5]_i_2 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [3]),
        .I2(DOADO[7]),
        .I3(DOADO[3]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_349_reg_35933_reg[1] [5]),
        .O(q2_reg_1));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[6]_i_1 
       (.I0(\xor_ln124_315_reg_35585_reg[7] [3]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I2(DOADO[4]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I4(DOADO[5]),
        .I5(DOBDO[5]),
        .O(\xor_ln124_291_reg_35036_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[7]_i_1 
       (.I0(\xor_ln124_315_reg_35585_reg[7] [4]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I2(DOADO[5]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I4(DOADO[6]),
        .I5(DOBDO[6]),
        .O(\xor_ln124_291_reg_35036_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[0]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [0]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I3(DOBDO[6]),
        .I4(DOBDO[7]),
        .I5(\xor_ln124_317_reg_35597_reg[7] [0]),
        .O(q2_reg_18[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[1]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [1]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I3(DOBDO[7]),
        .I4(DOBDO[0]),
        .I5(\xor_ln124_317_reg_35597_reg[7] [1]),
        .O(q2_reg_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_317_reg_35597[2]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_317_reg_35597[2]_i_2_n_0 ),
        .I2(\xor_ln124_317_reg_35597_reg[7] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[1]),
        .O(q2_reg_18[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[2]_i_2 
       (.I0(DOBDO[0]),
        .I1(DOBDO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I4(DOBDO[7]),
        .I5(DOBDO[1]),
        .O(\xor_ln124_317_reg_35597[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_317_reg_35597[3]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [3]),
        .I1(\xor_ln124_317_reg_35597[3]_i_2_n_0 ),
        .I2(DOADO[2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[7]),
        .O(q2_reg_18[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[3]_i_2 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_317_reg_35597_reg[7] [3]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOBDO[1]),
        .I5(DOBDO[2]),
        .O(\xor_ln124_317_reg_35597[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_317_reg_35597[4]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I1(\xor_ln124_317_reg_35597[4]_i_2_n_0 ),
        .I2(DOADO[3]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[7]),
        .O(q2_reg_18[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[4]_i_2 
       (.I0(DOBDO[6]),
        .I1(\xor_ln124_317_reg_35597_reg[7] [4]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOBDO[2]),
        .I5(DOBDO[3]),
        .O(\xor_ln124_317_reg_35597[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[5]_i_2 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I2(DOBDO[3]),
        .I3(DOBDO[4]),
        .I4(\xor_ln124_317_reg_35597_reg[7] [5]),
        .I5(DOBDO[7]),
        .O(q2_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[6]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [6]),
        .I1(DOADO[5]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I3(DOBDO[4]),
        .I4(DOBDO[5]),
        .I5(\xor_ln124_317_reg_35597_reg[7] [6]),
        .O(q2_reg_18[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_35597[7]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[6]),
        .I5(\xor_ln124_317_reg_35597_reg[7] [7]),
        .O(q2_reg_18[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[0]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [0]),
        .I2(x_assign_235_reg_35289[4]),
        .I3(or_ln134_155_fu_24042_p3[0]),
        .I4(x_assign_234_reg_35283[0]),
        .I5(x_assign_235_reg_35289[0]),
        .O(\reg_2412_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[1]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [1]),
        .I2(x_assign_235_reg_35289[5]),
        .I3(or_ln134_155_fu_24042_p3[1]),
        .I4(x_assign_234_reg_35283[1]),
        .I5(x_assign_235_reg_35289[1]),
        .O(\reg_2412_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[2]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [2]),
        .I2(or_ln134_156_fu_24048_p3[0]),
        .I3(or_ln134_155_fu_24042_p3[2]),
        .I4(x_assign_234_reg_35283[2]),
        .I5(x_assign_235_reg_35289[2]),
        .O(\reg_2412_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[3]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [3]),
        .I2(or_ln134_156_fu_24048_p3[1]),
        .I3(or_ln134_155_fu_24042_p3[3]),
        .I4(x_assign_234_reg_35283[3]),
        .I5(x_assign_235_reg_35289[3]),
        .O(\reg_2412_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[4]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [4]),
        .I2(or_ln134_156_fu_24048_p3[2]),
        .I3(or_ln134_155_fu_24042_p3[4]),
        .I4(x_assign_234_reg_35283[4]),
        .I5(or_ln134_156_fu_24048_p3[4]),
        .O(\reg_2412_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[5]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [5]),
        .I2(or_ln134_156_fu_24048_p3[3]),
        .I3(or_ln134_155_fu_24042_p3[5]),
        .I4(x_assign_234_reg_35283[5]),
        .I5(or_ln134_156_fu_24048_p3[5]),
        .O(\reg_2412_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[6]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [6]),
        .I2(or_ln134_156_fu_24048_p3[4]),
        .I3(or_ln134_155_fu_24042_p3[6]),
        .I4(x_assign_234_reg_35283[6]),
        .I5(x_assign_235_reg_35289[4]),
        .O(\reg_2412_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_322_reg_35351[7]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(\xor_ln124_322_reg_35351_reg[7] [7]),
        .I2(or_ln134_156_fu_24048_p3[5]),
        .I3(or_ln134_155_fu_24042_p3[7]),
        .I4(x_assign_234_reg_35283[7]),
        .I5(x_assign_235_reg_35289[5]),
        .O(\reg_2412_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[0]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [0]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [0]),
        .I2(x_assign_235_reg_35289[4]),
        .I3(or_ln134_155_fu_24042_p3[0]),
        .I4(\xor_ln124_324_reg_35361_reg[3] [0]),
        .I5(x_assign_237_reg_35305[0]),
        .O(\reg_2419_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[1]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [1]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [1]),
        .I2(x_assign_235_reg_35289[5]),
        .I3(or_ln134_155_fu_24042_p3[1]),
        .I4(\xor_ln124_324_reg_35361_reg[3] [1]),
        .I5(x_assign_237_reg_35305[1]),
        .O(\reg_2419_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[2]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [2]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [2]),
        .I2(or_ln134_156_fu_24048_p3[0]),
        .I3(or_ln134_155_fu_24042_p3[2]),
        .I4(\xor_ln124_324_reg_35361_reg[3] [2]),
        .I5(x_assign_237_reg_35305[2]),
        .O(\reg_2419_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[3]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [3]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [3]),
        .I2(or_ln134_156_fu_24048_p3[1]),
        .I3(or_ln134_155_fu_24042_p3[3]),
        .I4(\xor_ln124_324_reg_35361_reg[3] [3]),
        .I5(x_assign_237_reg_35305[3]),
        .O(\reg_2419_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[4]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [4]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [4]),
        .I2(or_ln134_156_fu_24048_p3[2]),
        .I3(or_ln134_155_fu_24042_p3[4]),
        .I4(or_ln134_155_fu_24042_p3[6]),
        .I5(x_assign_237_reg_35305[4]),
        .O(\reg_2419_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[5]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [5]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [5]),
        .I2(or_ln134_156_fu_24048_p3[3]),
        .I3(or_ln134_155_fu_24042_p3[5]),
        .I4(or_ln134_155_fu_24042_p3[7]),
        .I5(x_assign_237_reg_35305[5]),
        .O(\reg_2419_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[6]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [6]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [6]),
        .I2(or_ln134_156_fu_24048_p3[4]),
        .I3(or_ln134_155_fu_24042_p3[6]),
        .I4(or_ln134_155_fu_24042_p3[0]),
        .I5(x_assign_237_reg_35305[6]),
        .O(\reg_2419_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_35361[7]_i_1 
       (.I0(\xor_ln124_163_reg_33827_reg[7]_0 [7]),
        .I1(\xor_ln124_324_reg_35361_reg[7] [7]),
        .I2(or_ln134_156_fu_24048_p3[5]),
        .I3(or_ln134_155_fu_24042_p3[7]),
        .I4(or_ln134_155_fu_24042_p3[1]),
        .I5(x_assign_237_reg_35305[7]),
        .O(\reg_2419_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[1]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [1]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_0 [1]),
        .I2(x_assign_223_reg_35413[1]),
        .I3(\xor_ln124_331_reg_35544[1]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[1]),
        .I5(x_assign_222_reg_35407[7]),
        .O(\reg_2428_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[1]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [1]),
        .I1(x_assign_222_reg_35407[1]),
        .I2(or_ln134_160_fu_25176_p3[0]),
        .I3(or_ln134_159_fu_25170_p3[1]),
        .I4(q0_reg_i_173_0[0]),
        .I5(x_assign_243_reg_35493[1]),
        .O(\xor_ln124_331_reg_35544[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[6]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [6]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_0 [6]),
        .I2(x_assign_223_reg_35413[4]),
        .I3(\xor_ln124_331_reg_35544[6]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[6]),
        .I5(x_assign_222_reg_35407[4]),
        .O(\reg_2428_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[6]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [6]),
        .I1(x_assign_222_reg_35407[6]),
        .I2(or_ln134_160_fu_25176_p3[5]),
        .I3(or_ln134_159_fu_25170_p3[6]),
        .I4(or_ln134_159_fu_25170_p3[7]),
        .I5(x_assign_243_reg_35493[6]),
        .O(\xor_ln124_331_reg_35544[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[7]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [7]),
        .I1(\xor_ln124_331_reg_35544_reg[7]_0 [7]),
        .I2(x_assign_223_reg_35413[5]),
        .I3(\xor_ln124_331_reg_35544[7]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[7]),
        .I5(x_assign_222_reg_35407[5]),
        .O(\reg_2428_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_331_reg_35544[7]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(x_assign_222_reg_35407[7]),
        .I2(or_ln134_160_fu_25176_p3[6]),
        .I3(or_ln134_159_fu_25170_p3[7]),
        .I4(or_ln134_159_fu_25170_p3[0]),
        .I5(x_assign_243_reg_35493[7]),
        .O(\xor_ln124_331_reg_35544[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[0]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I1(q0_reg_i_191_0[0]),
        .I2(q0_reg_i_200_0[0]),
        .I3(\xor_ln124_333_reg_35554[0]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[0]),
        .I5(x_assign_222_reg_35407[6]),
        .O(\reg_2446_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[0]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I1(q0_reg_i_126_0[0]),
        .I2(x_assign_243_reg_35493[7]),
        .I3(x_assign_240_reg_35455[4]),
        .I4(or_ln134_159_fu_25170_p3[1]),
        .I5(x_assign_243_reg_35493[0]),
        .O(\xor_ln124_333_reg_35554[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[4]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I1(q0_reg_i_191_0[4]),
        .I2(or_ln134_147_fu_24994_p3[6]),
        .I3(\xor_ln124_333_reg_35554[4]_i_2_n_0 ),
        .I4(or_ln134_149_fu_25006_p3[4]),
        .I5(q0_reg_i_211_0[2]),
        .O(\reg_2446_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_35554[4]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(or_ln134_149_fu_25006_p3[6]),
        .I2(\xor_ln124_333_reg_35554_reg[4] [2]),
        .I3(\xor_ln124_333_reg_35554_reg[4]_0 [2]),
        .I4(or_ln134_159_fu_25170_p3[5]),
        .I5(x_assign_243_reg_35493[4]),
        .O(\xor_ln124_333_reg_35554[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_346_reg_35915[5]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .I2(\xor_ln124_346_reg_35915_reg[5] ),
        .O(q2_reg_22));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[0]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_347_reg_35921_reg[7] [0]),
        .O(q2_reg_25[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_347_reg_35921_reg[7] [1]),
        .O(q2_reg_25[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_347_reg_35921[2]_i_2_n_0 ),
        .I2(\xor_ln124_347_reg_35921_reg[7] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_347_reg_35921[2]_i_3_n_0 ),
        .O(q2_reg_25[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_347_reg_35921[2]_i_2 
       (.I0(DOADO[0]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [0]),
        .I3(DOBDO[7]),
        .O(\xor_ln124_347_reg_35921[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_347_reg_35921[2]_i_3 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_347_reg_35921[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[3]_i_2_n_0 ),
        .I2(\xor_ln124_347_reg_35921_reg[7] [3]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_347_reg_35921[3]_i_3_n_0 ),
        .O(q2_reg_25[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_347_reg_35921[3]_i_2 
       (.I0(DOADO[1]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [1]),
        .O(\xor_ln124_347_reg_35921[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_347_reg_35921[3]_i_3 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_347_reg_35921[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[4]_i_2_n_0 ),
        .I2(\xor_ln124_347_reg_35921_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[3]),
        .I5(\xor_ln124_347_reg_35921[4]_i_3_n_0 ),
        .O(q2_reg_25[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_347_reg_35921[4]_i_2 
       (.I0(DOADO[2]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[7] [2]),
        .O(\xor_ln124_347_reg_35921[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_347_reg_35921[4]_i_3 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_347_reg_35921[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[5]_i_2 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[7]),
        .I3(DOADO[3]),
        .I4(\xor_ln124_347_reg_35921_reg[7] [5]),
        .I5(\xor_ln124_349_reg_35933_reg[1] [5]),
        .O(q2_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[6]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_347_reg_35921_reg[7] [6]),
        .O(q2_reg_25[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_347_reg_35921[7]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_347_reg_35921_reg[7] [7]),
        .O(q2_reg_25[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[0]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7]_0 [0]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [0]),
        .O(\xor_ln124_325_reg_35366_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[1]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7]_0 [1]),
        .I1(DOBDO[7]),
        .I2(DOBDO[0]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [1]),
        .O(\xor_ln124_325_reg_35366_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_349_reg_35933[2]_i_1 
       (.I0(\xor_ln124_349_reg_35933[2]_i_2_n_0 ),
        .I1(\xor_ln124_349_reg_35933_reg[7]_0 [2]),
        .I2(DOADO[7]),
        .O(\xor_ln124_325_reg_35366_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[2]_i_2 
       (.I0(DOADO[1]),
        .I1(q2_reg_13[0]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(q2_reg_15[0]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [2]),
        .O(\xor_ln124_349_reg_35933[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_349_reg_35933[3]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[3]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I3(\xor_ln124_349_reg_35933_reg[7]_0 [3]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [3]),
        .O(\xor_ln124_325_reg_35366_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[3]_i_2 
       (.I0(DOBDO[6]),
        .I1(DOADO[2]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOBDO[1]),
        .I5(DOBDO[2]),
        .O(\xor_ln124_349_reg_35933[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_349_reg_35933[4]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[4]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[7]_0 [4]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [4]),
        .O(\xor_ln124_325_reg_35366_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[4]_i_2 
       (.I0(DOBDO[6]),
        .I1(DOADO[3]),
        .I2(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOBDO[2]),
        .I5(DOBDO[3]),
        .O(\xor_ln124_349_reg_35933[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[5]_i_2 
       (.I0(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I1(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I2(DOBDO[3]),
        .I3(DOBDO[4]),
        .I4(DOADO[4]),
        .I5(DOBDO[7]),
        .O(q2_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[6]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7]_0 [5]),
        .I1(DOBDO[4]),
        .I2(DOBDO[5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_325_reg_35366_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_349_reg_35933[7]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[7]_0 [6]),
        .I1(DOBDO[5]),
        .I2(DOBDO[6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [5]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [7]),
        .O(\xor_ln124_325_reg_35366_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[0]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [0]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [0]),
        .I2(x_assign_259_reg_35625[4]),
        .I3(or_ln134_171_fu_26314_p3[0]),
        .I4(x_assign_258_reg_35619[0]),
        .I5(x_assign_259_reg_35625[0]),
        .O(\xor_ln124_314_reg_35579_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[1]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [1]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I2(x_assign_259_reg_35625[5]),
        .I3(or_ln134_171_fu_26314_p3[1]),
        .I4(x_assign_258_reg_35619[1]),
        .I5(x_assign_259_reg_35625[1]),
        .O(\xor_ln124_314_reg_35579_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[2]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [2]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I2(or_ln134_172_fu_26320_p3[0]),
        .I3(or_ln134_171_fu_26314_p3[2]),
        .I4(x_assign_258_reg_35619[2]),
        .I5(x_assign_259_reg_35625[2]),
        .O(\xor_ln124_314_reg_35579_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[3]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [3]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I2(or_ln134_172_fu_26320_p3[1]),
        .I3(or_ln134_171_fu_26314_p3[3]),
        .I4(x_assign_258_reg_35619[3]),
        .I5(x_assign_259_reg_35625[3]),
        .O(\xor_ln124_314_reg_35579_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[4]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [4]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I2(or_ln134_172_fu_26320_p3[2]),
        .I3(or_ln134_171_fu_26314_p3[4]),
        .I4(x_assign_258_reg_35619[4]),
        .I5(or_ln134_172_fu_26320_p3[4]),
        .O(\xor_ln124_314_reg_35579_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[5]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [5]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I2(or_ln134_172_fu_26320_p3[3]),
        .I3(or_ln134_171_fu_26314_p3[5]),
        .I4(x_assign_258_reg_35619[5]),
        .I5(or_ln134_172_fu_26320_p3[5]),
        .O(\xor_ln124_314_reg_35579_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[6]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [6]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [6]),
        .I2(or_ln134_172_fu_26320_p3[4]),
        .I3(or_ln134_171_fu_26314_p3[6]),
        .I4(x_assign_258_reg_35619[6]),
        .I5(x_assign_259_reg_35625[4]),
        .O(\xor_ln124_314_reg_35579_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_354_reg_35687[7]_i_1 
       (.I0(\xor_ln124_354_reg_35687_reg[7]_0 [7]),
        .I1(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I2(or_ln134_172_fu_26320_p3[5]),
        .I3(or_ln134_171_fu_26314_p3[7]),
        .I4(x_assign_258_reg_35619[7]),
        .I5(x_assign_259_reg_35625[5]),
        .O(\xor_ln124_314_reg_35579_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[0]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [0]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I2(x_assign_259_reg_35625[4]),
        .I3(or_ln134_171_fu_26314_p3[0]),
        .I4(\xor_ln124_356_reg_35697_reg[3] [0]),
        .I5(x_assign_261_reg_35641[0]),
        .O(\xor_ln124_316_reg_35591_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[1]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [1]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I2(x_assign_259_reg_35625[5]),
        .I3(or_ln134_171_fu_26314_p3[1]),
        .I4(\xor_ln124_356_reg_35697_reg[3] [1]),
        .I5(x_assign_261_reg_35641[1]),
        .O(\xor_ln124_316_reg_35591_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[2]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [2]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I2(or_ln134_172_fu_26320_p3[0]),
        .I3(or_ln134_171_fu_26314_p3[2]),
        .I4(\xor_ln124_356_reg_35697_reg[3] [2]),
        .I5(x_assign_261_reg_35641[2]),
        .O(\xor_ln124_316_reg_35591_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[3]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [3]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I2(or_ln134_172_fu_26320_p3[1]),
        .I3(or_ln134_171_fu_26314_p3[3]),
        .I4(\xor_ln124_356_reg_35697_reg[3] [3]),
        .I5(x_assign_261_reg_35641[3]),
        .O(\xor_ln124_316_reg_35591_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[4]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [4]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I2(or_ln134_172_fu_26320_p3[2]),
        .I3(or_ln134_171_fu_26314_p3[4]),
        .I4(or_ln134_171_fu_26314_p3[6]),
        .I5(x_assign_261_reg_35641[4]),
        .O(\xor_ln124_316_reg_35591_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[5]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [5]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I2(or_ln134_172_fu_26320_p3[3]),
        .I3(or_ln134_171_fu_26314_p3[5]),
        .I4(or_ln134_171_fu_26314_p3[7]),
        .I5(x_assign_261_reg_35641[5]),
        .O(\xor_ln124_316_reg_35591_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[6]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [6]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I2(or_ln134_172_fu_26320_p3[4]),
        .I3(or_ln134_171_fu_26314_p3[6]),
        .I4(or_ln134_171_fu_26314_p3[0]),
        .I5(x_assign_261_reg_35641[6]),
        .O(\xor_ln124_316_reg_35591_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_356_reg_35697[7]_i_1 
       (.I0(\xor_ln124_356_reg_35697_reg[7] [7]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I2(or_ln134_172_fu_26320_p3[5]),
        .I3(or_ln134_171_fu_26314_p3[7]),
        .I4(or_ln134_171_fu_26314_p3[1]),
        .I5(x_assign_261_reg_35641[7]),
        .O(\xor_ln124_316_reg_35591_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[0]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [0]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [0]),
        .I2(x_assign_16_reg_32483[6]),
        .I3(or_ln134_12_fu_4327_p3[0]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [0]),
        .I5(\xor_ln124_35_reg_32626_reg[3] [0]),
        .O(\reg_2400_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[1]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [1]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [1]),
        .I2(x_assign_16_reg_32483[7]),
        .I3(or_ln134_12_fu_4327_p3[1]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [1]),
        .I5(\xor_ln124_35_reg_32626_reg[3] [1]),
        .O(\reg_2400_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[2]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [2]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [2]),
        .I2(\xor_ln124_37_reg_32631_reg[5]_0 [0]),
        .I3(or_ln134_12_fu_4327_p3[2]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [2]),
        .I5(\xor_ln124_35_reg_32626_reg[3] [2]),
        .O(\reg_2400_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[3]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [3]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [3]),
        .I2(\xor_ln124_37_reg_32631_reg[5]_0 [1]),
        .I3(or_ln134_12_fu_4327_p3[3]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [3]),
        .I5(\xor_ln124_35_reg_32626_reg[3] [3]),
        .O(\reg_2400_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[4]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [4]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [4]),
        .I2(\xor_ln124_37_reg_32631_reg[5]_0 [2]),
        .I3(or_ln134_12_fu_4327_p3[4]),
        .I4(or_ln134_14_fu_4142_p3[6]),
        .I5(or_ln134_12_fu_4327_p3[6]),
        .O(\reg_2400_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_35_reg_32626[7]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [7]),
        .I1(\xor_ln124_35_reg_32626_reg[7]_0 [7]),
        .I2(x_assign_16_reg_32483[5]),
        .I3(or_ln134_12_fu_4327_p3[7]),
        .I4(or_ln134_14_fu_4142_p3[1]),
        .I5(or_ln134_12_fu_4327_p3[1]),
        .O(\reg_2400_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[0]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [0]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I2(x_assign_247_reg_35749[0]),
        .I3(\xor_ln124_363_reg_35880[0]_i_2_n_0 ),
        .I4(\xor_ln124_363_reg_35880_reg[7] [0]),
        .I5(x_assign_246_reg_35743[0]),
        .O(\reg_2446_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[0]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[0]),
        .I1(x_assign_246_reg_35743[6]),
        .I2(x_assign_267_reg_35829[0]),
        .I3(or_ln134_175_fu_27442_p3[1]),
        .I4(x_assign_266_reg_35813),
        .I5(or_ln134_175_fu_27442_p3[0]),
        .O(\xor_ln124_363_reg_35880[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[3]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I2(x_assign_247_reg_35749[3]),
        .I3(\xor_ln124_363_reg_35880[3]_i_2_n_0 ),
        .I4(\xor_ln124_363_reg_35880_reg[7] [3]),
        .I5(x_assign_246_reg_35743[3]),
        .O(\reg_2446_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[3]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[3]),
        .I1(\xor_ln124_365_reg_35890_reg[5] [1]),
        .I2(x_assign_267_reg_35829[3]),
        .I3(\xor_ln124_363_reg_35880_reg[3] [2]),
        .I4(or_ln134_176_fu_27448_p3[2]),
        .I5(or_ln134_175_fu_27442_p3[3]),
        .O(\xor_ln124_363_reg_35880[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[4]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I2(or_ln134_164_fu_27272_p3[4]),
        .I3(\xor_ln124_363_reg_35880[4]_i_2_n_0 ),
        .I4(\xor_ln124_363_reg_35880_reg[7] [4]),
        .I5(x_assign_246_reg_35743[4]),
        .O(\reg_2446_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[4]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[4]),
        .I1(\xor_ln124_365_reg_35890_reg[5] [2]),
        .I2(x_assign_267_reg_35829[4]),
        .I3(or_ln134_175_fu_27442_p3[5]),
        .I4(or_ln134_176_fu_27448_p3[3]),
        .I5(or_ln134_175_fu_27442_p3[4]),
        .O(\xor_ln124_363_reg_35880[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[5]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I2(or_ln134_164_fu_27272_p3[5]),
        .I3(\xor_ln124_363_reg_35880[5]_i_2_n_0 ),
        .I4(\xor_ln124_363_reg_35880_reg[7] [5]),
        .I5(x_assign_246_reg_35743[5]),
        .O(\reg_2446_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[5]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[5]),
        .I1(\xor_ln124_365_reg_35890_reg[5] [3]),
        .I2(x_assign_267_reg_35829[5]),
        .I3(or_ln134_175_fu_27442_p3[6]),
        .I4(or_ln134_176_fu_27448_p3[4]),
        .I5(or_ln134_175_fu_27442_p3[5]),
        .O(\xor_ln124_363_reg_35880[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[7]_i_1 
       (.I0(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I2(x_assign_247_reg_35749[5]),
        .I3(\xor_ln124_363_reg_35880[7]_i_2_n_0 ),
        .I4(\xor_ln124_363_reg_35880_reg[7] [7]),
        .I5(x_assign_246_reg_35743[7]),
        .O(\reg_2446_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_35880[7]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[7]),
        .I1(x_assign_246_reg_35743[5]),
        .I2(x_assign_267_reg_35829[7]),
        .I3(or_ln134_175_fu_27442_p3[0]),
        .I4(or_ln134_176_fu_27448_p3[6]),
        .I5(or_ln134_175_fu_27442_p3[7]),
        .O(\xor_ln124_363_reg_35880[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[2]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [2]),
        .I1(\xor_ln124_365_reg_35890_reg[7]_0 [2]),
        .I2(\xor_ln124_365_reg_35890_reg[5] [0]),
        .I3(\xor_ln124_365_reg_35890[2]_i_2_n_0 ),
        .I4(q0_reg_i_199_0[2]),
        .I5(q0_reg_i_199_1[2]),
        .O(\reg_2454_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[2]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [2]),
        .I1(or_ln134_165_fu_27278_p3[2]),
        .I2(x_assign_267_reg_35829[2]),
        .I3(\xor_ln124_363_reg_35880_reg[3] [1]),
        .I4(q0_reg_i_121_0[0]),
        .I5(q0_reg_i_121_1[0]),
        .O(\xor_ln124_365_reg_35890[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[5]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [5]),
        .I1(\xor_ln124_365_reg_35890_reg[7]_0 [5]),
        .I2(\xor_ln124_365_reg_35890_reg[5] [3]),
        .I3(\xor_ln124_365_reg_35890[5]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[7]),
        .I5(or_ln134_165_fu_27278_p3[7]),
        .O(\reg_2454_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[5]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I1(or_ln134_165_fu_27278_p3[5]),
        .I2(x_assign_267_reg_35829[5]),
        .I3(or_ln134_175_fu_27442_p3[6]),
        .I4(x_assign_267_reg_35829[4]),
        .I5(x_assign_264_reg_35791[1]),
        .O(\xor_ln124_365_reg_35890[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[6]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [6]),
        .I1(\xor_ln124_365_reg_35890_reg[7]_0 [6]),
        .I2(x_assign_246_reg_35743[4]),
        .I3(\xor_ln124_365_reg_35890[6]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[0]),
        .I5(or_ln134_165_fu_27278_p3[0]),
        .O(\reg_2454_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[6]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I1(or_ln134_165_fu_27278_p3[6]),
        .I2(x_assign_267_reg_35829[6]),
        .I3(or_ln134_175_fu_27442_p3[7]),
        .I4(x_assign_267_reg_35829[5]),
        .I5(x_assign_264_reg_35791[2]),
        .O(\xor_ln124_365_reg_35890[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[7]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [7]),
        .I1(\xor_ln124_365_reg_35890_reg[7]_0 [7]),
        .I2(x_assign_246_reg_35743[5]),
        .I3(\xor_ln124_365_reg_35890[7]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[1]),
        .I5(or_ln134_165_fu_27278_p3[1]),
        .O(\reg_2454_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_35890[7]_i_2 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I1(or_ln134_165_fu_27278_p3[7]),
        .I2(x_assign_267_reg_35829[7]),
        .I3(or_ln134_175_fu_27442_p3[0]),
        .I4(x_assign_267_reg_35829[6]),
        .I5(x_assign_264_reg_35791[3]),
        .O(\xor_ln124_365_reg_35890[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[0]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [0]),
        .I2(or_ln134_14_fu_4142_p3[0]),
        .I3(x_assign_21_reg_32451[4]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [0]),
        .I5(\xor_ln124_36_reg_32582_reg[7]_1 [0]),
        .O(q6_reg_3[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[1]_i_1 
       (.I0(q6_reg_0[0]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [1]),
        .I2(or_ln134_14_fu_4142_p3[1]),
        .I3(x_assign_21_reg_32451[5]),
        .I4(\xor_ln124_36_reg_32582_reg[3]_0 [1]),
        .I5(\xor_ln124_36_reg_32582_reg[7]_1 [1]),
        .O(q6_reg_3[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[2]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [2]),
        .I2(\xor_ln124_36_reg_32582_reg[7]_1 [2]),
        .I3(\xor_ln124_36_reg_32582_reg[2] ),
        .I4(q6_reg_0[1]),
        .I5(\xor_ln124_36_reg_32582_reg[3]_0 [2]),
        .O(q6_reg_3[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[3]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [3]),
        .I2(\xor_ln124_36_reg_32582_reg[7]_1 [3]),
        .I3(\xor_ln124_36_reg_32582_reg[3] ),
        .I4(q6_reg_0[2]),
        .I5(\xor_ln124_36_reg_32582_reg[3]_0 [3]),
        .O(q6_reg_3[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[4]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [4]),
        .I2(\xor_ln124_36_reg_32582_reg[7]_1 [4]),
        .I3(\xor_ln124_36_reg_32582_reg[4] ),
        .I4(q6_reg_0[3]),
        .I5(or_ln134_14_fu_4142_p3[6]),
        .O(q6_reg_3[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[5]_i_1 
       (.I0(q6_reg_0[4]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [5]),
        .I2(or_ln134_14_fu_4142_p3[5]),
        .I3(or_ln134_13_fu_4136_p3[3]),
        .I4(or_ln134_14_fu_4142_p3[7]),
        .I5(\xor_ln124_36_reg_32582_reg[7]_1 [5]),
        .O(q6_reg_3[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[6]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [6]),
        .I2(or_ln134_14_fu_4142_p3[6]),
        .I3(or_ln134_13_fu_4136_p3[4]),
        .I4(or_ln134_14_fu_4142_p3[0]),
        .I5(\xor_ln124_36_reg_32582_reg[7]_1 [6]),
        .O(q6_reg_3[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_36_reg_32582[7]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_36_reg_32582_reg[7]_0 [7]),
        .I2(or_ln134_14_fu_4142_p3[7]),
        .I3(or_ln134_13_fu_4136_p3[5]),
        .I4(or_ln134_14_fu_4142_p3[1]),
        .I5(\xor_ln124_36_reg_32582_reg[7]_1 [7]),
        .O(q6_reg_3[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[5]_i_2 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933_reg[7] [3]),
        .I2(DOBDO[5]),
        .I3(\xor_ln124_378_reg_36246_reg[5] ),
        .I4(DOADO[3]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [4]),
        .O(q2_reg_27));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[0]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [0]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_379_reg_36252_reg[7] [0]),
        .O(q2_reg_23[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_379_reg_36252_reg[7] [1]),
        .O(q2_reg_23[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_347_reg_35921[2]_i_2_n_0 ),
        .I2(\xor_ln124_379_reg_36252_reg[7] [2]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I4(DOADO[1]),
        .I5(\xor_ln124_347_reg_35921[2]_i_3_n_0 ),
        .O(q2_reg_23[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[3]_i_2_n_0 ),
        .I2(\xor_ln124_379_reg_36252_reg[7] [3]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [3]),
        .I4(DOADO[2]),
        .I5(\xor_ln124_347_reg_35921[3]_i_3_n_0 ),
        .O(q2_reg_23[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[4]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln124_347_reg_35921[4]_i_2_n_0 ),
        .I2(\xor_ln124_379_reg_36252_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[3]),
        .I5(\xor_ln124_347_reg_35921[4]_i_3_n_0 ),
        .O(q2_reg_23[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[5]_i_2 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[7]),
        .I3(DOADO[3]),
        .I4(\xor_ln124_379_reg_36252_reg[7] [5]),
        .I5(\xor_ln124_349_reg_35933_reg[1] [5]),
        .O(q2_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[6]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [4]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_379_reg_36252_reg[7] [6]),
        .O(q2_reg_23[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_379_reg_36252[7]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_349_reg_35933_reg[7] [5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_379_reg_36252_reg[7] [7]),
        .O(q2_reg_23[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[0]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [0]),
        .I2(or_ln134_12_fu_4327_p3[0]),
        .I3(x_assign_16_reg_32483[6]),
        .I4(x_assign_16_reg_32483[0]),
        .I5(x_assign_21_reg_32451[0]),
        .O(\reg_2412_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[1]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [1]),
        .I2(or_ln134_12_fu_4327_p3[1]),
        .I3(x_assign_16_reg_32483[7]),
        .I4(x_assign_16_reg_32483[1]),
        .I5(x_assign_21_reg_32451[1]),
        .O(\reg_2412_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[2]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [2]),
        .I2(or_ln134_12_fu_4327_p3[2]),
        .I3(\xor_ln124_37_reg_32631_reg[5]_0 [0]),
        .I4(x_assign_16_reg_32483[2]),
        .I5(x_assign_21_reg_32451[2]),
        .O(\reg_2412_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[3]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [3]),
        .I2(or_ln134_12_fu_4327_p3[3]),
        .I3(\xor_ln124_37_reg_32631_reg[5]_0 [1]),
        .I4(x_assign_16_reg_32483[3]),
        .I5(x_assign_21_reg_32451[3]),
        .O(\reg_2412_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[4]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [4]),
        .I2(or_ln134_12_fu_4327_p3[4]),
        .I3(\xor_ln124_37_reg_32631_reg[5]_0 [2]),
        .I4(x_assign_16_reg_32483[4]),
        .I5(or_ln134_13_fu_4136_p3[4]),
        .O(\reg_2412_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[5]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [5]),
        .I2(or_ln134_12_fu_4327_p3[5]),
        .I3(\xor_ln124_37_reg_32631_reg[5]_0 [3]),
        .I4(x_assign_16_reg_32483[5]),
        .I5(or_ln134_13_fu_4136_p3[5]),
        .O(\reg_2412_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[6]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [6]),
        .I2(or_ln134_12_fu_4327_p3[6]),
        .I3(x_assign_16_reg_32483[4]),
        .I4(x_assign_16_reg_32483[6]),
        .I5(x_assign_21_reg_32451[4]),
        .O(\reg_2412_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_32631[7]_i_1 
       (.I0(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I1(\xor_ln124_37_reg_32631_reg[7]_0 [7]),
        .I2(or_ln134_12_fu_4327_p3[7]),
        .I3(x_assign_16_reg_32483[5]),
        .I4(x_assign_16_reg_32483[7]),
        .I5(x_assign_21_reg_32451[5]),
        .O(\reg_2412_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36264[0]_i_1 
       (.I0(\xor_ln124_381_reg_36264_reg[7] [0]),
        .I1(DOBDO[6]),
        .I2(DOBDO[7]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [6]),
        .I4(DOADO[7]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [0]),
        .O(\xor_ln124_357_reg_35702_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36264[1]_i_1 
       (.I0(\xor_ln124_381_reg_36264_reg[7] [1]),
        .I1(DOBDO[7]),
        .I2(DOBDO[0]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [7]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [1]),
        .O(\xor_ln124_357_reg_35702_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_381_reg_36264[2]_i_1 
       (.I0(\xor_ln124_349_reg_35933[2]_i_2_n_0 ),
        .I1(\xor_ln124_381_reg_36264_reg[7] [2]),
        .I2(DOADO[7]),
        .O(\xor_ln124_357_reg_35702_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_381_reg_36264[3]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[3]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [1]),
        .I3(\xor_ln124_381_reg_36264_reg[7] [3]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [3]),
        .O(\xor_ln124_357_reg_35702_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_381_reg_36264[4]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_349_reg_35933[4]_i_2_n_0 ),
        .I2(\xor_ln124_349_reg_35933_reg[1] [2]),
        .I3(\xor_ln124_381_reg_36264_reg[7] [4]),
        .I4(\xor_ln124_349_reg_35933_reg[7] [4]),
        .O(\xor_ln124_357_reg_35702_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36264[6]_i_1 
       (.I0(\xor_ln124_381_reg_36264_reg[7] [5]),
        .I1(DOBDO[4]),
        .I2(DOBDO[5]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [4]),
        .I4(DOADO[5]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [6]),
        .O(\xor_ln124_357_reg_35702_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_381_reg_36264[7]_i_1 
       (.I0(\xor_ln124_381_reg_36264_reg[7] [6]),
        .I1(DOBDO[5]),
        .I2(DOBDO[6]),
        .I3(\xor_ln124_349_reg_35933_reg[1] [5]),
        .I4(DOADO[6]),
        .I5(\xor_ln124_349_reg_35933_reg[7] [7]),
        .O(\xor_ln124_357_reg_35702_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[0]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [0]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I2(or_ln134_187_fu_28586_p3[0]),
        .I3(x_assign_283_reg_35961[4]),
        .I4(x_assign_283_reg_35961[0]),
        .I5(x_assign_282_reg_35955[0]),
        .O(\xor_ln124_346_reg_35915_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[1]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [1]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I2(x_assign_280_reg_35939[4]),
        .I3(x_assign_283_reg_35961[5]),
        .I4(x_assign_283_reg_35961[1]),
        .I5(x_assign_282_reg_35955[1]),
        .O(\xor_ln124_346_reg_35915_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[2]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [2]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I2(or_ln134_187_fu_28586_p3[1]),
        .I3(or_ln134_188_fu_28592_p3[0]),
        .I4(x_assign_283_reg_35961[2]),
        .I5(x_assign_282_reg_35955[2]),
        .O(\xor_ln124_346_reg_35915_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[3]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [3]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I2(or_ln134_187_fu_28586_p3[2]),
        .I3(or_ln134_188_fu_28592_p3[1]),
        .I4(x_assign_283_reg_35961[3]),
        .I5(x_assign_282_reg_35955[3]),
        .O(\xor_ln124_346_reg_35915_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[4]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [4]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I2(or_ln134_187_fu_28586_p3[3]),
        .I3(or_ln134_188_fu_28592_p3[2]),
        .I4(or_ln134_188_fu_28592_p3[4]),
        .I5(x_assign_282_reg_35955[4]),
        .O(\xor_ln124_346_reg_35915_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[5]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [5]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I2(or_ln134_187_fu_28586_p3[4]),
        .I3(or_ln134_188_fu_28592_p3[3]),
        .I4(or_ln134_188_fu_28592_p3[5]),
        .I5(or_ln134_190_fu_28604_p3),
        .O(\xor_ln124_346_reg_35915_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[6]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [6]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I2(or_ln134_187_fu_28586_p3[5]),
        .I3(or_ln134_188_fu_28592_p3[4]),
        .I4(x_assign_283_reg_35961[4]),
        .I5(x_assign_282_reg_35955[5]),
        .O(\xor_ln124_346_reg_35915_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_386_reg_36023[7]_i_1 
       (.I0(\xor_ln124_386_reg_36023_reg[7] [7]),
        .I1(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I2(or_ln134_187_fu_28586_p3[6]),
        .I3(or_ln134_188_fu_28592_p3[5]),
        .I4(x_assign_283_reg_35961[5]),
        .I5(x_assign_282_reg_35955[6]),
        .O(\xor_ln124_346_reg_35915_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[0]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [0]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [0]),
        .I2(or_ln134_187_fu_28586_p3[0]),
        .I3(x_assign_283_reg_35961[4]),
        .I4(x_assign_285_reg_35977[0]),
        .I5(x_assign_280_reg_35939[0]),
        .O(\reg_2499_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[1]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [1]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [1]),
        .I2(x_assign_280_reg_35939[4]),
        .I3(x_assign_283_reg_35961[5]),
        .I4(x_assign_285_reg_35977[1]),
        .I5(x_assign_280_reg_35939[1]),
        .O(\reg_2499_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[2]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [2]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [2]),
        .I2(or_ln134_187_fu_28586_p3[1]),
        .I3(or_ln134_188_fu_28592_p3[0]),
        .I4(x_assign_285_reg_35977[2]),
        .I5(x_assign_280_reg_35939[2]),
        .O(\reg_2499_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[3]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [3]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [3]),
        .I2(or_ln134_187_fu_28586_p3[2]),
        .I3(or_ln134_188_fu_28592_p3[1]),
        .I4(x_assign_285_reg_35977[3]),
        .I5(x_assign_280_reg_35939[3]),
        .O(\reg_2499_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[4]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [4]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [4]),
        .I2(or_ln134_187_fu_28586_p3[3]),
        .I3(or_ln134_188_fu_28592_p3[2]),
        .I4(x_assign_285_reg_35977[4]),
        .I5(or_ln134_187_fu_28586_p3[5]),
        .O(\reg_2499_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[5]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [5]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [5]),
        .I2(or_ln134_187_fu_28586_p3[4]),
        .I3(or_ln134_188_fu_28592_p3[3]),
        .I4(or_ln134_189_fu_28598_p3),
        .I5(or_ln134_187_fu_28586_p3[6]),
        .O(\reg_2499_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[6]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [6]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [6]),
        .I2(or_ln134_187_fu_28586_p3[5]),
        .I3(or_ln134_188_fu_28592_p3[4]),
        .I4(x_assign_285_reg_35977[5]),
        .I5(or_ln134_187_fu_28586_p3[0]),
        .O(\reg_2499_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_388_reg_36033[7]_i_1 
       (.I0(\xor_ln124_388_reg_36033_reg[7] [7]),
        .I1(\xor_ln124_388_reg_36033_reg[7]_0 [7]),
        .I2(or_ln134_187_fu_28586_p3[6]),
        .I3(or_ln134_188_fu_28592_p3[5]),
        .I4(x_assign_285_reg_35977[6]),
        .I5(x_assign_280_reg_35939[4]),
        .O(\reg_2499_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[0]_i_1 
       (.I0(q6_reg_0[0]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [0]),
        .I2(x_assign_21_reg_32451[4]),
        .I3(or_ln134_14_fu_4142_p3[0]),
        .I4(x_assign_16_reg_32483[0]),
        .I5(x_assign_21_reg_32451[0]),
        .O(q6_reg_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[1]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [1]),
        .I2(x_assign_21_reg_32451[5]),
        .I3(or_ln134_14_fu_4142_p3[1]),
        .I4(x_assign_16_reg_32483[1]),
        .I5(x_assign_21_reg_32451[1]),
        .O(q6_reg_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[2]_i_1 
       (.I0(q6_reg_0[2]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [2]),
        .I2(or_ln134_13_fu_4136_p3[0]),
        .I3(or_ln134_14_fu_4142_p3[2]),
        .I4(x_assign_16_reg_32483[2]),
        .I5(x_assign_21_reg_32451[2]),
        .O(q6_reg_4[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[3]_i_1 
       (.I0(q6_reg_0[3]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [3]),
        .I2(or_ln134_13_fu_4136_p3[1]),
        .I3(or_ln134_14_fu_4142_p3[3]),
        .I4(x_assign_16_reg_32483[3]),
        .I5(x_assign_21_reg_32451[3]),
        .O(q6_reg_4[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[4]_i_1 
       (.I0(q6_reg_0[4]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [4]),
        .I2(or_ln134_13_fu_4136_p3[2]),
        .I3(or_ln134_14_fu_4142_p3[4]),
        .I4(x_assign_16_reg_32483[4]),
        .I5(or_ln134_13_fu_4136_p3[4]),
        .O(q6_reg_4[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[5]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [5]),
        .I2(or_ln134_13_fu_4136_p3[3]),
        .I3(or_ln134_14_fu_4142_p3[5]),
        .I4(x_assign_16_reg_32483[5]),
        .I5(or_ln134_13_fu_4136_p3[5]),
        .O(q6_reg_4[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[6]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [6]),
        .I2(or_ln134_13_fu_4136_p3[4]),
        .I3(or_ln134_14_fu_4142_p3[6]),
        .I4(x_assign_16_reg_32483[6]),
        .I5(x_assign_21_reg_32451[4]),
        .O(q6_reg_4[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_38_reg_32588[7]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_38_reg_32588_reg[7]_0 [7]),
        .I2(or_ln134_13_fu_4136_p3[5]),
        .I3(or_ln134_14_fu_4142_p3[7]),
        .I4(x_assign_16_reg_32483[7]),
        .I5(x_assign_21_reg_32451[5]),
        .O(q6_reg_4[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[1]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [1]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [1]),
        .I2(x_assign_271_reg_36085[1]),
        .I3(\xor_ln124_395_reg_36211[1]_i_2_n_0 ),
        .I4(x_assign_273_reg_36101[5]),
        .I5(x_assign_270_reg_36079[7]),
        .O(\xor_ln124_331_reg_35544_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[1]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [1]),
        .I1(x_assign_270_reg_36079[1]),
        .I2(x_assign_291_reg_36165[0]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [0]),
        .I4(or_ln134_192_fu_29720_p3[0]),
        .I5(or_ln134_191_fu_29714_p3[1]),
        .O(\xor_ln124_395_reg_36211[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[2]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [2]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I2(x_assign_271_reg_36085[2]),
        .I3(\xor_ln124_395_reg_36211[2]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[0]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [0]),
        .O(\xor_ln124_331_reg_35544_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[2]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [2]),
        .I1(x_assign_270_reg_36079[2]),
        .I2(x_assign_291_reg_36165[1]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [1]),
        .I4(or_ln134_192_fu_29720_p3[1]),
        .I5(or_ln134_191_fu_29714_p3[2]),
        .O(\xor_ln124_395_reg_36211[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[3]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [3]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [3]),
        .I2(x_assign_271_reg_36085[3]),
        .I3(\xor_ln124_395_reg_36211[3]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[1]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [1]),
        .O(\xor_ln124_331_reg_35544_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[3]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [3]),
        .I1(x_assign_270_reg_36079[3]),
        .I2(x_assign_291_reg_36165[2]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [2]),
        .I4(or_ln134_192_fu_29720_p3[2]),
        .I5(or_ln134_191_fu_29714_p3[3]),
        .O(\xor_ln124_395_reg_36211[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[4]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [4]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I2(or_ln134_180_fu_29544_p3[4]),
        .I3(\xor_ln124_395_reg_36211[4]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[2]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [2]),
        .O(\xor_ln124_331_reg_35544_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[4]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [4]),
        .I1(x_assign_270_reg_36079[4]),
        .I2(or_ln134_193_fu_29726_p3[4]),
        .I3(or_ln134_191_fu_29714_p3[5]),
        .I4(or_ln134_192_fu_29720_p3[3]),
        .I5(or_ln134_191_fu_29714_p3[4]),
        .O(\xor_ln124_395_reg_36211[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[5]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [5]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [5]),
        .I2(or_ln134_180_fu_29544_p3[5]),
        .I3(\xor_ln124_395_reg_36211[5]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[3]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [3]),
        .O(\xor_ln124_331_reg_35544_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[5]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [5]),
        .I1(x_assign_270_reg_36079[5]),
        .I2(or_ln134_193_fu_29726_p3[5]),
        .I3(or_ln134_191_fu_29714_p3[6]),
        .I4(or_ln134_192_fu_29720_p3[4]),
        .I5(or_ln134_191_fu_29714_p3[5]),
        .O(\xor_ln124_395_reg_36211[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[7]_i_1 
       (.I0(\xor_ln124_395_reg_36211_reg[7] [7]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I2(x_assign_271_reg_36085[5]),
        .I3(\xor_ln124_395_reg_36211[7]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[5]),
        .I5(x_assign_270_reg_36079[5]),
        .O(\xor_ln124_331_reg_35544_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_395_reg_36211[7]_i_2 
       (.I0(\xor_ln124_354_reg_35687_reg[7] [7]),
        .I1(x_assign_270_reg_36079[7]),
        .I2(x_assign_291_reg_36165[3]),
        .I3(or_ln134_191_fu_29714_p3[0]),
        .I4(or_ln134_192_fu_29720_p3[6]),
        .I5(or_ln134_191_fu_29714_p3[7]),
        .O(\xor_ln124_395_reg_36211[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[0]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [0]),
        .I1(q0_reg_i_190_0[0]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [0]),
        .I3(\xor_ln124_397_reg_36221[0]_i_2_n_0 ),
        .I4(x_assign_273_reg_36101[4]),
        .I5(x_assign_270_reg_36079[6]),
        .O(\reg_2454_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[0]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I1(x_assign_273_reg_36101[0]),
        .I2(or_ln134_193_fu_29726_p3[0]),
        .I3(or_ln134_191_fu_29714_p3[1]),
        .I4(x_assign_288_reg_36127[4]),
        .I5(x_assign_291_reg_36165[3]),
        .O(\xor_ln124_397_reg_36221[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[1]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [1]),
        .I1(q0_reg_i_190_0[1]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [1]),
        .I3(\xor_ln124_397_reg_36221[1]_i_2_n_0 ),
        .I4(x_assign_273_reg_36101[5]),
        .I5(x_assign_270_reg_36079[7]),
        .O(\reg_2454_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[1]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I1(x_assign_273_reg_36101[1]),
        .I2(x_assign_291_reg_36165[0]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [0]),
        .I4(x_assign_288_reg_36127[0]),
        .I5(or_ln134_193_fu_29726_p3[0]),
        .O(\xor_ln124_397_reg_36221[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[2]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [2]),
        .I1(q0_reg_i_190_0[2]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [2]),
        .I3(\xor_ln124_397_reg_36221[2]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[0]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [0]),
        .O(\reg_2454_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[2]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I1(x_assign_273_reg_36101[2]),
        .I2(x_assign_291_reg_36165[1]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [1]),
        .I4(q0_reg_i_120_0[0]),
        .I5(or_ln134_193_fu_29726_p3[1]),
        .O(\xor_ln124_397_reg_36221[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[3]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [3]),
        .I1(q0_reg_i_190_0[3]),
        .I2(\xor_ln124_397_reg_36221_reg[3] [3]),
        .I3(\xor_ln124_397_reg_36221[3]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[1]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [1]),
        .O(\reg_2454_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[3]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I1(x_assign_273_reg_36101[3]),
        .I2(x_assign_291_reg_36165[2]),
        .I3(\xor_ln124_395_reg_36211_reg[3] [2]),
        .I4(q0_reg_i_120_0[1]),
        .I5(or_ln134_193_fu_29726_p3[2]),
        .O(\xor_ln124_397_reg_36221[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[5]_i_1 
       (.I0(\xor_ln124_365_reg_35890_reg[7] [5]),
        .I1(q0_reg_i_190_0[5]),
        .I2(or_ln134_179_fu_29538_p3[7]),
        .I3(\xor_ln124_397_reg_36221[5]_i_2_n_0 ),
        .I4(or_ln134_181_fu_29550_p3[3]),
        .I5(\xor_ln124_395_reg_36211_reg[5] [3]),
        .O(\reg_2454_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_397_reg_36221[5]_i_2 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I1(or_ln134_181_fu_29550_p3[5]),
        .I2(or_ln134_193_fu_29726_p3[5]),
        .I3(or_ln134_191_fu_29714_p3[6]),
        .I4(x_assign_288_reg_36127[1]),
        .I5(or_ln134_193_fu_29726_p3[4]),
        .O(\xor_ln124_397_reg_36221[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[0]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [0]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [0]),
        .I2(\xor_ln124_404_reg_36437_reg[3] [0]),
        .I3(x_assign_297_reg_36406[0]),
        .I4(x_assign_295_reg_36390[4]),
        .I5(or_ln134_195_fu_31483_p3[0]),
        .O(\reg_2486_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[1]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [1]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [1]),
        .I2(\xor_ln124_404_reg_36437_reg[3] [1]),
        .I3(x_assign_297_reg_36406[1]),
        .I4(x_assign_295_reg_36390[5]),
        .I5(or_ln134_195_fu_31483_p3[1]),
        .O(\reg_2486_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[2]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [2]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [2]),
        .I2(\xor_ln124_404_reg_36437_reg[3] [2]),
        .I3(x_assign_297_reg_36406[2]),
        .I4(or_ln134_196_fu_31489_p3[0]),
        .I5(or_ln134_195_fu_31483_p3[2]),
        .O(\reg_2486_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[3]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [3]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [3]),
        .I2(\xor_ln124_404_reg_36437_reg[3] [3]),
        .I3(x_assign_297_reg_36406[3]),
        .I4(or_ln134_196_fu_31489_p3[1]),
        .I5(or_ln134_195_fu_31483_p3[3]),
        .O(\reg_2486_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[4]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [4]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [4]),
        .I2(or_ln134_195_fu_31483_p3[6]),
        .I3(or_ln134_197_fu_31495_p3[0]),
        .I4(or_ln134_196_fu_31489_p3[2]),
        .I5(or_ln134_195_fu_31483_p3[4]),
        .O(\reg_2486_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[5]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [5]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [5]),
        .I2(or_ln134_195_fu_31483_p3[7]),
        .I3(or_ln134_197_fu_31495_p3[1]),
        .I4(or_ln134_196_fu_31489_p3[3]),
        .I5(or_ln134_195_fu_31483_p3[5]),
        .O(\reg_2486_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[6]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [6]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [6]),
        .I2(or_ln134_195_fu_31483_p3[0]),
        .I3(x_assign_297_reg_36406[4]),
        .I4(or_ln134_196_fu_31489_p3[4]),
        .I5(or_ln134_195_fu_31483_p3[6]),
        .O(\reg_2486_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_404_reg_36437[7]_i_1 
       (.I0(\xor_ln124_404_reg_36437_reg[7] [7]),
        .I1(\xor_ln124_404_reg_36437_reg[7]_0 [7]),
        .I2(or_ln134_195_fu_31483_p3[1]),
        .I3(x_assign_297_reg_36406[5]),
        .I4(or_ln134_196_fu_31489_p3[5]),
        .I5(or_ln134_195_fu_31483_p3[7]),
        .O(\reg_2486_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[3]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I4(q0_reg_0[1]),
        .I5(\xor_ln124_422_reg_36467_reg[3] ),
        .O(q0_reg_47));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[0]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I1(\xor_ln124_423_reg_36472_reg[7] [0]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I3(q0_reg_0[6]),
        .I4(q0_reg_0[7]),
        .I5(q0_reg_1[7]),
        .O(q0_reg_20[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_423_reg_36472[1]_i_1 
       (.I0(\xor_ln124_423_reg_36472_reg[7] [1]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_1[0]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [1]),
        .O(q0_reg_20[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_423_reg_36472[2]_i_1 
       (.I0(\xor_ln124_423_reg_36472[2]_i_2_n_0 ),
        .I1(\xor_ln124_423_reg_36472_reg[7] [2]),
        .I2(q0_reg_0[7]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [0]),
        .O(q0_reg_20[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[2]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[0]),
        .I4(q0_reg_1[1]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [2]),
        .O(\xor_ln124_423_reg_36472[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[3]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[1]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [3]),
        .O(q0_reg_46));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[5]_i_2 
       (.I0(q0_reg_0[4]),
        .I1(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_1[4]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [5]),
        .O(q0_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[6]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I1(\xor_ln124_423_reg_36472_reg[7] [3]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I3(q0_reg_0[4]),
        .I4(q0_reg_0[5]),
        .I5(q0_reg_1[5]),
        .O(q0_reg_20[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[7]_i_1 
       (.I0(\xor_ln124_424_reg_36477_reg[2] [5]),
        .I1(\xor_ln124_423_reg_36472_reg[7] [4]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I3(q0_reg_0[5]),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_1[6]),
        .O(q0_reg_20[4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_424_reg_36477[2]_i_1 
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_424_reg_36477_reg[2]_0 ),
        .I3(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I4(q0_reg_0[2]),
        .O(q0_reg_25[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_424_reg_36477[3]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[1]),
        .I2(q0_reg_1[6]),
        .I3(\xor_ln124_424_reg_36477_reg[3] ),
        .I4(q0_reg_0[3]),
        .O(q0_reg_25[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_424_reg_36477[5]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[3]),
        .I2(\xor_ln124_424_reg_36477_reg[5] ),
        .O(q0_reg_25[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[0]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .I2(\xor_ln124_425_reg_36482_reg[7] [0]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [0]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [6]),
        .O(q0_reg_32[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[1]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[0]),
        .I2(\xor_ln124_425_reg_36482_reg[7] [1]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [1]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [7]),
        .O(q0_reg_32[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_425_reg_36482[2]_i_1 
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_425_reg_36482[2]_i_2_n_0 ),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [2]),
        .O(q0_reg_32[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[2]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_222_reg_34629_reg[1] [0]),
        .I2(q0_reg_1[1]),
        .I3(\xor_ln124_425_reg_36482_reg[7] [2]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_1[7]),
        .O(\xor_ln124_425_reg_36482[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_425_reg_36482[3]_i_1 
       (.I0(q0_reg_30[0]),
        .I1(q0_reg_1[6]),
        .I2(q0_reg_0[7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [1]),
        .I4(\xor_ln124_424_reg_36477_reg[2] [3]),
        .I5(\xor_ln124_425_reg_36482[3]_i_2_n_0 ),
        .O(q0_reg_32[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[3]_i_2 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_0[2]),
        .I2(\xor_ln124_222_reg_34629_reg[1] [7]),
        .I3(\xor_ln124_222_reg_34629_reg[1] [6]),
        .I4(q0_reg_1[2]),
        .I5(\xor_ln124_425_reg_36482_reg[7] [3]),
        .O(\xor_ln124_425_reg_36482[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[4]_i_2 
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[2] [4]),
        .I3(q0_reg_1[2]),
        .I4(q0_reg_1[3]),
        .I5(\xor_ln124_425_reg_36482_reg[7] [4]),
        .O(q0_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_425_reg_36482[5]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[3]),
        .I2(\xor_ln124_425_reg_36482_reg[5] ),
        .O(q0_reg_32[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[6]_i_1 
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_1[5]),
        .I2(\xor_ln124_425_reg_36482_reg[7] [5]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [6]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [4]),
        .O(q0_reg_32[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[7]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[6]),
        .I2(\xor_ln124_425_reg_36482_reg[7] [6]),
        .I3(\xor_ln124_424_reg_36477_reg[2] [7]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_222_reg_34629_reg[1] [5]),
        .O(q0_reg_32[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32403[0]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_42_reg_32403_reg[3] [0]),
        .O(q6_reg_6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32403[1]_i_1 
       (.I0(q6_reg_0[0]),
        .I1(\xor_ln124_42_reg_32403_reg[3] [1]),
        .O(q6_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32403[2]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_42_reg_32403_reg[3] [2]),
        .O(q6_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32403[3]_i_1 
       (.I0(q6_reg_0[2]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_42_reg_32403_reg[3] [3]),
        .O(q6_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_32403[4]_i_1 
       (.I0(q6_reg_0[3]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_42_reg_32403_reg[5] [2]),
        .O(q6_reg_6[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32403[5]_i_1 
       (.I0(q6_reg_0[4]),
        .I1(\xor_ln124_42_reg_32403_reg[5] [3]),
        .O(q6_reg_6[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32403[6]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(\xor_ln124_42_reg_32403_reg[5] [0]),
        .O(q6_reg_6[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_32403[7]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_42_reg_32403_reg[5] [1]),
        .O(q6_reg_6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[3]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I4(q5_reg_0[1]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [2]),
        .O(q5_reg_22));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[4]_i_2 
       (.I0(q5_reg_0[7]),
        .I1(q5_reg_0[6]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I4(q5_reg_0[2]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [3]),
        .O(q5_reg_21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[5]_i_2 
       (.I0(\xor_ln124_43_reg_32678_reg[5] ),
        .I1(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I2(q5_reg_0[3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I4(q6_reg_0[5]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_19_reg_32514_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[0]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [0]),
        .I2(q5_reg_0[7]),
        .I3(q5_reg_0[6]),
        .I4(q6_reg_0[7]),
        .I5(\xor_ln124_44_reg_32684_reg[7]_0 [0]),
        .O(q2_reg_21[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[1]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [1]),
        .I2(q5_reg_0[0]),
        .I3(q5_reg_0[7]),
        .I4(q6_reg_0[0]),
        .I5(\xor_ln124_44_reg_32684_reg[7]_0 [1]),
        .O(q2_reg_21[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32684[2]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_44_reg_32684[2]_i_2_n_0 ),
        .I2(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(\xor_ln124_44_reg_32684_reg[7]_0 [2]),
        .O(q2_reg_21[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[2]_i_2 
       (.I0(q5_reg_0[0]),
        .I1(q5_reg_0[6]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[1]),
        .O(\xor_ln124_44_reg_32684[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32684[3]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_44_reg_32684[3]_i_2_n_0 ),
        .I2(\xor_ln124_44_reg_32684_reg[7]_0 [3]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q6_reg_0[2]),
        .O(q2_reg_21[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[3]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_0[1]),
        .I5(q5_reg_0[2]),
        .O(\xor_ln124_44_reg_32684[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_32684[4]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(\xor_ln124_44_reg_32684[4]_i_2_n_0 ),
        .I2(\xor_ln124_44_reg_32684_reg[7]_0 [4]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q6_reg_0[3]),
        .O(q2_reg_21[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[4]_i_2 
       (.I0(q5_reg_0[6]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I2(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_0[2]),
        .I5(q5_reg_0[3]),
        .O(\xor_ln124_44_reg_32684[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[5]_i_2 
       (.I0(\xor_ln124_44_reg_32684_reg[7]_0 [5]),
        .I1(q6_reg_0[4]),
        .I2(q5_reg_0[3]),
        .I3(q5_reg_0[4]),
        .I4(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_20_reg_32556_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[6]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I2(q5_reg_0[5]),
        .I3(q5_reg_0[4]),
        .I4(q6_reg_0[5]),
        .I5(\xor_ln124_44_reg_32684_reg[7]_0 [6]),
        .O(q2_reg_21[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_32684[7]_i_1 
       (.I0(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I2(q5_reg_0[6]),
        .I3(q5_reg_0[5]),
        .I4(q6_reg_0[6]),
        .I5(\xor_ln124_44_reg_32684_reg[7]_0 [7]),
        .O(q2_reg_21[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[2]_i_2 
       (.I0(q6_reg_0[0]),
        .I1(q6_reg_0[6]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I4(q5_reg_50[2]),
        .I5(q5_reg_0[2]),
        .O(q6_reg_13));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[3]_i_2 
       (.I0(q6_reg_0[1]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I4(q5_reg_50[3]),
        .I5(q5_reg_0[3]),
        .O(q6_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[4]_i_2 
       (.I0(q6_reg_0[2]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I4(q5_reg_50[4]),
        .I5(q5_reg_0[4]),
        .O(q6_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[5]_i_2 
       (.I0(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I2(q5_reg_50[5]),
        .I3(q5_reg_0[5]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[3]),
        .O(q6_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[0]_i_1 
       (.I0(x_assign_9_reg_32295[0]),
        .I1(Q[0]),
        .I2(\xor_ln124_46_reg_32696_reg[7] [0]),
        .I3(\xor_ln124_46_reg_32696[0]_i_2_n_0 ),
        .I4(\xor_ln124_46_reg_32696_reg[7]_0 [0]),
        .I5(x_assign_3_reg_32326[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[0]_i_2 
       (.I0(q6_reg_0[7]),
        .I1(ct_q0[0]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I3(q6_reg_0[6]),
        .I4(q5_reg_0[7]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [0]),
        .O(\xor_ln124_46_reg_32696[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[1]_i_1 
       (.I0(x_assign_9_reg_32295[1]),
        .I1(Q[1]),
        .I2(\xor_ln124_46_reg_32696_reg[7] [1]),
        .I3(\xor_ln124_46_reg_32696[1]_i_2_n_0 ),
        .I4(\xor_ln124_46_reg_32696_reg[7]_0 [1]),
        .I5(x_assign_3_reg_32326[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[1]_i_2 
       (.I0(q6_reg_0[0]),
        .I1(ct_q0[1]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I3(q6_reg_0[7]),
        .I4(q5_reg_0[0]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [1]),
        .O(\xor_ln124_46_reg_32696[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32696[2]_i_1 
       (.I0(\xor_ln124_46_reg_32696[2]_i_2_n_0 ),
        .I1(\xor_ln124_46_reg_32696_reg[2] ),
        .I2(\xor_ln124_236_reg_34593_reg[5] [2]),
        .I3(\xor_ln124_46_reg_32696_reg[7]_0 [2]),
        .I4(q5_reg_0[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[2]_i_2 
       (.I0(q6_reg_0[7]),
        .I1(ct_q0[2]),
        .I2(x_assign_9_reg_32295[2]),
        .I3(Q[2]),
        .I4(q6_reg_0[1]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_46_reg_32696[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[3]_i_2 
       (.I0(q6_reg_0[2]),
        .I1(ct_q0[3]),
        .I2(x_assign_9_reg_32295[3]),
        .I3(Q[3]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[2]),
        .O(q6_reg_1));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[4]_i_2 
       (.I0(q6_reg_0[3]),
        .I1(ct_q0[4]),
        .I2(x_assign_9_reg_32295[4]),
        .I3(Q[4]),
        .I4(q5_reg_0[7]),
        .I5(q5_reg_0[3]),
        .O(q6_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[6]_i_1 
       (.I0(x_assign_9_reg_32295[5]),
        .I1(Q[5]),
        .I2(\xor_ln124_46_reg_32696_reg[7] [2]),
        .I3(\xor_ln124_46_reg_32696[6]_i_2_n_0 ),
        .I4(\xor_ln124_46_reg_32696_reg[7]_0 [6]),
        .I5(x_assign_3_reg_32326[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[6]_i_2 
       (.I0(q6_reg_0[5]),
        .I1(ct_q0[5]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I3(q6_reg_0[4]),
        .I4(q5_reg_0[5]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [6]),
        .O(\xor_ln124_46_reg_32696[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[7]_i_1 
       (.I0(x_assign_9_reg_32295[6]),
        .I1(Q[6]),
        .I2(\xor_ln124_46_reg_32696_reg[7] [3]),
        .I3(\xor_ln124_46_reg_32696[7]_i_2_n_0 ),
        .I4(\xor_ln124_46_reg_32696_reg[7]_0 [7]),
        .I5(x_assign_3_reg_32326[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[7]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(ct_q0[6]),
        .I2(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I3(q6_reg_0[5]),
        .I4(q5_reg_0[6]),
        .I5(\xor_ln124_236_reg_34593_reg[5] [7]),
        .O(\xor_ln124_46_reg_32696[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_59_reg_33047[3]_i_1 
       (.I0(\xor_ln124_123_reg_33719[3]_i_2_n_0 ),
        .I1(\xor_ln124_59_reg_33047_reg[4] [0]),
        .I2(q5_reg_1[1]),
        .O(\xor_ln124_35_reg_32626_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_59_reg_33047[4]_i_1 
       (.I0(\xor_ln124_123_reg_33719[4]_i_2_n_0 ),
        .I1(\xor_ln124_59_reg_33047_reg[4] [1]),
        .I2(q5_reg_1[2]),
        .O(\xor_ln124_35_reg_32626_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_33053[0]_i_1 
       (.I0(\xor_ln124_60_reg_33053_reg[7] [0]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [0]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_1[7]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_36_reg_32582_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_33053[1]_i_1 
       (.I0(\xor_ln124_60_reg_33053_reg[7] [1]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [1]),
        .I2(q5_reg_1[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_1[0]),
        .I5(q5_reg_0[0]),
        .O(\xor_ln124_36_reg_32582_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_60_reg_33053[2]_i_1 
       (.I0(\xor_ln124_92_reg_33389[2]_i_2_n_0 ),
        .I1(\xor_ln124_60_reg_33053_reg[7] [2]),
        .I2(q5_reg_0[1]),
        .O(\xor_ln124_36_reg_32582_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_60_reg_33053[3]_i_1 
       (.I0(\xor_ln124_92_reg_33389[3]_i_2_n_0 ),
        .I1(\xor_ln124_60_reg_33053_reg[7] [3]),
        .I2(q5_reg_0[7]),
        .O(\xor_ln124_36_reg_32582_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_60_reg_33053[4]_i_1 
       (.I0(\xor_ln124_92_reg_33389[4]_i_2_n_0 ),
        .I1(\xor_ln124_60_reg_33053_reg[7] [4]),
        .I2(q5_reg_0[7]),
        .O(\xor_ln124_36_reg_32582_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_33053[6]_i_1 
       (.I0(\xor_ln124_60_reg_33053_reg[7] [5]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I2(q5_reg_1[4]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I4(q5_reg_1[5]),
        .I5(q5_reg_0[5]),
        .O(\xor_ln124_36_reg_32582_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_33053[7]_i_1 
       (.I0(\xor_ln124_60_reg_33053_reg[7] [6]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I2(q5_reg_1[5]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_0[6]),
        .O(\xor_ln124_36_reg_32582_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_33059[5]_i_1 
       (.I0(\xor_ln124_61_reg_33059_reg[5] ),
        .I1(q5_reg_1[5]),
        .I2(\xor_ln124_268_reg_34875_reg[5] ),
        .O(\xor_ln124_37_reg_32631_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_33065[0]_i_1 
       (.I0(\xor_ln124_62_reg_33065_reg[7] [0]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_38_reg_32588_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_33065[1]_i_1 
       (.I0(\xor_ln124_62_reg_33065_reg[7] [1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_38_reg_32588_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_33065[6]_i_1 
       (.I0(\xor_ln124_62_reg_33065_reg[7] [2]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I5(q5_reg_1[5]),
        .O(\xor_ln124_38_reg_32588_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_33065[7]_i_1 
       (.I0(\xor_ln124_62_reg_33065_reg[7] [3]),
        .I1(q5_reg_0[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I5(q5_reg_1[6]),
        .O(\xor_ln124_38_reg_32588_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[0]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [0]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [0]),
        .I2(x_assign_43_reg_32789[0]),
        .I3(\xor_ln124_67_reg_32851_reg[3] [0]),
        .I4(x_assign_43_reg_32789[6]),
        .I5(x_assign_40_reg_32767[6]),
        .O(\reg_2400_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[1]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [1]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [1]),
        .I2(x_assign_43_reg_32789[1]),
        .I3(\xor_ln124_67_reg_32851_reg[3] [1]),
        .I4(x_assign_43_reg_32789[7]),
        .I5(x_assign_40_reg_32767[7]),
        .O(\reg_2400_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[2]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [2]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [2]),
        .I2(x_assign_43_reg_32789[2]),
        .I3(\xor_ln124_67_reg_32851_reg[3] [2]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [0]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [0]),
        .O(\reg_2400_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[3]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [3]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [3]),
        .I2(x_assign_43_reg_32789[3]),
        .I3(\xor_ln124_67_reg_32851_reg[3] [3]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [1]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [1]),
        .O(\reg_2400_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[4]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [4]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [4]),
        .I2(x_assign_43_reg_32789[4]),
        .I3(or_ln134_30_fu_5862_p3[2]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [2]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [2]),
        .O(\reg_2400_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[5]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [5]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [5]),
        .I2(x_assign_43_reg_32789[5]),
        .I3(or_ln134_30_fu_5862_p3[3]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [3]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [3]),
        .O(\reg_2400_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[6]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [6]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [6]),
        .I2(x_assign_43_reg_32789[6]),
        .I3(or_ln134_30_fu_5862_p3[0]),
        .I4(x_assign_43_reg_32789[4]),
        .I5(x_assign_40_reg_32767[4]),
        .O(\reg_2400_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_67_reg_32851[7]_i_1 
       (.I0(\xor_ln124_35_reg_32626_reg[7] [7]),
        .I1(\xor_ln124_67_reg_32851_reg[7] [7]),
        .I2(x_assign_43_reg_32789[7]),
        .I3(or_ln134_30_fu_5862_p3[1]),
        .I4(x_assign_43_reg_32789[5]),
        .I5(x_assign_40_reg_32767[5]),
        .O(\reg_2400_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[0]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [0]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [0]),
        .I2(x_assign_45_reg_32805[0]),
        .I3(x_assign_40_reg_32767[0]),
        .I4(x_assign_43_reg_32789[6]),
        .I5(x_assign_40_reg_32767[6]),
        .O(\xor_ln124_29_reg_32755_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[1]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [1]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [1]),
        .I2(x_assign_45_reg_32805[1]),
        .I3(x_assign_40_reg_32767[1]),
        .I4(x_assign_43_reg_32789[7]),
        .I5(x_assign_40_reg_32767[7]),
        .O(\xor_ln124_29_reg_32755_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[2]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [2]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [2]),
        .I2(x_assign_45_reg_32805[2]),
        .I3(x_assign_40_reg_32767[2]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [0]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [0]),
        .O(\xor_ln124_29_reg_32755_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[3]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [3]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [3]),
        .I2(x_assign_45_reg_32805[3]),
        .I3(x_assign_40_reg_32767[3]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [1]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [1]),
        .O(\xor_ln124_29_reg_32755_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[4]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [4]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [4]),
        .I2(or_ln134_29_fu_5856_p3[0]),
        .I3(x_assign_40_reg_32767[4]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [2]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [2]),
        .O(\xor_ln124_29_reg_32755_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[5]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [5]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [5]),
        .I2(or_ln134_29_fu_5856_p3[1]),
        .I3(x_assign_40_reg_32767[5]),
        .I4(\xor_ln124_67_reg_32851_reg[5] [3]),
        .I5(\xor_ln124_67_reg_32851_reg[5]_0 [3]),
        .O(\xor_ln124_29_reg_32755_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[6]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [6]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [6]),
        .I2(x_assign_45_reg_32805[4]),
        .I3(x_assign_40_reg_32767[6]),
        .I4(x_assign_43_reg_32789[4]),
        .I5(x_assign_40_reg_32767[4]),
        .O(\xor_ln124_29_reg_32755_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_69_reg_32861[7]_i_1 
       (.I0(\xor_ln124_69_reg_32861_reg[7] [7]),
        .I1(\xor_ln124_37_reg_32631_reg[7] [7]),
        .I2(x_assign_45_reg_32805[5]),
        .I3(x_assign_40_reg_32767[7]),
        .I4(x_assign_43_reg_32789[5]),
        .I5(x_assign_40_reg_32767[5]),
        .O(\xor_ln124_29_reg_32755_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[1]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [1]),
        .I1(q2_reg_i_142__0_0[1]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [1]),
        .I3(\xor_ln124_76_reg_33012[1]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[7]),
        .I5(x_assign_33_reg_32921[7]),
        .O(\reg_2428_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[1]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I1(x_assign_30_reg_32903[1]),
        .I2(or_ln134_31_reg_32951[1]),
        .I3(x_assign_50_reg_32957[0]),
        .I4(\xor_ln124_76_reg_33012_reg[3] [0]),
        .I5(\xor_ln124_76_reg_33012_reg[3]_0 [0]),
        .O(\xor_ln124_76_reg_33012[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[3]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [3]),
        .I1(q2_reg_i_142__0_0[3]),
        .I2(\xor_ln124_76_reg_33012_reg[3]_1 [3]),
        .I3(\xor_ln124_76_reg_33012[3]_i_2_n_0 ),
        .I4(q2_reg_i_154__0_0[1]),
        .I5(q2_reg_i_154__0_1[1]),
        .O(\reg_2428_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[3]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I1(x_assign_30_reg_32903[3]),
        .I2(or_ln134_31_reg_32951[3]),
        .I3(q2_reg_i_160__0_0[1]),
        .I4(\xor_ln124_76_reg_33012_reg[3] [2]),
        .I5(\xor_ln124_76_reg_33012_reg[3]_0 [2]),
        .O(\xor_ln124_76_reg_33012[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[6]_i_1 
       (.I0(\xor_ln124_331_reg_35544_reg[7]_1 [6]),
        .I1(q2_reg_i_142__0_0[6]),
        .I2(or_ln134_20_reg_32915[0]),
        .I3(\xor_ln124_76_reg_33012[6]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[4]),
        .I5(x_assign_33_reg_32921[4]),
        .O(\reg_2428_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_33012[6]_i_2 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I1(x_assign_30_reg_32903[6]),
        .I2(or_ln134_31_reg_32951[6]),
        .I3(x_assign_50_reg_32957[2]),
        .I4(or_ln134_33_reg_32975[7]),
        .I5(or_ln134_31_reg_32951[7]),
        .O(\xor_ln124_76_reg_33012[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[2]_i_1 
       (.I0(\xor_ln124_78_reg_33022_reg[7] [2]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [2]),
        .I2(x_assign_33_reg_32921[2]),
        .I3(\xor_ln124_78_reg_33022[2]_i_2_n_0 ),
        .I4(q2_reg_i_154__0_0[0]),
        .I5(q2_reg_i_154__0_1[0]),
        .O(\xor_ln124_14_reg_32472_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[2]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [2]),
        .I1(x_assign_28_reg_32891[2]),
        .I2(\xor_ln124_76_reg_33012_reg[3] [1]),
        .I3(\xor_ln124_76_reg_33012_reg[3]_0 [1]),
        .I4(or_ln134_33_reg_32975[2]),
        .I5(or_ln134_34_reg_32981[1]),
        .O(\xor_ln124_78_reg_33022[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[4]_i_1 
       (.I0(\xor_ln124_78_reg_33022_reg[7] [4]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [4]),
        .I2(x_assign_33_reg_32921[4]),
        .I3(\xor_ln124_78_reg_33022[4]_i_2_n_0 ),
        .I4(q2_reg_i_154__0_0[2]),
        .I5(q2_reg_i_154__0_1[2]),
        .O(\xor_ln124_14_reg_32472_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[4]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [4]),
        .I1(or_ln134_19_reg_32897[4]),
        .I2(or_ln134_33_reg_32975[5]),
        .I3(or_ln134_31_reg_32951[5]),
        .I4(or_ln134_33_reg_32975[4]),
        .I5(or_ln134_34_reg_32981[3]),
        .O(\xor_ln124_78_reg_33022[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[7]_i_1 
       (.I0(\xor_ln124_78_reg_33022_reg[7] [7]),
        .I1(\xor_ln124_108_reg_33348_reg[7]_0 [7]),
        .I2(x_assign_33_reg_32921[7]),
        .I3(\xor_ln124_78_reg_33022[7]_i_2_n_0 ),
        .I4(x_assign_30_reg_32903[5]),
        .I5(x_assign_33_reg_32921[5]),
        .O(\xor_ln124_14_reg_32472_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_33022[7]_i_2 
       (.I0(\xor_ln124_101_reg_33165_reg[7]_0 [7]),
        .I1(x_assign_28_reg_32891[5]),
        .I2(or_ln134_33_reg_32975[0]),
        .I3(or_ln134_31_reg_32951[0]),
        .I4(or_ln134_33_reg_32975[7]),
        .I5(or_ln134_34_reg_32981[6]),
        .O(\xor_ln124_78_reg_33022[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_91_reg_33383[3]_i_1 
       (.I0(\xor_ln124_123_reg_33719[3]_i_2_n_0 ),
        .I1(\xor_ln124_91_reg_33383_reg[4] [0]),
        .I2(q5_reg_1[1]),
        .O(\xor_ln124_67_reg_32851_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_91_reg_33383[4]_i_1 
       (.I0(\xor_ln124_123_reg_33719[4]_i_2_n_0 ),
        .I1(\xor_ln124_91_reg_33383_reg[4] [1]),
        .I2(q5_reg_1[2]),
        .O(\xor_ln124_67_reg_32851_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[0]_i_1 
       (.I0(\xor_ln124_92_reg_33389_reg[7] [0]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [0]),
        .I2(q5_reg_1[6]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I4(q5_reg_1[7]),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_68_reg_32856_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[1]_i_1 
       (.I0(\xor_ln124_92_reg_33389_reg[7] [1]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [1]),
        .I2(q5_reg_1[7]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I4(q5_reg_1[0]),
        .I5(q5_reg_0[0]),
        .O(\xor_ln124_68_reg_32856_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_92_reg_33389[2]_i_1 
       (.I0(\xor_ln124_92_reg_33389[2]_i_2_n_0 ),
        .I1(\xor_ln124_92_reg_33389_reg[7] [2]),
        .I2(q5_reg_0[1]),
        .O(\xor_ln124_68_reg_32856_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[2]_i_2 
       (.I0(q5_reg_1[7]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [2]),
        .I2(q5_reg_1[1]),
        .I3(\xor_ln124_92_reg_33389_reg[2] ),
        .I4(\xor_ln124_92_reg_33389[2]_i_4_n_0 ),
        .I5(q5_reg_0[7]),
        .O(\xor_ln124_92_reg_33389[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_92_reg_33389[2]_i_4 
       (.I0(q5_reg_1[6]),
        .I1(q5_reg_1[0]),
        .O(\xor_ln124_92_reg_33389[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_92_reg_33389[3]_i_1 
       (.I0(\xor_ln124_92_reg_33389[3]_i_2_n_0 ),
        .I1(\xor_ln124_92_reg_33389_reg[7] [3]),
        .I2(q5_reg_0[7]),
        .O(\xor_ln124_68_reg_32856_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[3]_i_2 
       (.I0(q5_reg_0[2]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [3]),
        .I2(q5_reg_1[2]),
        .I3(\xor_ln124_92_reg_33389_reg[4] ),
        .I4(\xor_ln124_92_reg_33389[3]_i_3_n_0 ),
        .I5(\xor_ln124_236_reg_34593_reg[5] [1]),
        .O(\xor_ln124_92_reg_33389[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_92_reg_33389[3]_i_3 
       (.I0(q5_reg_1[6]),
        .I1(q5_reg_1[1]),
        .O(\xor_ln124_92_reg_33389[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_92_reg_33389[4]_i_1 
       (.I0(\xor_ln124_92_reg_33389[4]_i_2_n_0 ),
        .I1(\xor_ln124_92_reg_33389_reg[7] [4]),
        .I2(q5_reg_0[7]),
        .O(\xor_ln124_68_reg_32856_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[4]_i_2 
       (.I0(q5_reg_0[3]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I2(q5_reg_1[3]),
        .I3(\xor_ln124_92_reg_33389_reg[4] ),
        .I4(\xor_ln124_92_reg_33389[4]_i_4_n_0 ),
        .I5(\xor_ln124_236_reg_34593_reg[5] [2]),
        .O(\xor_ln124_92_reg_33389[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_92_reg_33389[4]_i_4 
       (.I0(q5_reg_1[6]),
        .I1(q5_reg_1[2]),
        .O(\xor_ln124_92_reg_33389[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[5]_i_2 
       (.I0(q5_reg_0[4]),
        .I1(\xor_ln124_236_reg_34593_reg[5] [3]),
        .I2(q5_reg_1[7]),
        .I3(q5_reg_1[3]),
        .I4(q5_reg_1[4]),
        .I5(\xor_ln124_285_reg_35261_reg[1] [5]),
        .O(q5_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[6]_i_1 
       (.I0(\xor_ln124_92_reg_33389_reg[7] [5]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I2(q5_reg_1[4]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [4]),
        .I4(q5_reg_1[5]),
        .I5(q5_reg_0[5]),
        .O(\xor_ln124_68_reg_32856_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_33389[7]_i_1 
       (.I0(\xor_ln124_92_reg_33389_reg[7] [6]),
        .I1(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I2(q5_reg_1[5]),
        .I3(\xor_ln124_236_reg_34593_reg[5] [5]),
        .I4(q5_reg_1[6]),
        .I5(q5_reg_0[6]),
        .O(\xor_ln124_68_reg_32856_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_93_reg_33395[5]_i_1 
       (.I0(\xor_ln124_93_reg_33395_reg[5] ),
        .I1(q5_reg_1[5]),
        .I2(\xor_ln124_268_reg_34875_reg[5] ),
        .O(\xor_ln124_69_reg_32861_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33401[0]_i_1 
       (.I0(\xor_ln124_94_reg_33401_reg[7] [0]),
        .I1(q5_reg_0[6]),
        .I2(q5_reg_0[7]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [6]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [0]),
        .I5(q5_reg_1[7]),
        .O(\xor_ln124_70_reg_32866_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33401[1]_i_1 
       (.I0(\xor_ln124_94_reg_33401_reg[7] [1]),
        .I1(q5_reg_0[7]),
        .I2(q5_reg_0[0]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [7]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [1]),
        .I5(q5_reg_1[0]),
        .O(\xor_ln124_70_reg_32866_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33401[6]_i_1 
       (.I0(\xor_ln124_94_reg_33401_reg[7] [2]),
        .I1(q5_reg_0[4]),
        .I2(q5_reg_0[5]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [4]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [6]),
        .I5(q5_reg_1[5]),
        .O(\xor_ln124_70_reg_32866_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_33401[7]_i_1 
       (.I0(\xor_ln124_94_reg_33401_reg[7] [3]),
        .I1(q5_reg_0[5]),
        .I2(q5_reg_0[6]),
        .I3(\xor_ln124_285_reg_35261_reg[1] [5]),
        .I4(\xor_ln124_236_reg_34593_reg[5] [7]),
        .I5(q5_reg_1[6]),
        .O(\xor_ln124_70_reg_32866_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[0]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [0]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [0]),
        .I2(\xor_ln124_99_reg_33155_reg[3] [0]),
        .I3(x_assign_67_reg_33093[0]),
        .I4(x_assign_67_reg_33093[6]),
        .I5(x_assign_64_reg_33071[6]),
        .O(\reg_2436_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[1]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [1]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [1]),
        .I2(\xor_ln124_99_reg_33155_reg[3] [1]),
        .I3(x_assign_67_reg_33093[1]),
        .I4(x_assign_67_reg_33093[7]),
        .I5(x_assign_64_reg_33071[7]),
        .O(\reg_2436_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[2]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [2]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [2]),
        .I2(\xor_ln124_99_reg_33155_reg[3] [2]),
        .I3(x_assign_67_reg_33093[2]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [0]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [0]),
        .O(\reg_2436_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[3]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [3]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [3]),
        .I2(\xor_ln124_99_reg_33155_reg[3] [3]),
        .I3(x_assign_67_reg_33093[3]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [1]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [1]),
        .O(\reg_2436_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[4]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [4]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [4]),
        .I2(or_ln134_46_fu_8134_p3[2]),
        .I3(x_assign_67_reg_33093[4]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [2]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [2]),
        .O(\reg_2436_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[5]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [5]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [5]),
        .I2(or_ln134_46_fu_8134_p3[3]),
        .I3(x_assign_67_reg_33093[5]),
        .I4(\xor_ln124_99_reg_33155_reg[5] [3]),
        .I5(\xor_ln124_99_reg_33155_reg[5]_0 [3]),
        .O(\reg_2436_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[6]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [6]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [6]),
        .I2(or_ln134_46_fu_8134_p3[0]),
        .I3(x_assign_67_reg_33093[6]),
        .I4(x_assign_67_reg_33093[4]),
        .I5(x_assign_64_reg_33071[4]),
        .O(\reg_2436_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_99_reg_33155[7]_i_1 
       (.I0(\xor_ln124_99_reg_33155_reg[7] [7]),
        .I1(\xor_ln124_99_reg_33155_reg[7]_0 [7]),
        .I2(or_ln134_46_fu_8134_p3[1]),
        .I3(x_assign_67_reg_33093[7]),
        .I4(x_assign_67_reg_33093[5]),
        .I5(x_assign_64_reg_33071[5]),
        .O(\reg_2436_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \z_102_reg_34458[7]_i_1 
       (.I0(q0_reg_48[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s0_address414_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_clefia_s1_ROM_AUTO_1R
   (q1_reg_0,
    q1_reg_1,
    clefia_s0_ce1,
    DOADO,
    q6_reg_0,
    q2_reg_0,
    q2_reg_1,
    q0_reg_0,
    D,
    q6_reg_1,
    q1_reg_2,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter2_reg,
    \reg_2454_reg[7] ,
    \xor_ln124_251_reg_34887_reg[0] ,
    \reg_2446_reg[7] ,
    \xor_ln124_251_reg_34887_reg[1] ,
    \xor_ln124_251_reg_34887_reg[2] ,
    \xor_ln124_251_reg_34887_reg[3] ,
    \xor_ln124_251_reg_34887_reg[4] ,
    \xor_ln124_251_reg_34887_reg[5] ,
    \xor_ln124_251_reg_34887_reg[6] ,
    \xor_ln124_251_reg_34887_reg[7] ,
    \reg_2446_reg[7]_0 ,
    clefia_s0_address2112_out,
    \reg_2406_reg[7] ,
    q1_reg_3,
    \ap_CS_fsm_reg[5] ,
    q0_reg_1,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[0] ,
    \reg_2505_reg[7] ,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    \xor_ln124_387_reg_36028_reg[5] ,
    q0_reg_5,
    q1_reg_4,
    \xor_ln124_228_reg_34532_reg[4] ,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter3_reg_1,
    \reg_2462_reg[7] ,
    \xor_ln124_332_reg_35549_reg[7] ,
    \reg_2493_reg[7] ,
    \reg_2454_reg[7]_0 ,
    \x_assign_271_reg_36085_reg[0] ,
    \x_assign_271_reg_36085_reg[2] ,
    \trunc_ln134_454_reg_36091_reg[5] ,
    clefia_s0_address219_out,
    ap_enable_reg_pp0_iter3_reg_2,
    \xor_ln124_254_reg_34905_reg[7] ,
    ce03,
    clefia_s0_address01,
    \reg_2428_reg[7] ,
    ap_enable_reg_pp0_iter1_reg,
    \xor_ln124_291_reg_35036_reg[5] ,
    q2_reg_2,
    q2_reg_3,
    q2_reg_4,
    q1_reg_5,
    q1_reg_6,
    q2_reg_5,
    \xor_ln124_131_reg_33491_reg[7] ,
    \xor_ln124_292_reg_35041_reg[7] ,
    \xor_ln124_133_reg_33501_reg[7] ,
    \xor_ln124_324_reg_35361_reg[7] ,
    \xor_ln124_356_reg_35697_reg[7] ,
    q1_reg_7,
    q1_reg_8,
    q1_reg_9,
    q1_reg_10,
    \reg_2505_reg[5] ,
    \ap_CS_fsm_reg[7] ,
    q1_reg_11,
    \reg_2428_reg[7]_0 ,
    \xor_ln124_283_reg_35249_reg[7] ,
    q1_reg_12,
    q1_reg_13,
    q1_reg_14,
    q1_reg_15,
    \xor_ln124_229_reg_34537_reg[7] ,
    \xor_ln124_197_reg_34174_reg[7] ,
    q1_reg_16,
    q0_reg_6,
    q0_reg_7,
    q1_reg_17,
    \xor_ln124_68_reg_32856_reg[5] ,
    \xor_ln124_36_reg_32582_reg[5] ,
    q2_reg_6,
    \xor_ln124_171_reg_34015_reg[7] ,
    \xor_ln124_67_reg_32851_reg[7] ,
    \xor_ln124_99_reg_33155_reg[7] ,
    \xor_ln124_35_reg_32626_reg[7] ,
    q2_reg_7,
    q6_reg_2,
    q2_reg_8,
    q6_reg_3,
    q6_reg_4,
    q6_reg_5,
    q2_reg_9,
    \xor_ln124_206_reg_34324_reg[5] ,
    \reg_2515_reg[5] ,
    \xor_ln124_262_reg_34818_reg[5] ,
    \xor_ln124_70_reg_32866_reg[5] ,
    \xor_ln124_102_reg_33170_reg[5] ,
    \xor_ln124_38_reg_32588_reg[5] ,
    \reg_2428_reg[7]_1 ,
    \reg_2446_reg[7]_1 ,
    \reg_2428_reg[7]_2 ,
    \xor_ln124_124_reg_33725_reg[7] ,
    q1_reg_18,
    q1_reg_19,
    \xor_ln124_198_reg_34180_reg[5] ,
    \xor_ln124_325_reg_35366_reg[5] ,
    \xor_ln124_134_reg_33506_reg[5] ,
    \xor_ln124_357_reg_35702_reg[5] ,
    q1_reg_20,
    \xor_ln124_300_reg_35213_reg[7] ,
    \reg_2493_reg[7]_0 ,
    clefia_s0_address0122_out,
    \xor_ln124_268_reg_34875_reg[6] ,
    \reg_2469_reg[6] ,
    \reg_2419_reg[7] ,
    \reg_2462_reg[7]_0 ,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    q2_reg_10,
    q2_reg_11,
    \reg_2510_reg[7] ,
    \xor_ln124_19_reg_32514_reg[7] ,
    \z_102_reg_34458_reg[7] ,
    q2_reg_12,
    q2_reg_13,
    \xor_ln124_69_reg_32861_reg[7] ,
    \xor_ln124_101_reg_33165_reg[7] ,
    \xor_ln124_37_reg_32631_reg[7] ,
    q6_reg_6,
    q6_reg_7,
    q6_reg_8,
    q0_reg_13,
    q2_reg_14,
    q2_reg_15,
    q2_reg_16,
    q2_reg_17,
    q2_reg_18,
    q2_reg_19,
    q2_reg_20,
    q2_reg_21,
    q6_reg_9,
    q6_reg_10,
    q0_reg_14,
    q1_reg_21,
    \x_assign_144_reg_34270_reg[7] ,
    \ct_load_2_reg_32187_reg[7] ,
    \ct_load_3_reg_32218_reg[7] ,
    \reg_2400_reg[7] ,
    q6_reg_11,
    q6_reg_12,
    \reg_2406_reg[7]_0 ,
    \reg_2428_reg[7]_3 ,
    \reg_2454_reg[7]_1 ,
    \xor_ln124_92_reg_33389_reg[7] ,
    \reg_2412_reg[6] ,
    \reg_2446_reg[7]_2 ,
    q1_reg_22,
    ce43,
    \ct_load_reg_32141_pp0_iter1_reg_reg[7] ,
    q6_reg_13,
    q6_reg_14,
    q6_reg_15,
    q1_reg_23,
    \reg_2469_reg[6]_0 ,
    q6_reg_16,
    \reg_2419_reg[6] ,
    q6_reg_17,
    q6_reg_18,
    \xor_ln124_45_reg_32690_reg[5] ,
    \xor_ln124_237_reg_34599_reg[3] ,
    \reg_2412_reg[7] ,
    \x_assign_153_reg_34501_reg[5] ,
    \x_assign_153_reg_34501_reg[4] ,
    \x_assign_150_reg_34479_reg[4] ,
    \reg_2505_reg[2] ,
    \x_assign_153_reg_34501_reg[7] ,
    \x_assign_153_reg_34501_reg[6] ,
    q2_reg_22,
    q2_reg_23,
    \xor_ln124_235_reg_34587_reg[6] ,
    q6_reg_19,
    q6_reg_20,
    \reg_2419_reg[7]_0 ,
    \reg_2412_reg[6]_0 ,
    \xor_ln124_77_reg_33017_reg[2] ,
    q2_reg_24,
    \trunc_ln134_217_reg_34235_reg[2] ,
    \trunc_ln134_217_reg_34235_reg[3] ,
    \trunc_ln134_217_reg_34235_reg[1] ,
    \x_assign_177_reg_34777_reg[5] ,
    \x_assign_177_reg_34777_reg[4] ,
    \x_assign_174_reg_34755_reg[4] ,
    q2_reg_25,
    \xor_ln124_204_reg_34312_reg[2] ,
    q2_reg_26,
    \x_assign_177_reg_34777_reg[7] ,
    \x_assign_177_reg_34777_reg[6] ,
    \x_assign_175_reg_34761_reg[7] ,
    \x_assign_175_reg_34761_reg[6] ,
    q2_reg_27,
    q2_reg_28,
    q2_reg_29,
    q2_reg_30,
    \x_assign_175_reg_34761_reg[1] ,
    \x_assign_175_reg_34761_reg[0] ,
    \xor_ln124_91_reg_33383_reg[0] ,
    \xor_ln124_91_reg_33383_reg[1] ,
    \xor_ln124_91_reg_33383_reg[2] ,
    \xor_ln124_91_reg_33383_reg[3] ,
    \xor_ln124_91_reg_33383_reg[4] ,
    \xor_ln124_91_reg_33383_reg[5] ,
    \xor_ln124_91_reg_33383_reg[6] ,
    \xor_ln124_91_reg_33383_reg[7] ,
    \xor_ln124_59_reg_33047_reg[0] ,
    ce25,
    \xor_ln124_59_reg_33047_reg[1] ,
    \xor_ln124_59_reg_33047_reg[2] ,
    \xor_ln124_59_reg_33047_reg[3] ,
    \xor_ln124_59_reg_33047_reg[4] ,
    \xor_ln124_59_reg_33047_reg[5] ,
    \xor_ln124_59_reg_33047_reg[6] ,
    \xor_ln124_59_reg_33047_reg[7] ,
    q0_reg_15,
    ap_clk,
    clefia_s0_ce2,
    clefia_s1_ce6,
    clefia_s1_ce5,
    ADDRARDADDR,
    ADDRBWRADDR,
    clefia_s1_ce4,
    \xor_ln124_46_reg_32696_reg[3] ,
    Q,
    \xor_ln124_46_reg_32696_reg[4] ,
    \xor_ln124_46_reg_32696_reg[5] ,
    \xor_ln124_46_reg_32696_reg[5]_0 ,
    \xor_ln124_46_reg_32696_reg[5]_1 ,
    \xor_ln124_45_reg_32690_reg[7] ,
    reg_2412123_out,
    reg_2400125_out,
    q1_reg_24,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0,
    clefia_s0_address2113_out,
    q2_reg_i_185__0_0,
    \xor_ln124_268_reg_34875_reg[7] ,
    clefia_s0_address415_out,
    clefia_s0_address413_out,
    clefia_s0_address414_out,
    q1_reg_i_184_0,
    q6_reg_i_43_0,
    ap_enable_reg_pp0_iter2,
    q2_reg_i_57_0,
    q0_reg_i_83__0_0,
    clefia_s0_address416_out,
    clefia_s0_address417_out,
    q6_reg_i_43_1,
    \xor_ln124_330_reg_35539_reg[7] ,
    reg_24861,
    q2_reg_31,
    q2_reg_32,
    clefia_s0_address41,
    clefia_s0_address2110_out,
    clefia_s0_address2111_out,
    ap_enable_reg_pp0_iter3,
    reg_247813_out,
    reg_24781,
    pt_address0130_out,
    \xor_ln124_405_reg_36442_reg[7] ,
    \xor_ln124_405_reg_36442_reg[7]_0 ,
    or_ln134_195_fu_31483_p3,
    x_assign_297_reg_36406,
    or_ln134_197_fu_31495_p3,
    x_assign_294_reg_36384,
    \xor_ln124_405_reg_36442_reg[5] ,
    \xor_ln124_405_reg_36442_reg[3] ,
    \xor_ln124_188_reg_34336_reg[5] ,
    \xor_ln124_187_reg_34330_reg[5] ,
    \xor_ln124_220_reg_34617_reg[5] ,
    \xor_ln124_423_reg_36472_reg[5] ,
    \xor_ln124_423_reg_36472_reg[5]_0 ,
    \xor_ln124_219_reg_34611_reg[5] ,
    \xor_ln124_425_reg_36482_reg[4] ,
    \xor_ln124_1248_reg_36322_reg[2] ,
    \xor_ln124_219_reg_34611_reg[4] ,
    \xor_ln124_221_reg_34623_reg[7] ,
    \xor_ln124_187_reg_34330_reg[4] ,
    \xor_ln124_219_reg_34611_reg[3] ,
    \xor_ln124_187_reg_34330_reg[3] ,
    \xor_ln124_252_reg_34893_reg[4] ,
    \xor_ln124_252_reg_34893_reg[2] ,
    \xor_ln124_219_reg_34611_reg[2] ,
    \xor_ln124_187_reg_34330_reg[2] ,
    \reg_2419_reg[0] ,
    reg_2419120_out,
    \reg_2436_reg[0] ,
    clefia_s0_address0115_out,
    reg_23941,
    q0_reg_i_12_0,
    pt_address0128_out,
    clefia_s0_address0124_out,
    pt_ce011,
    q2_reg_33,
    q2_reg_34,
    q1_reg_25,
    q1_reg_i_20_0,
    q2_reg_35,
    clefia_s0_address0121_out,
    clefia_s0_address0123_out,
    ap_enable_reg_pp0_iter4,
    q1_reg_26,
    p_57_in,
    reg_24361,
    reg_24191,
    \reg_2469_reg[0] ,
    reg_24122,
    reg_24193,
    reg_24691,
    reg_246914_out,
    q2_reg_36,
    q1_reg_27,
    ce18,
    \xor_ln124_315_reg_35585_reg[5] ,
    \xor_ln124_315_reg_35585_reg[5]_0 ,
    \xor_ln124_379_reg_36252_reg[5] ,
    \xor_ln124_156_reg_34061_reg[5] ,
    \xor_ln124_347_reg_35921_reg[5] ,
    \xor_ln124_346_reg_35915_reg[7] ,
    \xor_ln124_348_reg_35927_reg[7] ,
    DOBDO,
    \xor_ln124_155_reg_34055_reg[7] ,
    \xor_ln124_316_reg_35591_reg[7] ,
    \xor_ln124_157_reg_34067_reg[7] ,
    \xor_ln124_348_reg_35927_reg[7]_0 ,
    \xor_ln124_380_reg_36258_reg[7] ,
    \xor_ln124_380_reg_36258_reg[2] ,
    q0_reg_16,
    clefia_s0_address0116_out,
    clefia_s0_address0114_out,
    q1_reg_28,
    q0_reg_17,
    clefia_s0_address0120_out,
    clefia_s0_address0117_out,
    clefia_s0_address0118_out,
    q1_reg_29,
    \xor_ln124_253_reg_34899_reg[7] ,
    \xor_ln124_221_reg_34623_reg[7]_0 ,
    \xor_ln124_221_reg_34623_reg[2] ,
    \xor_ln124_189_reg_34342_reg[7] ,
    \xor_ln124_424_reg_36477_reg[7] ,
    \xor_ln124_422_reg_36467_reg[3] ,
    \xor_ln124_92_reg_33389_reg[5] ,
    \xor_ln124_92_reg_33389_reg[5]_0 ,
    \xor_ln124_60_reg_33053_reg[5] ,
    \xor_ln124_124_reg_33725_reg[5] ,
    \xor_ln124_268_reg_34875_reg[7]_0 ,
    \xor_ln124_235_reg_34587_reg[5] ,
    \xor_ln124_91_reg_33383_reg[7]_0 ,
    \xor_ln124_123_reg_33719_reg[7] ,
    \xor_ln124_59_reg_33047_reg[7]_0 ,
    \xor_ln124_283_reg_35249_reg[5] ,
    \xor_ln124_282_reg_35243_reg[5] ,
    \xor_ln124_266_reg_34863_reg[5] ,
    x_assign_3_reg_32326,
    \xor_ln124_46_reg_32696_reg[4]_0 ,
    \xor_ln124_45_reg_32690_reg[1] ,
    \xor_ln124_44_reg_32684_reg[5] ,
    q0_reg_i_11__0_0,
    \xor_ln124_269_reg_34881_reg[5] ,
    q0_reg_i_9__0_0,
    \xor_ln124_285_reg_35261_reg[5] ,
    \xor_ln124_94_reg_33401_reg[5] ,
    \xor_ln124_126_reg_33737_reg[5] ,
    q2_reg_37,
    \xor_ln124_62_reg_33065_reg[4] ,
    \xor_ln124_166_reg_33842_reg[7] ,
    \xor_ln124_100_reg_33160_reg[7] ,
    or_ln134_45_fu_8128_p3,
    or_ln134_46_fu_8134_p3,
    x_assign_67_reg_33093,
    \xor_ln124_228_reg_34532_reg[7] ,
    \xor_ln124_102_reg_33170_reg[7] ,
    x_assign_64_reg_33071,
    \xor_ln124_166_reg_33842_reg[7]_0 ,
    x_assign_117_reg_33781,
    x_assign_112_reg_33743,
    or_ln134_78_fu_12678_p3,
    \xor_ln124_164_reg_33832_reg[7] ,
    \xor_ln124_27_reg_32743_reg[7] ,
    or_ln134_76_fu_12666_p3,
    x_assign_114_reg_33759,
    or_ln134_75_fu_12660_p3,
    \xor_ln124_166_reg_33842_reg[5] ,
    \xor_ln124_164_reg_33832_reg[3] ,
    \xor_ln124_252_reg_34893_reg[4]_0 ,
    \xor_ln124_252_reg_34893_reg[3] ,
    \xor_ln124_254_reg_34905_reg[2] ,
    \xor_ln124_254_reg_34905_reg[2]_0 ,
    \xor_ln124_190_reg_34348_reg[2] ,
    \xor_ln124_222_reg_34629_reg[5] ,
    \xor_ln124_254_reg_34905_reg[5] ,
    \xor_ln124_190_reg_34348_reg[5] ,
    \xor_ln124_189_reg_34342_reg[4] ,
    \xor_ln124_189_reg_34342_reg[3] ,
    \xor_ln124_228_reg_34532_reg[7]_0 ,
    or_ln134_110_fu_17699_p3,
    or_ln134_109_fu_17693_p3,
    x_assign_163_reg_34416,
    \xor_ln124_134_reg_33506_reg[7] ,
    \xor_ln124_230_reg_34542_reg[7] ,
    x_assign_160_reg_34394,
    \xor_ln124_228_reg_34532_reg[3] ,
    x_assign_165_reg_34432,
    \xor_ln124_293_reg_35046_reg[7] ,
    x_assign_208_reg_34936,
    x_assign_213_reg_34974,
    or_ln134_142_fu_21906_p3,
    or_ln134_141_fu_21900_p3,
    \xor_ln124_291_reg_35036_reg[7] ,
    x_assign_211_reg_34958,
    \xor_ln124_291_reg_35036_reg[3] ,
    \xor_ln124_348_reg_35927_reg[5] ,
    \xor_ln124_349_reg_35933_reg[5] ,
    \xor_ln124_349_reg_35933_reg[5]_0 ,
    \xor_ln124_158_reg_34073_reg[5] ,
    \xor_ln124_381_reg_36264_reg[5] ,
    \xor_ln124_317_reg_35597_reg[5] ,
    \xor_ln124_357_reg_35702_reg[7] ,
    \xor_ln124_357_reg_35702_reg[7]_0 ,
    or_ln134_171_fu_26314_p3,
    x_assign_261_reg_35641,
    x_assign_258_reg_35619,
    \xor_ln124_357_reg_35702_reg[5]_0 ,
    \xor_ln124_357_reg_35702_reg[5]_1 ,
    \xor_ln124_355_reg_35692_reg[7] ,
    \xor_ln124_355_reg_35692_reg[7]_0 ,
    or_ln134_172_fu_26320_p3,
    \xor_ln124_357_reg_35702_reg[3] ,
    x_assign_259_reg_35625,
    \xor_ln124_422_reg_36467_reg[7] ,
    \xor_ln124_268_reg_34875_reg[2] ,
    x_assign_177_reg_34777,
    or_ln134_116_fu_20140_p3,
    \xor_ln124_43_reg_32678_reg[7] ,
    \xor_ln124_237_reg_34599_reg[2] ,
    \xor_ln124_237_reg_34599_reg[3]_0 ,
    or_ln134_100_fu_17863_p3,
    \xor_ln124_237_reg_34599_reg[7] ,
    \xor_ln124_237_reg_34599_reg[7]_0 ,
    or_ln134_99_fu_17857_p3,
    x_assign_153_reg_34501,
    or_ln134_115_fu_20134_p3,
    \xor_ln124_284_reg_35255_reg[7] ,
    \xor_ln124_93_reg_33395_reg[7] ,
    \xor_ln124_125_reg_33731_reg[7] ,
    \xor_ln124_61_reg_33059_reg[7] ,
    \xor_ln124_45_reg_32690_reg[7]_0 ,
    x_assign_151_reg_34485,
    \xor_ln124_269_reg_34881_reg[3] ,
    x_assign_175_reg_34761,
    \xor_ln124_93_reg_33395_reg[4] ,
    \xor_ln124_93_reg_33395_reg[4]_0 ,
    \xor_ln124_284_reg_35255_reg[4] ,
    \xor_ln124_237_reg_34599_reg[4] ,
    \xor_ln124_268_reg_34875_reg[4] ,
    \xor_ln124_125_reg_33731_reg[3] ,
    \xor_ln124_284_reg_35255_reg[3] ,
    \xor_ln124_237_reg_34599_reg[3]_1 ,
    \xor_ln124_43_reg_32678_reg[4] ,
    \xor_ln124_43_reg_32678_reg[3] ,
    \xor_ln124_268_reg_34875_reg[3] ,
    \xor_ln124_284_reg_35255_reg[2] ,
    \xor_ln124_269_reg_34881_reg[2] ,
    \xor_ln124_269_reg_34881_reg[5]_0 ,
    \xor_ln124_238_reg_34605_reg[2] ,
    \xor_ln124_238_reg_34605_reg[5] ,
    \xor_ln124_285_reg_35261_reg[2] ,
    \xor_ln124_189_reg_34342_reg[5] ,
    \xor_ln124_378_reg_36246_reg[7] ,
    \xor_ln124_314_reg_35579_reg[7] ,
    \xor_ln124_45_reg_32690_reg[5]_0 ,
    \xor_ln124_100_reg_33160_reg[3] ,
    x_assign_69_reg_33109,
    \xor_ln124_43_reg_32678_reg[5] ,
    \xor_ln124_124_reg_33725_reg[4] ,
    \xor_ln124_251_reg_34887_reg[4]_0 ,
    \xor_ln124_251_reg_34887_reg[7]_0 ,
    \xor_ln124_251_reg_34887_reg[3]_0 ,
    \xor_ln124_235_reg_34587_reg[7] ,
    x_assign_150_reg_34479,
    x_assign_144_reg_34270,
    x_assign_126_reg_34207,
    \xor_ln124_203_reg_34306_reg[7] ,
    \xor_ln124_203_reg_34306_reg[7]_0 ,
    \xor_ln124_203_reg_34306_reg[7]_1 ,
    \xor_ln124_282_reg_35243_reg[7] ,
    \xor_ln124_203_reg_34306_reg[6] ,
    \xor_ln124_203_reg_34306_reg[1] ,
    \xor_ln124_203_reg_34306_reg[0] ,
    \xor_ln124_219_reg_34611_reg[7] ,
    \xor_ln124_187_reg_34330_reg[7] ,
    \xor_ln124_251_reg_34887_reg[5]_0 ,
    \xor_ln124_251_reg_34887_reg[2]_0 ,
    \xor_ln124_314_reg_35579_reg[5] ,
    \xor_ln124_378_reg_36246_reg[5] ,
    \xor_ln124_29_reg_32755_reg[7] ,
    or_ln134_10_reg_32672,
    or_ln134_8_fu_5218_p3,
    \xor_ln124_30_reg_32761_reg[7] ,
    x_assign_13_reg_32707,
    x_assign_15_reg_32610,
    \xor_ln124_28_reg_32749_reg[7] ,
    \xor_ln124_28_reg_32749_reg[7]_0 ,
    \xor_ln124_29_reg_32755_reg[4] ,
    \xor_ln124_27_reg_32743_reg[4] ,
    \xor_ln124_29_reg_32755_reg[3] ,
    \xor_ln124_29_reg_32755_reg[3]_0 ,
    \xor_ln124_29_reg_32755_reg[2] ,
    \xor_ln124_68_reg_32856_reg[7] ,
    x_assign_43_reg_32789,
    or_ln134_30_fu_5862_p3,
    or_ln134_29_fu_5856_p3,
    \xor_ln124_70_reg_32866_reg[7] ,
    x_assign_40_reg_32767,
    \xor_ln124_68_reg_32856_reg[3] ,
    x_assign_45_reg_32805,
    q2_reg_38,
    \xor_ln124_134_reg_33506_reg[7]_0 ,
    x_assign_88_reg_33407,
    x_assign_93_reg_33445,
    or_ln134_62_fu_10406_p3,
    or_ln134_61_fu_10400_p3,
    \xor_ln124_132_reg_33496_reg[7] ,
    x_assign_91_reg_33429,
    \xor_ln124_132_reg_33496_reg[3] ,
    \xor_ln124_196_reg_34169_reg[7] ,
    x_assign_139_reg_34101,
    x_assign_138_reg_34095,
    or_ln134_94_fu_14950_p3,
    or_ln134_93_fu_14944_p3,
    \xor_ln124_425_reg_36482_reg[5] ,
    \xor_ln124_260_reg_34808_reg[7] ,
    or_ln134_126_fu_19982_p3,
    or_ln134_125_fu_19976_p3,
    x_assign_187_reg_34697,
    \xor_ln124_262_reg_34818_reg[7] ,
    x_assign_184_reg_34675,
    x_assign_189_reg_34713,
    \xor_ln124_260_reg_34808_reg[3] ,
    \xor_ln124_285_reg_35261_reg[3] ,
    \xor_ln124_285_reg_35261_reg[4] ,
    \xor_ln124_325_reg_35366_reg[7] ,
    or_ln134_155_fu_24042_p3,
    x_assign_237_reg_35305,
    x_assign_234_reg_35283,
    \xor_ln124_325_reg_35366_reg[5]_0 ,
    \xor_ln124_325_reg_35366_reg[5]_1 ,
    \xor_ln124_323_reg_35356_reg[7] ,
    or_ln134_156_fu_24048_p3,
    \xor_ln124_325_reg_35366_reg[3] ,
    \xor_ln124_387_reg_36028_reg[7] ,
    or_ln134_190_fu_28604_p3,
    or_ln134_189_fu_28598_p3,
    x_assign_283_reg_35961,
    x_assign_282_reg_35955,
    \xor_ln124_389_reg_36038_reg[7] ,
    x_assign_285_reg_35977,
    x_assign_280_reg_35939,
    or_ln134_187_fu_28586_p3,
    or_ln134_188_fu_28592_p3,
    \xor_ln124_423_reg_36472_reg[3] ,
    \xor_ln124_27_reg_32743_reg[7]_0 ,
    \xor_ln124_283_reg_35249_reg[4] ,
    x_assign_235_reg_35289,
    \xor_ln124_282_reg_35243_reg[4] ,
    \xor_ln124_282_reg_35243_reg[3] ,
    \xor_ln124_282_reg_35243_reg[2] ,
    \xor_ln124_77_reg_33017_reg[7] ,
    q0_reg_i_43__0_0,
    x_assign_100_reg_33867,
    x_assign_103_reg_33889,
    or_ln134_69_fu_13624_p3,
    x_assign_123_reg_33969,
    or_ln134_82_fu_13806_p3,
    or_ln134_80_fu_13794_p3,
    q1_reg_i_51_0,
    x_assign_102_reg_33883,
    or_ln134_70_fu_13630_p3,
    q2_reg_i_23_0,
    \xor_ln124_173_reg_34025_reg[5] ,
    \xor_ln124_173_reg_34025_reg[5]_0 ,
    \xor_ln124_173_reg_34025_reg[3] ,
    \xor_ln124_173_reg_34025_reg[4] ,
    \xor_ln124_173_reg_34025_reg[3]_0 ,
    \xor_ln124_173_reg_34025_reg[3]_1 ,
    q0_reg_i_9__0_1,
    \xor_ln124_238_reg_34605_reg[5]_0 ,
    \xor_ln124_364_reg_35885_reg[7] ,
    or_ln134_164_fu_27272_p3,
    or_ln134_163_fu_27266_p3,
    or_ln134_165_fu_27278_p3,
    x_assign_264_reg_35791,
    x_assign_266_reg_35813,
    x_assign_267_reg_35829,
    q2_reg_i_24_0,
    q2_reg_i_24_1,
    q2_reg_i_90_0,
    x_assign_246_reg_35743,
    or_ln134_176_fu_27448_p3,
    q1_reg_i_137_0,
    \xor_ln124_364_reg_35885_reg[3] ,
    \xor_ln124_364_reg_35885_reg[3]_0 ,
    \xor_ln124_364_reg_35885_reg[4] ,
    \xor_ln124_364_reg_35885_reg[4]_0 ,
    \xor_ln124_403_reg_36432_reg[7] ,
    x_assign_295_reg_36390,
    or_ln134_196_fu_31489_p3,
    \xor_ln124_45_reg_32690_reg[4] ,
    \xor_ln124_45_reg_32690_reg[3] ,
    \xor_ln124_45_reg_32690_reg[2] ,
    q2_reg_39,
    or_ln134_35_fu_9068_p3,
    x_assign_57_reg_33233,
    or_ln134_36_fu_9074_p3,
    or_ln134_50_fu_9262_p3,
    or_ln134_49_fu_9256_p3,
    x_assign_74_reg_33281,
    \xor_ln124_396_reg_36216_reg[7] ,
    q1_reg_i_124_0,
    x_assign_54_reg_33211,
    or_ln134_47_fu_9244_p3,
    \xor_ln124_107_reg_33343_reg[4] ,
    x_assign_52_reg_33195,
    x_assign_72_reg_33259,
    q2_reg_i_24_2,
    x_assign_201_reg_35093,
    x_assign_196_reg_35015,
    or_ln134_132_fu_22728_p3,
    or_ln134_131_fu_22722_p3,
    or_ln134_145_fu_22910_p3,
    or_ln134_146_fu_22916_p3,
    x_assign_218_reg_35141,
    x_assign_216_reg_35119,
    \xor_ln124_171_reg_34015_reg[7]_0 ,
    \xor_ln124_171_reg_34015_reg[7]_1 ,
    or_ln134_79_fu_13788_p3,
    x_assign_121_reg_33937,
    \xor_ln124_236_reg_34593_reg[4] ,
    q1_reg_i_17_0,
    \xor_ln124_236_reg_34593_reg[3] ,
    q1_reg_i_52_0,
    q1_reg_i_52_1,
    q1_reg_i_127_0,
    x_assign_247_reg_35749,
    q6_reg_i_58_0,
    q1_reg_i_52_2,
    x_assign_198_reg_35071,
    or_ln134_143_fu_22898_p3,
    \xor_ln124_298_reg_35203_reg[4] ,
    q6_reg_i_59_0,
    q1_reg_i_168_0,
    or_ln134_175_fu_27442_p3,
    \xor_ln124_206_reg_34324_reg[5]_0 ,
    q0_reg_i_9__0_2,
    or_ln134_83_fu_15653_p3,
    x_assign_129_reg_34229,
    \xor_ln124_206_reg_34324_reg[5]_1 ,
    q0_reg_i_25__0_0,
    \xor_ln124_269_reg_34881_reg[5]_1 ,
    q0_reg_i_83__0_1,
    or_ln134_147_fu_24994_p3,
    or_ln134_148_fu_25000_p3,
    or_ln134_149_fu_25006_p3,
    \xor_ln124_332_reg_35549_reg[4] ,
    \xor_ln124_332_reg_35549_reg[4]_0 ,
    or_ln134_160_fu_25176_p3,
    x_assign_240_reg_35455,
    q1_reg_i_128_0,
    x_assign_222_reg_35407,
    q2_reg_i_103__0_0,
    q2_reg_i_91_0,
    \xor_ln124_332_reg_35549_reg[3] ,
    x_assign_223_reg_35413,
    \xor_ln124_332_reg_35549_reg[3]_0 ,
    x_assign_243_reg_35493,
    \xor_ln124_396_reg_36216_reg[7]_0 ,
    or_ln134_179_fu_29538_p3,
    or_ln134_180_fu_29544_p3,
    x_assign_273_reg_36101,
    x_assign_288_reg_36127,
    or_ln134_193_fu_29726_p3,
    x_assign_290_reg_36149,
    q1_reg_i_52_3,
    x_assign_271_reg_36085,
    x_assign_270_reg_36079,
    or_ln134_181_fu_29550_p3,
    q2_reg_i_24_3,
    or_ln134_192_fu_29720_p3,
    q2_reg_i_32_0,
    q0_reg_i_88__0_0,
    x_assign_291_reg_36165,
    \xor_ln124_77_reg_33017_reg[7]_0 ,
    x_assign_33_reg_32921,
    or_ln134_20_reg_32915,
    or_ln134_19_reg_32897,
    x_assign_28_reg_32891,
    x_assign_50_reg_32957,
    x_assign_48_reg_32939,
    or_ln134_33_reg_32975,
    or_ln134_34_reg_32981,
    q1_reg_i_125_0,
    x_assign_30_reg_32903,
    or_ln134_31_reg_32951,
    q6_reg_i_56_0,
    q2_reg_i_86__0_0,
    x_assign_76_reg_33531,
    x_assign_81_reg_33569,
    or_ln134_51_fu_11340_p3,
    or_ln134_52_fu_11346_p3,
    or_ln134_65_fu_11528_p3,
    or_ln134_66_fu_11534_p3,
    x_assign_98_reg_33617,
    x_assign_96_reg_33595,
    x_assign_242_reg_35477,
    q1_reg_i_84_0,
    or_ln134_191_fu_29714_p3,
    x_assign_127_reg_34213,
    or_ln134_84_fu_15659_p3,
    x_assign_174_reg_34755,
    \xor_ln124_267_reg_34869_reg[4] ,
    \xor_ln124_267_reg_34869_reg[3] ,
    q1_reg_i_19_0,
    \xor_ln124_203_reg_34306_reg[2] ,
    \xor_ln124_75_reg_33007_reg[4] ,
    x_assign_78_reg_33547,
    q1_reg_i_123_0,
    or_ln134_63_fu_11516_p3,
    \xor_ln124_139_reg_33679_reg[4] ,
    q6_reg_i_58_1,
    \xor_ln124_203_reg_34306_reg[5] ,
    \xor_ln124_203_reg_34306_reg[4] ,
    \xor_ln124_203_reg_34306_reg[3] ,
    \xor_ln124_266_reg_34863_reg[2] ,
    or_ln134_159_fu_25170_p3,
    q6_reg_21,
    q2_reg_40,
    clefia_s0_address21,
    clefia_s0_address218_out,
    q6_reg_22,
    q6_reg_23,
    q6_reg_i_43_2,
    q2_reg_i_65_0,
    q2_reg_i_65_1,
    q6_reg_i_42_0,
    q2_reg_i_64_0,
    q2_reg_i_64_1,
    q1_reg_i_17_1,
    q6_reg_i_42_1,
    q6_reg_i_40_0,
    q2_reg_i_62__0_0,
    q2_reg_i_62__0_1,
    q2_reg_i_62__0_2,
    q2_reg_i_62__0_3,
    q2_reg_i_57_1,
    q2_reg_i_53__0_0,
    q2_reg_i_53__0_1,
    q2_reg_i_56_0,
    q0_reg_i_59__0_0,
    q1_reg_30,
    q1_reg_31,
    \xor_ln124_380_reg_36258_reg[4] ,
    \xor_ln124_380_reg_36258_reg[3] );
  output [7:0]q1_reg_0;
  output [7:0]q1_reg_1;
  output clefia_s0_ce1;
  output [4:0]DOADO;
  output [7:0]q6_reg_0;
  output [7:0]q2_reg_0;
  output [7:0]q2_reg_1;
  output [7:0]q0_reg_0;
  output [2:0]D;
  output q6_reg_1;
  output [7:0]q1_reg_2;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [7:0]\reg_2454_reg[7] ;
  output \xor_ln124_251_reg_34887_reg[0] ;
  output [7:0]\reg_2446_reg[7] ;
  output \xor_ln124_251_reg_34887_reg[1] ;
  output \xor_ln124_251_reg_34887_reg[2] ;
  output \xor_ln124_251_reg_34887_reg[3] ;
  output \xor_ln124_251_reg_34887_reg[4] ;
  output \xor_ln124_251_reg_34887_reg[5] ;
  output \xor_ln124_251_reg_34887_reg[6] ;
  output \xor_ln124_251_reg_34887_reg[7] ;
  output [7:0]\reg_2446_reg[7]_0 ;
  output clefia_s0_address2112_out;
  output [7:0]\reg_2406_reg[7] ;
  output [7:0]q1_reg_3;
  output [7:0]\ap_CS_fsm_reg[5] ;
  output [7:0]q0_reg_1;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[0] ;
  output [7:0]\reg_2505_reg[7] ;
  output [0:0]q0_reg_2;
  output [7:0]q0_reg_3;
  output [0:0]q0_reg_4;
  output [2:0]\xor_ln124_387_reg_36028_reg[5] ;
  output [7:0]q0_reg_5;
  output [0:0]q1_reg_4;
  output [2:0]\xor_ln124_228_reg_34532_reg[4] ;
  output [7:0]ap_enable_reg_pp0_iter3_reg_0;
  output [7:0]ap_enable_reg_pp0_iter3_reg_1;
  output [7:0]\reg_2462_reg[7] ;
  output [3:0]\xor_ln124_332_reg_35549_reg[7] ;
  output [7:0]\reg_2493_reg[7] ;
  output [7:0]\reg_2454_reg[7]_0 ;
  output \x_assign_271_reg_36085_reg[0] ;
  output \x_assign_271_reg_36085_reg[2] ;
  output \trunc_ln134_454_reg_36091_reg[5] ;
  output clefia_s0_address219_out;
  output [7:0]ap_enable_reg_pp0_iter3_reg_2;
  output [7:0]\xor_ln124_254_reg_34905_reg[7] ;
  output ce03;
  output clefia_s0_address01;
  output [7:0]\reg_2428_reg[7] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [2:0]\xor_ln124_291_reg_35036_reg[5] ;
  output [0:0]q2_reg_2;
  output [0:0]q2_reg_3;
  output [0:0]q2_reg_4;
  output [3:0]q1_reg_5;
  output [1:0]q1_reg_6;
  output [6:0]q2_reg_5;
  output [4:0]\xor_ln124_131_reg_33491_reg[7] ;
  output [7:0]\xor_ln124_292_reg_35041_reg[7] ;
  output [7:0]\xor_ln124_133_reg_33501_reg[7] ;
  output [7:0]\xor_ln124_324_reg_35361_reg[7] ;
  output [7:0]\xor_ln124_356_reg_35697_reg[7] ;
  output [1:0]q1_reg_7;
  output q1_reg_8;
  output q1_reg_9;
  output q1_reg_10;
  output \reg_2505_reg[5] ;
  output \ap_CS_fsm_reg[7] ;
  output [7:0]q1_reg_11;
  output [7:0]\reg_2428_reg[7]_0 ;
  output [7:0]\xor_ln124_283_reg_35249_reg[7] ;
  output [3:0]q1_reg_12;
  output [1:0]q1_reg_13;
  output [7:0]q1_reg_14;
  output [7:0]q1_reg_15;
  output [5:0]\xor_ln124_229_reg_34537_reg[7] ;
  output [5:0]\xor_ln124_197_reg_34174_reg[7] ;
  output [1:0]q1_reg_16;
  output [7:0]q0_reg_6;
  output q0_reg_7;
  output q1_reg_17;
  output [0:0]\xor_ln124_68_reg_32856_reg[5] ;
  output [0:0]\xor_ln124_36_reg_32582_reg[5] ;
  output [0:0]q2_reg_6;
  output [5:0]\xor_ln124_171_reg_34015_reg[7] ;
  output [5:0]\xor_ln124_67_reg_32851_reg[7] ;
  output [5:0]\xor_ln124_99_reg_33155_reg[7] ;
  output [5:0]\xor_ln124_35_reg_32626_reg[7] ;
  output [0:0]q2_reg_7;
  output [7:0]q6_reg_2;
  output [1:0]q2_reg_8;
  output [3:0]q6_reg_3;
  output [1:0]q6_reg_4;
  output q6_reg_5;
  output [0:0]q2_reg_9;
  output [1:0]\xor_ln124_206_reg_34324_reg[5] ;
  output [1:0]\reg_2515_reg[5] ;
  output [3:0]\xor_ln124_262_reg_34818_reg[5] ;
  output [3:0]\xor_ln124_70_reg_32866_reg[5] ;
  output [3:0]\xor_ln124_102_reg_33170_reg[5] ;
  output [3:0]\xor_ln124_38_reg_32588_reg[5] ;
  output [7:0]\reg_2428_reg[7]_1 ;
  output [7:0]\reg_2446_reg[7]_1 ;
  output [7:0]\reg_2428_reg[7]_2 ;
  output [7:0]\xor_ln124_124_reg_33725_reg[7] ;
  output [1:0]q1_reg_18;
  output [1:0]q1_reg_19;
  output [0:0]\xor_ln124_198_reg_34180_reg[5] ;
  output [0:0]\xor_ln124_325_reg_35366_reg[5] ;
  output [0:0]\xor_ln124_134_reg_33506_reg[5] ;
  output [0:0]\xor_ln124_357_reg_35702_reg[5] ;
  output [0:0]q1_reg_20;
  output [4:0]\xor_ln124_300_reg_35213_reg[7] ;
  output [7:0]\reg_2493_reg[7]_0 ;
  output clefia_s0_address0122_out;
  output [4:0]\xor_ln124_268_reg_34875_reg[6] ;
  output [5:0]\reg_2469_reg[6] ;
  output [4:0]\reg_2419_reg[7] ;
  output [7:0]\reg_2462_reg[7]_0 ;
  output q0_reg_8;
  output [2:0]q0_reg_9;
  output q0_reg_10;
  output [1:0]q0_reg_11;
  output [2:0]q0_reg_12;
  output [3:0]q2_reg_10;
  output [1:0]q2_reg_11;
  output [6:0]\reg_2510_reg[7] ;
  output [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  output [6:0]\z_102_reg_34458_reg[7] ;
  output [1:0]q2_reg_12;
  output [7:0]q2_reg_13;
  output [6:0]\xor_ln124_69_reg_32861_reg[7] ;
  output [6:0]\xor_ln124_101_reg_33165_reg[7] ;
  output [6:0]\xor_ln124_37_reg_32631_reg[7] ;
  output [7:0]q6_reg_6;
  output q6_reg_7;
  output [1:0]q6_reg_8;
  output [4:0]q0_reg_13;
  output q2_reg_14;
  output q2_reg_15;
  output q2_reg_16;
  output [2:0]q2_reg_17;
  output [1:0]q2_reg_18;
  output [2:0]q2_reg_19;
  output [7:0]q2_reg_20;
  output [7:0]q2_reg_21;
  output q6_reg_9;
  output q6_reg_10;
  output [7:0]q0_reg_14;
  output q1_reg_21;
  output [7:0]\x_assign_144_reg_34270_reg[7] ;
  output [7:0]\ct_load_2_reg_32187_reg[7] ;
  output [7:0]\ct_load_3_reg_32218_reg[7] ;
  output [7:0]\reg_2400_reg[7] ;
  output q6_reg_11;
  output [2:0]q6_reg_12;
  output [7:0]\reg_2406_reg[7]_0 ;
  output [7:0]\reg_2428_reg[7]_3 ;
  output [7:0]\reg_2454_reg[7]_1 ;
  output [7:0]\xor_ln124_92_reg_33389_reg[7] ;
  output [3:0]\reg_2412_reg[6] ;
  output [7:0]\reg_2446_reg[7]_2 ;
  output q1_reg_22;
  output ce43;
  output [7:0]\ct_load_reg_32141_pp0_iter1_reg_reg[7] ;
  output [1:0]q6_reg_13;
  output [2:0]q6_reg_14;
  output q6_reg_15;
  output q1_reg_23;
  output [2:0]\reg_2469_reg[6]_0 ;
  output q6_reg_16;
  output [5:0]\reg_2419_reg[6] ;
  output q6_reg_17;
  output q6_reg_18;
  output [3:0]\xor_ln124_45_reg_32690_reg[5] ;
  output [2:0]\xor_ln124_237_reg_34599_reg[3] ;
  output [5:0]\reg_2412_reg[7] ;
  output \x_assign_153_reg_34501_reg[5] ;
  output \x_assign_153_reg_34501_reg[4] ;
  output [1:0]\x_assign_150_reg_34479_reg[4] ;
  output \reg_2505_reg[2] ;
  output \x_assign_153_reg_34501_reg[7] ;
  output \x_assign_153_reg_34501_reg[6] ;
  output q2_reg_22;
  output q2_reg_23;
  output [3:0]\xor_ln124_235_reg_34587_reg[6] ;
  output q6_reg_19;
  output q6_reg_20;
  output [5:0]\reg_2419_reg[7]_0 ;
  output [4:0]\reg_2412_reg[6]_0 ;
  output [0:0]\xor_ln124_77_reg_33017_reg[2] ;
  output q2_reg_24;
  output \trunc_ln134_217_reg_34235_reg[2] ;
  output \trunc_ln134_217_reg_34235_reg[3] ;
  output \trunc_ln134_217_reg_34235_reg[1] ;
  output \x_assign_177_reg_34777_reg[5] ;
  output \x_assign_177_reg_34777_reg[4] ;
  output [1:0]\x_assign_174_reg_34755_reg[4] ;
  output q2_reg_25;
  output \xor_ln124_204_reg_34312_reg[2] ;
  output q2_reg_26;
  output \x_assign_177_reg_34777_reg[7] ;
  output \x_assign_177_reg_34777_reg[6] ;
  output \x_assign_175_reg_34761_reg[7] ;
  output \x_assign_175_reg_34761_reg[6] ;
  output q2_reg_27;
  output q2_reg_28;
  output q2_reg_29;
  output q2_reg_30;
  output \x_assign_175_reg_34761_reg[1] ;
  output \x_assign_175_reg_34761_reg[0] ;
  output \xor_ln124_91_reg_33383_reg[0] ;
  output \xor_ln124_91_reg_33383_reg[1] ;
  output \xor_ln124_91_reg_33383_reg[2] ;
  output \xor_ln124_91_reg_33383_reg[3] ;
  output \xor_ln124_91_reg_33383_reg[4] ;
  output \xor_ln124_91_reg_33383_reg[5] ;
  output \xor_ln124_91_reg_33383_reg[6] ;
  output \xor_ln124_91_reg_33383_reg[7] ;
  output \xor_ln124_59_reg_33047_reg[0] ;
  output ce25;
  output \xor_ln124_59_reg_33047_reg[1] ;
  output \xor_ln124_59_reg_33047_reg[2] ;
  output \xor_ln124_59_reg_33047_reg[3] ;
  output \xor_ln124_59_reg_33047_reg[4] ;
  output \xor_ln124_59_reg_33047_reg[5] ;
  output \xor_ln124_59_reg_33047_reg[6] ;
  output \xor_ln124_59_reg_33047_reg[7] ;
  output [7:0]q0_reg_15;
  input ap_clk;
  input clefia_s0_ce2;
  input clefia_s1_ce6;
  input clefia_s1_ce5;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce4;
  input \xor_ln124_46_reg_32696_reg[3] ;
  input [7:0]Q;
  input \xor_ln124_46_reg_32696_reg[4] ;
  input \xor_ln124_46_reg_32696_reg[5] ;
  input [0:0]\xor_ln124_46_reg_32696_reg[5]_0 ;
  input \xor_ln124_46_reg_32696_reg[5]_1 ;
  input [7:0]\xor_ln124_45_reg_32690_reg[7] ;
  input reg_2412123_out;
  input reg_2400125_out;
  input [14:0]q1_reg_24;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0;
  input clefia_s0_address2113_out;
  input [7:0]q2_reg_i_185__0_0;
  input [7:0]\xor_ln124_268_reg_34875_reg[7] ;
  input clefia_s0_address415_out;
  input clefia_s0_address413_out;
  input clefia_s0_address414_out;
  input [7:0]q1_reg_i_184_0;
  input [7:0]q6_reg_i_43_0;
  input ap_enable_reg_pp0_iter2;
  input [7:0]q2_reg_i_57_0;
  input [7:0]q0_reg_i_83__0_0;
  input clefia_s0_address416_out;
  input clefia_s0_address417_out;
  input [7:0]q6_reg_i_43_1;
  input [7:0]\xor_ln124_330_reg_35539_reg[7] ;
  input reg_24861;
  input [7:0]q2_reg_31;
  input [7:0]q2_reg_32;
  input clefia_s0_address41;
  input clefia_s0_address2110_out;
  input clefia_s0_address2111_out;
  input ap_enable_reg_pp0_iter3;
  input reg_247813_out;
  input reg_24781;
  input pt_address0130_out;
  input [7:0]\xor_ln124_405_reg_36442_reg[7] ;
  input [7:0]\xor_ln124_405_reg_36442_reg[7]_0 ;
  input [3:0]or_ln134_195_fu_31483_p3;
  input [5:0]x_assign_297_reg_36406;
  input [5:0]or_ln134_197_fu_31495_p3;
  input [7:0]x_assign_294_reg_36384;
  input [3:0]\xor_ln124_405_reg_36442_reg[5] ;
  input [3:0]\xor_ln124_405_reg_36442_reg[3] ;
  input \xor_ln124_188_reg_34336_reg[5] ;
  input \xor_ln124_187_reg_34330_reg[5] ;
  input \xor_ln124_220_reg_34617_reg[5] ;
  input [2:0]\xor_ln124_423_reg_36472_reg[5] ;
  input \xor_ln124_423_reg_36472_reg[5]_0 ;
  input \xor_ln124_219_reg_34611_reg[5] ;
  input \xor_ln124_425_reg_36482_reg[4] ;
  input [7:0]\xor_ln124_1248_reg_36322_reg[2] ;
  input \xor_ln124_219_reg_34611_reg[4] ;
  input [7:0]\xor_ln124_221_reg_34623_reg[7] ;
  input \xor_ln124_187_reg_34330_reg[4] ;
  input \xor_ln124_219_reg_34611_reg[3] ;
  input \xor_ln124_187_reg_34330_reg[3] ;
  input [2:0]\xor_ln124_252_reg_34893_reg[4] ;
  input \xor_ln124_252_reg_34893_reg[2] ;
  input \xor_ln124_219_reg_34611_reg[2] ;
  input \xor_ln124_187_reg_34330_reg[2] ;
  input \reg_2419_reg[0] ;
  input reg_2419120_out;
  input \reg_2436_reg[0] ;
  input clefia_s0_address0115_out;
  input reg_23941;
  input [7:0]q0_reg_i_12_0;
  input pt_address0128_out;
  input clefia_s0_address0124_out;
  input pt_ce011;
  input q2_reg_33;
  input q2_reg_34;
  input q1_reg_25;
  input [7:0]q1_reg_i_20_0;
  input q2_reg_35;
  input clefia_s0_address0121_out;
  input clefia_s0_address0123_out;
  input ap_enable_reg_pp0_iter4;
  input q1_reg_26;
  input p_57_in;
  input reg_24361;
  input reg_24191;
  input \reg_2469_reg[0] ;
  input reg_24122;
  input reg_24193;
  input reg_24691;
  input reg_246914_out;
  input [7:0]q2_reg_36;
  input [7:0]q1_reg_27;
  input ce18;
  input [2:0]\xor_ln124_315_reg_35585_reg[5] ;
  input \xor_ln124_315_reg_35585_reg[5]_0 ;
  input \xor_ln124_379_reg_36252_reg[5] ;
  input \xor_ln124_156_reg_34061_reg[5] ;
  input \xor_ln124_347_reg_35921_reg[5] ;
  input [7:0]\xor_ln124_346_reg_35915_reg[7] ;
  input [7:0]\xor_ln124_348_reg_35927_reg[7] ;
  input [7:0]DOBDO;
  input [4:0]\xor_ln124_155_reg_34055_reg[7] ;
  input [7:0]\xor_ln124_316_reg_35591_reg[7] ;
  input [7:0]\xor_ln124_157_reg_34067_reg[7] ;
  input [7:0]\xor_ln124_348_reg_35927_reg[7]_0 ;
  input [7:0]\xor_ln124_380_reg_36258_reg[7] ;
  input [0:0]\xor_ln124_380_reg_36258_reg[2] ;
  input [7:0]q0_reg_16;
  input clefia_s0_address0116_out;
  input clefia_s0_address0114_out;
  input [7:0]q1_reg_28;
  input [7:0]q0_reg_17;
  input clefia_s0_address0120_out;
  input clefia_s0_address0117_out;
  input clefia_s0_address0118_out;
  input [7:0]q1_reg_29;
  input [5:0]\xor_ln124_253_reg_34899_reg[7] ;
  input [5:0]\xor_ln124_221_reg_34623_reg[7]_0 ;
  input [0:0]\xor_ln124_221_reg_34623_reg[2] ;
  input [6:0]\xor_ln124_189_reg_34342_reg[7] ;
  input [7:0]\xor_ln124_424_reg_36477_reg[7] ;
  input \xor_ln124_422_reg_36467_reg[3] ;
  input [0:0]\xor_ln124_92_reg_33389_reg[5] ;
  input \xor_ln124_92_reg_33389_reg[5]_0 ;
  input [0:0]\xor_ln124_60_reg_33053_reg[5] ;
  input \xor_ln124_124_reg_33725_reg[5] ;
  input [7:0]\xor_ln124_268_reg_34875_reg[7]_0 ;
  input \xor_ln124_235_reg_34587_reg[5] ;
  input [5:0]\xor_ln124_91_reg_33383_reg[7]_0 ;
  input [5:0]\xor_ln124_123_reg_33719_reg[7] ;
  input [5:0]\xor_ln124_59_reg_33047_reg[7]_0 ;
  input \xor_ln124_283_reg_35249_reg[5] ;
  input \xor_ln124_282_reg_35243_reg[5] ;
  input \xor_ln124_266_reg_34863_reg[5] ;
  input [2:0]x_assign_3_reg_32326;
  input [2:0]\xor_ln124_46_reg_32696_reg[4]_0 ;
  input [7:0]\xor_ln124_45_reg_32690_reg[1] ;
  input \xor_ln124_44_reg_32684_reg[5] ;
  input [7:0]q0_reg_i_11__0_0;
  input \xor_ln124_269_reg_34881_reg[5] ;
  input [7:0]q0_reg_i_9__0_0;
  input [3:0]\xor_ln124_285_reg_35261_reg[5] ;
  input [3:0]\xor_ln124_94_reg_33401_reg[5] ;
  input [3:0]\xor_ln124_126_reg_33737_reg[5] ;
  input [7:0]q2_reg_37;
  input [7:0]\xor_ln124_62_reg_33065_reg[4] ;
  input [7:0]\xor_ln124_166_reg_33842_reg[7] ;
  input [7:0]\xor_ln124_100_reg_33160_reg[7] ;
  input [5:0]or_ln134_45_fu_8128_p3;
  input [7:0]or_ln134_46_fu_8134_p3;
  input [7:0]x_assign_67_reg_33093;
  input [7:0]\xor_ln124_228_reg_34532_reg[7] ;
  input [7:0]\xor_ln124_102_reg_33170_reg[7] ;
  input [7:0]x_assign_64_reg_33071;
  input [7:0]\xor_ln124_166_reg_33842_reg[7]_0 ;
  input [7:0]x_assign_117_reg_33781;
  input [5:0]x_assign_112_reg_33743;
  input [5:0]or_ln134_78_fu_12678_p3;
  input [7:0]\xor_ln124_164_reg_33832_reg[7] ;
  input [7:0]\xor_ln124_27_reg_32743_reg[7] ;
  input [3:0]or_ln134_76_fu_12666_p3;
  input [5:0]x_assign_114_reg_33759;
  input [1:0]or_ln134_75_fu_12660_p3;
  input [3:0]\xor_ln124_166_reg_33842_reg[5] ;
  input [3:0]\xor_ln124_164_reg_33832_reg[3] ;
  input \xor_ln124_252_reg_34893_reg[4]_0 ;
  input \xor_ln124_252_reg_34893_reg[3] ;
  input \xor_ln124_254_reg_34905_reg[2] ;
  input [0:0]\xor_ln124_254_reg_34905_reg[2]_0 ;
  input [0:0]\xor_ln124_190_reg_34348_reg[2] ;
  input \xor_ln124_222_reg_34629_reg[5] ;
  input \xor_ln124_254_reg_34905_reg[5] ;
  input \xor_ln124_190_reg_34348_reg[5] ;
  input \xor_ln124_189_reg_34342_reg[4] ;
  input \xor_ln124_189_reg_34342_reg[3] ;
  input [7:0]\xor_ln124_228_reg_34532_reg[7]_0 ;
  input [7:0]or_ln134_110_fu_17699_p3;
  input [5:0]or_ln134_109_fu_17693_p3;
  input [7:0]x_assign_163_reg_34416;
  input [7:0]\xor_ln124_134_reg_33506_reg[7] ;
  input [7:0]\xor_ln124_230_reg_34542_reg[7] ;
  input [7:0]x_assign_160_reg_34394;
  input [3:0]\xor_ln124_228_reg_34532_reg[3] ;
  input [5:0]x_assign_165_reg_34432;
  input [7:0]\xor_ln124_293_reg_35046_reg[7] ;
  input [7:0]x_assign_208_reg_34936;
  input [5:0]x_assign_213_reg_34974;
  input [7:0]or_ln134_142_fu_21906_p3;
  input [5:0]or_ln134_141_fu_21900_p3;
  input [7:0]\xor_ln124_291_reg_35036_reg[7] ;
  input [7:0]x_assign_211_reg_34958;
  input [3:0]\xor_ln124_291_reg_35036_reg[3] ;
  input \xor_ln124_348_reg_35927_reg[5] ;
  input [0:0]\xor_ln124_349_reg_35933_reg[5] ;
  input \xor_ln124_349_reg_35933_reg[5]_0 ;
  input [0:0]\xor_ln124_158_reg_34073_reg[5] ;
  input [0:0]\xor_ln124_381_reg_36264_reg[5] ;
  input \xor_ln124_317_reg_35597_reg[5] ;
  input [7:0]\xor_ln124_357_reg_35702_reg[7] ;
  input [7:0]\xor_ln124_357_reg_35702_reg[7]_0 ;
  input [3:0]or_ln134_171_fu_26314_p3;
  input [7:0]x_assign_261_reg_35641;
  input [7:0]x_assign_258_reg_35619;
  input [3:0]\xor_ln124_357_reg_35702_reg[5]_0 ;
  input [3:0]\xor_ln124_357_reg_35702_reg[5]_1 ;
  input [7:0]\xor_ln124_355_reg_35692_reg[7] ;
  input [7:0]\xor_ln124_355_reg_35692_reg[7]_0 ;
  input [1:0]or_ln134_172_fu_26320_p3;
  input [3:0]\xor_ln124_357_reg_35702_reg[3] ;
  input [5:0]x_assign_259_reg_35625;
  input [6:0]\xor_ln124_422_reg_36467_reg[7] ;
  input \xor_ln124_268_reg_34875_reg[2] ;
  input [7:0]x_assign_177_reg_34777;
  input [5:0]or_ln134_116_fu_20140_p3;
  input [6:0]\xor_ln124_43_reg_32678_reg[7] ;
  input \xor_ln124_237_reg_34599_reg[2] ;
  input [3:0]\xor_ln124_237_reg_34599_reg[3]_0 ;
  input [5:0]or_ln134_100_fu_17863_p3;
  input [6:0]\xor_ln124_237_reg_34599_reg[7] ;
  input [6:0]\xor_ln124_237_reg_34599_reg[7]_0 ;
  input [7:0]or_ln134_99_fu_17857_p3;
  input [7:0]x_assign_153_reg_34501;
  input [5:0]or_ln134_115_fu_20134_p3;
  input [7:0]\xor_ln124_284_reg_35255_reg[7] ;
  input [6:0]\xor_ln124_93_reg_33395_reg[7] ;
  input [6:0]\xor_ln124_125_reg_33731_reg[7] ;
  input [6:0]\xor_ln124_61_reg_33059_reg[7] ;
  input [3:0]\xor_ln124_45_reg_32690_reg[7]_0 ;
  input [5:0]x_assign_151_reg_34485;
  input [3:0]\xor_ln124_269_reg_34881_reg[3] ;
  input [5:0]x_assign_175_reg_34761;
  input \xor_ln124_93_reg_33395_reg[4] ;
  input \xor_ln124_93_reg_33395_reg[4]_0 ;
  input \xor_ln124_284_reg_35255_reg[4] ;
  input \xor_ln124_237_reg_34599_reg[4] ;
  input \xor_ln124_268_reg_34875_reg[4] ;
  input \xor_ln124_125_reg_33731_reg[3] ;
  input \xor_ln124_284_reg_35255_reg[3] ;
  input \xor_ln124_237_reg_34599_reg[3]_1 ;
  input \xor_ln124_43_reg_32678_reg[4] ;
  input \xor_ln124_43_reg_32678_reg[3] ;
  input \xor_ln124_268_reg_34875_reg[3] ;
  input [0:0]\xor_ln124_284_reg_35255_reg[2] ;
  input \xor_ln124_269_reg_34881_reg[2] ;
  input [3:0]\xor_ln124_269_reg_34881_reg[5]_0 ;
  input \xor_ln124_238_reg_34605_reg[2] ;
  input [3:0]\xor_ln124_238_reg_34605_reg[5] ;
  input [0:0]\xor_ln124_285_reg_35261_reg[2] ;
  input \xor_ln124_189_reg_34342_reg[5] ;
  input [6:0]\xor_ln124_378_reg_36246_reg[7] ;
  input [6:0]\xor_ln124_314_reg_35579_reg[7] ;
  input \xor_ln124_45_reg_32690_reg[5]_0 ;
  input [3:0]\xor_ln124_100_reg_33160_reg[3] ;
  input [5:0]x_assign_69_reg_33109;
  input \xor_ln124_43_reg_32678_reg[5] ;
  input [1:0]\xor_ln124_124_reg_33725_reg[4] ;
  input \xor_ln124_251_reg_34887_reg[4]_0 ;
  input [6:0]\xor_ln124_251_reg_34887_reg[7]_0 ;
  input \xor_ln124_251_reg_34887_reg[3]_0 ;
  input [5:0]\xor_ln124_235_reg_34587_reg[7] ;
  input [7:0]x_assign_150_reg_34479;
  input [4:0]x_assign_144_reg_34270;
  input [7:0]x_assign_126_reg_34207;
  input \xor_ln124_203_reg_34306_reg[7] ;
  input [4:0]\xor_ln124_203_reg_34306_reg[7]_0 ;
  input [7:0]\xor_ln124_203_reg_34306_reg[7]_1 ;
  input [3:0]\xor_ln124_282_reg_35243_reg[7] ;
  input \xor_ln124_203_reg_34306_reg[6] ;
  input \xor_ln124_203_reg_34306_reg[1] ;
  input \xor_ln124_203_reg_34306_reg[0] ;
  input [3:0]\xor_ln124_219_reg_34611_reg[7] ;
  input [3:0]\xor_ln124_187_reg_34330_reg[7] ;
  input \xor_ln124_251_reg_34887_reg[5]_0 ;
  input \xor_ln124_251_reg_34887_reg[2]_0 ;
  input \xor_ln124_314_reg_35579_reg[5] ;
  input \xor_ln124_378_reg_36246_reg[5] ;
  input [7:0]\xor_ln124_29_reg_32755_reg[7] ;
  input [7:0]or_ln134_10_reg_32672;
  input [6:0]or_ln134_8_fu_5218_p3;
  input [7:0]\xor_ln124_30_reg_32761_reg[7] ;
  input [7:0]x_assign_13_reg_32707;
  input [3:0]x_assign_15_reg_32610;
  input [7:0]\xor_ln124_28_reg_32749_reg[7] ;
  input [7:0]\xor_ln124_28_reg_32749_reg[7]_0 ;
  input \xor_ln124_29_reg_32755_reg[4] ;
  input [2:0]\xor_ln124_27_reg_32743_reg[4] ;
  input [2:0]\xor_ln124_29_reg_32755_reg[3] ;
  input \xor_ln124_29_reg_32755_reg[3]_0 ;
  input \xor_ln124_29_reg_32755_reg[2] ;
  input [7:0]\xor_ln124_68_reg_32856_reg[7] ;
  input [7:0]x_assign_43_reg_32789;
  input [7:0]or_ln134_30_fu_5862_p3;
  input [5:0]or_ln134_29_fu_5856_p3;
  input [7:0]\xor_ln124_70_reg_32866_reg[7] ;
  input [7:0]x_assign_40_reg_32767;
  input [3:0]\xor_ln124_68_reg_32856_reg[3] ;
  input [5:0]x_assign_45_reg_32805;
  input [7:0]q2_reg_38;
  input [7:0]\xor_ln124_134_reg_33506_reg[7]_0 ;
  input [7:0]x_assign_88_reg_33407;
  input [5:0]x_assign_93_reg_33445;
  input [7:0]or_ln134_62_fu_10406_p3;
  input [5:0]or_ln134_61_fu_10400_p3;
  input [7:0]\xor_ln124_132_reg_33496_reg[7] ;
  input [7:0]x_assign_91_reg_33429;
  input [3:0]\xor_ln124_132_reg_33496_reg[3] ;
  input [7:0]\xor_ln124_196_reg_34169_reg[7] ;
  input [7:0]x_assign_139_reg_34101;
  input [5:0]x_assign_138_reg_34095;
  input [5:0]or_ln134_94_fu_14950_p3;
  input [7:0]or_ln134_93_fu_14944_p3;
  input [0:0]\xor_ln124_425_reg_36482_reg[5] ;
  input [7:0]\xor_ln124_260_reg_34808_reg[7] ;
  input [7:0]or_ln134_126_fu_19982_p3;
  input [5:0]or_ln134_125_fu_19976_p3;
  input [7:0]x_assign_187_reg_34697;
  input [7:0]\xor_ln124_262_reg_34818_reg[7] ;
  input [7:0]x_assign_184_reg_34675;
  input [5:0]x_assign_189_reg_34713;
  input [3:0]\xor_ln124_260_reg_34808_reg[3] ;
  input \xor_ln124_285_reg_35261_reg[3] ;
  input \xor_ln124_285_reg_35261_reg[4] ;
  input [7:0]\xor_ln124_325_reg_35366_reg[7] ;
  input [3:0]or_ln134_155_fu_24042_p3;
  input [7:0]x_assign_237_reg_35305;
  input [7:0]x_assign_234_reg_35283;
  input [3:0]\xor_ln124_325_reg_35366_reg[5]_0 ;
  input [3:0]\xor_ln124_325_reg_35366_reg[5]_1 ;
  input [7:0]\xor_ln124_323_reg_35356_reg[7] ;
  input [1:0]or_ln134_156_fu_24048_p3;
  input [3:0]\xor_ln124_325_reg_35366_reg[3] ;
  input [7:0]\xor_ln124_387_reg_36028_reg[7] ;
  input [4:0]or_ln134_190_fu_28604_p3;
  input [4:0]or_ln134_189_fu_28598_p3;
  input [5:0]x_assign_283_reg_35961;
  input [6:0]x_assign_282_reg_35955;
  input [7:0]\xor_ln124_389_reg_36038_reg[7] ;
  input [6:0]x_assign_285_reg_35977;
  input [4:0]x_assign_280_reg_35939;
  input [2:0]or_ln134_187_fu_28586_p3;
  input [1:0]or_ln134_188_fu_28592_p3;
  input \xor_ln124_423_reg_36472_reg[3] ;
  input [7:0]\xor_ln124_27_reg_32743_reg[7]_0 ;
  input [1:0]\xor_ln124_283_reg_35249_reg[4] ;
  input [5:0]x_assign_235_reg_35289;
  input \xor_ln124_282_reg_35243_reg[4] ;
  input \xor_ln124_282_reg_35243_reg[3] ;
  input \xor_ln124_282_reg_35243_reg[2] ;
  input [7:0]\xor_ln124_77_reg_33017_reg[7] ;
  input [7:0]q0_reg_i_43__0_0;
  input [7:0]x_assign_100_reg_33867;
  input [7:0]x_assign_103_reg_33889;
  input [7:0]or_ln134_69_fu_13624_p3;
  input [4:0]x_assign_123_reg_33969;
  input [7:0]or_ln134_82_fu_13806_p3;
  input [7:0]or_ln134_80_fu_13794_p3;
  input [7:0]q1_reg_i_51_0;
  input [5:0]x_assign_102_reg_33883;
  input [5:0]or_ln134_70_fu_13630_p3;
  input [7:0]q2_reg_i_23_0;
  input [3:0]\xor_ln124_173_reg_34025_reg[5] ;
  input [3:0]\xor_ln124_173_reg_34025_reg[5]_0 ;
  input [3:0]\xor_ln124_173_reg_34025_reg[3] ;
  input [2:0]\xor_ln124_173_reg_34025_reg[4] ;
  input [2:0]\xor_ln124_173_reg_34025_reg[3]_0 ;
  input [2:0]\xor_ln124_173_reg_34025_reg[3]_1 ;
  input [7:0]q0_reg_i_9__0_1;
  input [3:0]\xor_ln124_238_reg_34605_reg[5]_0 ;
  input [7:0]\xor_ln124_364_reg_35885_reg[7] ;
  input [5:0]or_ln134_164_fu_27272_p3;
  input [7:0]or_ln134_163_fu_27266_p3;
  input [7:0]or_ln134_165_fu_27278_p3;
  input [7:0]x_assign_264_reg_35791;
  input [3:0]x_assign_266_reg_35813;
  input [4:0]x_assign_267_reg_35829;
  input [7:0]q2_reg_i_24_0;
  input [7:0]q2_reg_i_24_1;
  input [7:0]q2_reg_i_90_0;
  input [7:0]x_assign_246_reg_35743;
  input [6:0]or_ln134_176_fu_27448_p3;
  input [3:0]q1_reg_i_137_0;
  input [3:0]\xor_ln124_364_reg_35885_reg[3] ;
  input [3:0]\xor_ln124_364_reg_35885_reg[3]_0 ;
  input [2:0]\xor_ln124_364_reg_35885_reg[4] ;
  input [2:0]\xor_ln124_364_reg_35885_reg[4]_0 ;
  input [7:0]\xor_ln124_403_reg_36432_reg[7] ;
  input [5:0]x_assign_295_reg_36390;
  input [1:0]or_ln134_196_fu_31489_p3;
  input \xor_ln124_45_reg_32690_reg[4] ;
  input \xor_ln124_45_reg_32690_reg[3] ;
  input \xor_ln124_45_reg_32690_reg[2] ;
  input [7:0]q2_reg_39;
  input [5:0]or_ln134_35_fu_9068_p3;
  input [7:0]x_assign_57_reg_33233;
  input [7:0]or_ln134_36_fu_9074_p3;
  input [6:0]or_ln134_50_fu_9262_p3;
  input [7:0]or_ln134_49_fu_9256_p3;
  input [7:0]x_assign_74_reg_33281;
  input [7:0]\xor_ln124_396_reg_36216_reg[7] ;
  input [7:0]q1_reg_i_124_0;
  input [7:0]x_assign_54_reg_33211;
  input [7:0]or_ln134_47_fu_9244_p3;
  input [2:0]\xor_ln124_107_reg_33343_reg[4] ;
  input [5:0]x_assign_52_reg_33195;
  input [3:0]x_assign_72_reg_33259;
  input [7:0]q2_reg_i_24_2;
  input [7:0]x_assign_201_reg_35093;
  input [5:0]x_assign_196_reg_35015;
  input [7:0]or_ln134_132_fu_22728_p3;
  input [5:0]or_ln134_131_fu_22722_p3;
  input [7:0]or_ln134_145_fu_22910_p3;
  input [6:0]or_ln134_146_fu_22916_p3;
  input [7:0]x_assign_218_reg_35141;
  input [3:0]x_assign_216_reg_35119;
  input [7:0]\xor_ln124_171_reg_34015_reg[7]_0 ;
  input [7:0]\xor_ln124_171_reg_34015_reg[7]_1 ;
  input [6:0]or_ln134_79_fu_13788_p3;
  input [0:0]x_assign_121_reg_33937;
  input \xor_ln124_236_reg_34593_reg[4] ;
  input [7:0]q1_reg_i_17_0;
  input \xor_ln124_236_reg_34593_reg[3] ;
  input [7:0]q1_reg_i_52_0;
  input [7:0]q1_reg_i_52_1;
  input [7:0]q1_reg_i_127_0;
  input [5:0]x_assign_247_reg_35749;
  input [3:0]q6_reg_i_58_0;
  input [7:0]q1_reg_i_52_2;
  input [7:0]x_assign_198_reg_35071;
  input [7:0]or_ln134_143_fu_22898_p3;
  input [2:0]\xor_ln124_298_reg_35203_reg[4] ;
  input [3:0]q6_reg_i_59_0;
  input [7:0]q1_reg_i_168_0;
  input [7:0]or_ln134_175_fu_27442_p3;
  input [3:0]\xor_ln124_206_reg_34324_reg[5]_0 ;
  input [7:0]q0_reg_i_9__0_2;
  input [6:0]or_ln134_83_fu_15653_p3;
  input [7:0]x_assign_129_reg_34229;
  input [3:0]\xor_ln124_206_reg_34324_reg[5]_1 ;
  input [3:0]q0_reg_i_25__0_0;
  input [3:0]\xor_ln124_269_reg_34881_reg[5]_1 ;
  input [7:0]q0_reg_i_83__0_1;
  input [7:0]or_ln134_147_fu_24994_p3;
  input [5:0]or_ln134_148_fu_25000_p3;
  input [7:0]or_ln134_149_fu_25006_p3;
  input [2:0]\xor_ln124_332_reg_35549_reg[4] ;
  input [2:0]\xor_ln124_332_reg_35549_reg[4]_0 ;
  input [6:0]or_ln134_160_fu_25176_p3;
  input [7:0]x_assign_240_reg_35455;
  input [7:0]q1_reg_i_128_0;
  input [7:0]x_assign_222_reg_35407;
  input [3:0]q2_reg_i_103__0_0;
  input [7:0]q2_reg_i_91_0;
  input [3:0]\xor_ln124_332_reg_35549_reg[3] ;
  input [5:0]x_assign_223_reg_35413;
  input [3:0]\xor_ln124_332_reg_35549_reg[3]_0 ;
  input [4:0]x_assign_243_reg_35493;
  input [7:0]\xor_ln124_396_reg_36216_reg[7]_0 ;
  input [7:0]or_ln134_179_fu_29538_p3;
  input [5:0]or_ln134_180_fu_29544_p3;
  input [5:0]x_assign_273_reg_36101;
  input [7:0]x_assign_288_reg_36127;
  input [6:0]or_ln134_193_fu_29726_p3;
  input [3:0]x_assign_290_reg_36149;
  input [7:0]q1_reg_i_52_3;
  input [5:0]x_assign_271_reg_36085;
  input [7:0]x_assign_270_reg_36079;
  input [5:0]or_ln134_181_fu_29550_p3;
  input [7:0]q2_reg_i_24_3;
  input [6:0]or_ln134_192_fu_29720_p3;
  input [3:0]q2_reg_i_32_0;
  input [3:0]q0_reg_i_88__0_0;
  input [0:0]x_assign_291_reg_36165;
  input [7:0]\xor_ln124_77_reg_33017_reg[7]_0 ;
  input [7:0]x_assign_33_reg_32921;
  input [7:0]or_ln134_20_reg_32915;
  input [5:0]or_ln134_19_reg_32897;
  input [5:0]x_assign_28_reg_32891;
  input [7:0]x_assign_50_reg_32957;
  input [3:0]x_assign_48_reg_32939;
  input [7:0]or_ln134_33_reg_32975;
  input [6:0]or_ln134_34_reg_32981;
  input [7:0]q1_reg_i_125_0;
  input [7:0]x_assign_30_reg_32903;
  input [7:0]or_ln134_31_reg_32951;
  input [3:0]q6_reg_i_56_0;
  input [7:0]q2_reg_i_86__0_0;
  input [5:0]x_assign_76_reg_33531;
  input [7:0]x_assign_81_reg_33569;
  input [5:0]or_ln134_51_fu_11340_p3;
  input [7:0]or_ln134_52_fu_11346_p3;
  input [7:0]or_ln134_65_fu_11528_p3;
  input [6:0]or_ln134_66_fu_11534_p3;
  input [7:0]x_assign_98_reg_33617;
  input [3:0]x_assign_96_reg_33595;
  input [3:0]x_assign_242_reg_35477;
  input [7:0]q1_reg_i_84_0;
  input [7:0]or_ln134_191_fu_29714_p3;
  input [5:0]x_assign_127_reg_34213;
  input [4:0]or_ln134_84_fu_15659_p3;
  input [7:0]x_assign_174_reg_34755;
  input \xor_ln124_267_reg_34869_reg[4] ;
  input \xor_ln124_267_reg_34869_reg[3] ;
  input [7:0]q1_reg_i_19_0;
  input \xor_ln124_203_reg_34306_reg[2] ;
  input [2:0]\xor_ln124_75_reg_33007_reg[4] ;
  input [7:0]x_assign_78_reg_33547;
  input [7:0]q1_reg_i_123_0;
  input [7:0]or_ln134_63_fu_11516_p3;
  input [2:0]\xor_ln124_139_reg_33679_reg[4] ;
  input [3:0]q6_reg_i_58_1;
  input \xor_ln124_203_reg_34306_reg[5] ;
  input \xor_ln124_203_reg_34306_reg[4] ;
  input \xor_ln124_203_reg_34306_reg[3] ;
  input [0:0]\xor_ln124_266_reg_34863_reg[2] ;
  input [7:0]or_ln134_159_fu_25170_p3;
  input [7:0]q6_reg_21;
  input [7:0]q2_reg_40;
  input clefia_s0_address21;
  input clefia_s0_address218_out;
  input [7:0]q6_reg_22;
  input [7:0]q6_reg_23;
  input [7:0]q6_reg_i_43_2;
  input [3:0]q2_reg_i_65_0;
  input [3:0]q2_reg_i_65_1;
  input [7:0]q6_reg_i_42_0;
  input [3:0]q2_reg_i_64_0;
  input [3:0]q2_reg_i_64_1;
  input [7:0]q1_reg_i_17_1;
  input [7:0]q6_reg_i_42_1;
  input [7:0]q6_reg_i_40_0;
  input [3:0]q2_reg_i_62__0_0;
  input [3:0]q2_reg_i_62__0_1;
  input [3:0]q2_reg_i_62__0_2;
  input [3:0]q2_reg_i_62__0_3;
  input [7:0]q2_reg_i_57_1;
  input [7:0]q2_reg_i_53__0_0;
  input [7:0]q2_reg_i_53__0_1;
  input [7:0]q2_reg_i_56_0;
  input [2:0]q0_reg_i_59__0_0;
  input [7:0]q1_reg_30;
  input q1_reg_31;
  input \xor_ln124_380_reg_36258_reg[4] ;
  input \xor_ln124_380_reg_36258_reg[3] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [4:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire [7:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [7:0]ap_enable_reg_pp0_iter3_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter3_reg_1;
  wire [7:0]ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter4;
  wire ce03;
  wire ce18;
  wire ce25;
  wire ce43;
  wire clefia_s0_address01;
  wire clefia_s0_address0114_out;
  wire clefia_s0_address0115_out;
  wire clefia_s0_address0116_out;
  wire clefia_s0_address0117_out;
  wire clefia_s0_address0118_out;
  wire clefia_s0_address0120_out;
  wire clefia_s0_address0121_out;
  wire clefia_s0_address0122_out;
  wire clefia_s0_address0123_out;
  wire clefia_s0_address0124_out;
  wire clefia_s0_address21;
  wire clefia_s0_address2110_out;
  wire clefia_s0_address2111_out;
  wire clefia_s0_address2112_out;
  wire clefia_s0_address2113_out;
  wire clefia_s0_address218_out;
  wire clefia_s0_address219_out;
  wire clefia_s0_address41;
  wire clefia_s0_address413_out;
  wire clefia_s0_address414_out;
  wire clefia_s0_address415_out;
  wire clefia_s0_address416_out;
  wire clefia_s0_address417_out;
  wire clefia_s0_ce1;
  wire clefia_s0_ce2;
  wire clefia_s1_ce2;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire [3:1]clefia_s1_q6;
  wire [7:0]\ct_load_2_reg_32187_reg[7] ;
  wire [7:0]\ct_load_3_reg_32218_reg[7] ;
  wire [7:0]\ct_load_reg_32141_pp0_iter1_reg_reg[7] ;
  wire mem_reg_0_3_0_0_i_42_n_0;
  wire mem_reg_0_3_2_2_i_11_n_0;
  wire mem_reg_0_3_4_4_i_10_n_0;
  wire [5:0]or_ln134_100_fu_17863_p3;
  wire [5:0]or_ln134_109_fu_17693_p3;
  wire [7:0]or_ln134_10_reg_32672;
  wire [7:0]or_ln134_110_fu_17699_p3;
  wire [5:0]or_ln134_115_fu_20134_p3;
  wire [5:0]or_ln134_116_fu_20140_p3;
  wire [5:0]or_ln134_125_fu_19976_p3;
  wire [7:0]or_ln134_126_fu_19982_p3;
  wire [5:0]or_ln134_131_fu_22722_p3;
  wire [7:0]or_ln134_132_fu_22728_p3;
  wire [5:0]or_ln134_141_fu_21900_p3;
  wire [7:0]or_ln134_142_fu_21906_p3;
  wire [7:0]or_ln134_143_fu_22898_p3;
  wire [7:0]or_ln134_145_fu_22910_p3;
  wire [6:0]or_ln134_146_fu_22916_p3;
  wire [7:0]or_ln134_147_fu_24994_p3;
  wire [5:0]or_ln134_148_fu_25000_p3;
  wire [7:0]or_ln134_149_fu_25006_p3;
  wire [3:0]or_ln134_155_fu_24042_p3;
  wire [1:0]or_ln134_156_fu_24048_p3;
  wire [7:0]or_ln134_159_fu_25170_p3;
  wire [6:0]or_ln134_160_fu_25176_p3;
  wire [7:0]or_ln134_163_fu_27266_p3;
  wire [5:0]or_ln134_164_fu_27272_p3;
  wire [7:0]or_ln134_165_fu_27278_p3;
  wire [3:0]or_ln134_171_fu_26314_p3;
  wire [1:0]or_ln134_172_fu_26320_p3;
  wire [7:0]or_ln134_175_fu_27442_p3;
  wire [6:0]or_ln134_176_fu_27448_p3;
  wire [7:0]or_ln134_179_fu_29538_p3;
  wire [5:0]or_ln134_180_fu_29544_p3;
  wire [5:0]or_ln134_181_fu_29550_p3;
  wire [2:0]or_ln134_187_fu_28586_p3;
  wire [1:0]or_ln134_188_fu_28592_p3;
  wire [4:0]or_ln134_189_fu_28598_p3;
  wire [4:0]or_ln134_190_fu_28604_p3;
  wire [7:0]or_ln134_191_fu_29714_p3;
  wire [6:0]or_ln134_192_fu_29720_p3;
  wire [6:0]or_ln134_193_fu_29726_p3;
  wire [3:0]or_ln134_195_fu_31483_p3;
  wire [1:0]or_ln134_196_fu_31489_p3;
  wire [5:0]or_ln134_197_fu_31495_p3;
  wire [5:0]or_ln134_19_reg_32897;
  wire [7:0]or_ln134_20_reg_32915;
  wire [5:0]or_ln134_29_fu_5856_p3;
  wire [7:0]or_ln134_30_fu_5862_p3;
  wire [7:0]or_ln134_31_reg_32951;
  wire [7:0]or_ln134_33_reg_32975;
  wire [6:0]or_ln134_34_reg_32981;
  wire [5:0]or_ln134_35_fu_9068_p3;
  wire [7:0]or_ln134_36_fu_9074_p3;
  wire [5:0]or_ln134_45_fu_8128_p3;
  wire [7:0]or_ln134_46_fu_8134_p3;
  wire [7:0]or_ln134_47_fu_9244_p3;
  wire [7:0]or_ln134_49_fu_9256_p3;
  wire [6:0]or_ln134_50_fu_9262_p3;
  wire [5:0]or_ln134_51_fu_11340_p3;
  wire [7:0]or_ln134_52_fu_11346_p3;
  wire [5:0]or_ln134_61_fu_10400_p3;
  wire [7:0]or_ln134_62_fu_10406_p3;
  wire [7:0]or_ln134_63_fu_11516_p3;
  wire [7:0]or_ln134_65_fu_11528_p3;
  wire [6:0]or_ln134_66_fu_11534_p3;
  wire [7:0]or_ln134_69_fu_13624_p3;
  wire [5:0]or_ln134_70_fu_13630_p3;
  wire [1:0]or_ln134_75_fu_12660_p3;
  wire [3:0]or_ln134_76_fu_12666_p3;
  wire [5:0]or_ln134_78_fu_12678_p3;
  wire [6:0]or_ln134_79_fu_13788_p3;
  wire [7:0]or_ln134_80_fu_13794_p3;
  wire [7:0]or_ln134_82_fu_13806_p3;
  wire [6:0]or_ln134_83_fu_15653_p3;
  wire [4:0]or_ln134_84_fu_15659_p3;
  wire [6:0]or_ln134_8_fu_5218_p3;
  wire [7:0]or_ln134_93_fu_14944_p3;
  wire [5:0]or_ln134_94_fu_14950_p3;
  wire [7:0]or_ln134_99_fu_17857_p3;
  wire [6:0]p_101_in;
  wire [7:0]p_102_in;
  wire [5:3]p_103_in;
  wire [7:2]p_104_in;
  wire [7:2]p_105_in;
  wire [7:0]p_106_in;
  wire [6:3]p_107_in;
  wire [7:0]p_108_in;
  wire [7:5]p_109_in;
  wire [7:2]p_110_in;
  wire [7:3]p_111_in;
  wire [7:1]p_112_in;
  wire [4:1]p_113_in;
  wire [7:3]p_114_in;
  wire [7:1]p_115_in;
  wire [6:2]p_116_in;
  wire p_57_in;
  wire pt_address0128_out;
  wire pt_address0130_out;
  wire pt_ce011;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_10;
  wire [1:0]q0_reg_11;
  wire [2:0]q0_reg_12;
  wire [4:0]q0_reg_13;
  wire [7:0]q0_reg_14;
  wire [7:0]q0_reg_15;
  wire [7:0]q0_reg_16;
  wire [7:0]q0_reg_17;
  wire [0:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [0:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire [2:0]q0_reg_9;
  wire q0_reg_i_100__0_n_0;
  wire q0_reg_i_101__0_n_0;
  wire q0_reg_i_102__0_n_0;
  wire q0_reg_i_103__0_n_0;
  wire q0_reg_i_10__0_n_0;
  wire [7:0]q0_reg_i_11__0_0;
  wire q0_reg_i_11__0_n_0;
  wire [7:0]q0_reg_i_12_0;
  wire q0_reg_i_12_n_0;
  wire q0_reg_i_13__0_n_0;
  wire q0_reg_i_14__0_n_0;
  wire q0_reg_i_15__0_n_0;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_17__0_n_0;
  wire q0_reg_i_18__0_n_0;
  wire q0_reg_i_19__0_n_0;
  wire q0_reg_i_1_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_22__0_n_0;
  wire q0_reg_i_23_n_0;
  wire q0_reg_i_24_n_0;
  wire [3:0]q0_reg_i_25__0_0;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_26__0_n_0;
  wire q0_reg_i_27__0_n_0;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_2_n_0;
  wire q0_reg_i_30__0_n_0;
  wire q0_reg_i_31__0_n_0;
  wire q0_reg_i_32_n_0;
  wire q0_reg_i_33_n_0;
  wire q0_reg_i_34__0_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36_n_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38__0_n_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_3__0_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41__0_n_0;
  wire [7:0]q0_reg_i_43__0_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_4__0_n_0;
  wire q0_reg_i_50__0_n_0;
  wire q0_reg_i_51__0_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53__0_n_0;
  wire q0_reg_i_54__0_n_0;
  wire q0_reg_i_55__0_n_0;
  wire q0_reg_i_56__0_n_0;
  wire [2:0]q0_reg_i_59__0_0;
  wire q0_reg_i_59__0_n_0;
  wire q0_reg_i_5__0_n_0;
  wire q0_reg_i_60__0_n_0;
  wire q0_reg_i_63__0_n_0;
  wire q0_reg_i_64_n_0;
  wire q0_reg_i_65_n_0;
  wire q0_reg_i_69_n_0;
  wire q0_reg_i_6__0_n_0;
  wire q0_reg_i_70__0_n_0;
  wire q0_reg_i_71__0_n_0;
  wire q0_reg_i_73_n_0;
  wire q0_reg_i_75__0_n_0;
  wire q0_reg_i_76__0_n_0;
  wire q0_reg_i_79__0_n_0;
  wire q0_reg_i_7__0_n_0;
  wire q0_reg_i_80_n_0;
  wire q0_reg_i_81_n_0;
  wire q0_reg_i_82__0_n_0;
  wire [7:0]q0_reg_i_83__0_0;
  wire [7:0]q0_reg_i_83__0_1;
  wire q0_reg_i_83__0_n_0;
  wire q0_reg_i_84__0_n_0;
  wire q0_reg_i_85_n_0;
  wire q0_reg_i_86__0_n_0;
  wire q0_reg_i_87__0_n_0;
  wire [3:0]q0_reg_i_88__0_0;
  wire q0_reg_i_88__0_n_0;
  wire q0_reg_i_89__0_n_0;
  wire q0_reg_i_8__0_n_0;
  wire q0_reg_i_90__0_n_0;
  wire q0_reg_i_91__0_n_0;
  wire q0_reg_i_92__0_n_0;
  wire q0_reg_i_93_n_0;
  wire q0_reg_i_94__0_n_0;
  wire q0_reg_i_95__0_n_0;
  wire q0_reg_i_96_n_0;
  wire q0_reg_i_97__0_n_0;
  wire q0_reg_i_98__0_n_0;
  wire q0_reg_i_99__0_n_0;
  wire [7:0]q0_reg_i_9__0_0;
  wire [7:0]q0_reg_i_9__0_1;
  wire [7:0]q0_reg_i_9__0_2;
  wire q0_reg_i_9__0_n_0;
  wire [7:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire q1_reg_10;
  wire [7:0]q1_reg_11;
  wire [3:0]q1_reg_12;
  wire [1:0]q1_reg_13;
  wire [7:0]q1_reg_14;
  wire [7:0]q1_reg_15;
  wire [1:0]q1_reg_16;
  wire q1_reg_17;
  wire [1:0]q1_reg_18;
  wire [1:0]q1_reg_19;
  wire [7:0]q1_reg_2;
  wire [0:0]q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire [14:0]q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire [7:0]q1_reg_27;
  wire [7:0]q1_reg_28;
  wire [7:0]q1_reg_29;
  wire [7:0]q1_reg_3;
  wire [7:0]q1_reg_30;
  wire q1_reg_31;
  wire [0:0]q1_reg_4;
  wire [3:0]q1_reg_5;
  wire [1:0]q1_reg_6;
  wire [1:0]q1_reg_7;
  wire q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_100_n_0;
  wire q1_reg_i_101_n_0;
  wire q1_reg_i_102_n_0;
  wire q1_reg_i_105_n_0;
  wire q1_reg_i_106_n_0;
  wire q1_reg_i_108_n_0;
  wire q1_reg_i_109_n_0;
  wire q1_reg_i_10_n_0;
  wire q1_reg_i_111_n_0;
  wire q1_reg_i_112_n_0;
  wire q1_reg_i_115_n_0;
  wire q1_reg_i_116_n_0;
  wire q1_reg_i_117_n_0;
  wire q1_reg_i_11_n_0;
  wire q1_reg_i_120_n_0;
  wire q1_reg_i_121_n_0;
  wire q1_reg_i_122_n_0;
  wire [7:0]q1_reg_i_123_0;
  wire q1_reg_i_123_n_0;
  wire [7:0]q1_reg_i_124_0;
  wire q1_reg_i_124_n_0;
  wire [7:0]q1_reg_i_125_0;
  wire q1_reg_i_125_n_0;
  wire [7:0]q1_reg_i_127_0;
  wire q1_reg_i_127_n_0;
  wire [7:0]q1_reg_i_128_0;
  wire q1_reg_i_128_n_0;
  wire q1_reg_i_12_n_0;
  wire q1_reg_i_131_n_0;
  wire q1_reg_i_132_n_0;
  wire q1_reg_i_133_n_0;
  wire q1_reg_i_134_n_0;
  wire q1_reg_i_135_n_0;
  wire [3:0]q1_reg_i_137_0;
  wire q1_reg_i_137_n_0;
  wire q1_reg_i_138_n_0;
  wire q1_reg_i_13_n_0;
  wire q1_reg_i_140_n_0;
  wire q1_reg_i_141_n_0;
  wire q1_reg_i_142_n_0;
  wire q1_reg_i_144_n_0;
  wire q1_reg_i_145_n_0;
  wire q1_reg_i_146_n_0;
  wire q1_reg_i_147_n_0;
  wire q1_reg_i_148_n_0;
  wire q1_reg_i_149_n_0;
  wire q1_reg_i_14_n_0;
  wire q1_reg_i_150_n_0;
  wire q1_reg_i_151_n_0;
  wire q1_reg_i_152_n_0;
  wire q1_reg_i_153_n_0;
  wire q1_reg_i_154_n_0;
  wire q1_reg_i_155_n_0;
  wire q1_reg_i_156_n_0;
  wire q1_reg_i_158_n_0;
  wire q1_reg_i_159_n_0;
  wire q1_reg_i_15_n_0;
  wire q1_reg_i_160_n_0;
  wire q1_reg_i_161_n_0;
  wire q1_reg_i_163_n_0;
  wire q1_reg_i_164_n_0;
  wire q1_reg_i_165_n_0;
  wire q1_reg_i_166_n_0;
  wire [7:0]q1_reg_i_168_0;
  wire q1_reg_i_168_n_0;
  wire q1_reg_i_169_n_0;
  wire q1_reg_i_16_n_0;
  wire q1_reg_i_173_n_0;
  wire q1_reg_i_174_n_0;
  wire q1_reg_i_175_n_0;
  wire q1_reg_i_176_n_0;
  wire q1_reg_i_178_n_0;
  wire q1_reg_i_179_n_0;
  wire [7:0]q1_reg_i_17_0;
  wire [7:0]q1_reg_i_17_1;
  wire q1_reg_i_17_n_0;
  wire q1_reg_i_180_n_0;
  wire q1_reg_i_181_n_0;
  wire [7:0]q1_reg_i_184_0;
  wire q1_reg_i_184_n_0;
  wire q1_reg_i_186_n_0;
  wire q1_reg_i_187_n_0;
  wire q1_reg_i_188_n_0;
  wire q1_reg_i_189_n_0;
  wire q1_reg_i_18_n_0;
  wire q1_reg_i_191_n_0;
  wire q1_reg_i_192_n_0;
  wire q1_reg_i_193_n_0;
  wire q1_reg_i_194_n_0;
  wire q1_reg_i_195_n_0;
  wire q1_reg_i_197_n_0;
  wire q1_reg_i_198_n_0;
  wire q1_reg_i_199_n_0;
  wire [7:0]q1_reg_i_19_0;
  wire q1_reg_i_19_n_0;
  wire q1_reg_i_1_n_0;
  wire q1_reg_i_200_n_0;
  wire q1_reg_i_201_n_0;
  wire q1_reg_i_202_n_0;
  wire q1_reg_i_204_n_0;
  wire q1_reg_i_205_n_0;
  wire q1_reg_i_206_n_0;
  wire q1_reg_i_207_n_0;
  wire q1_reg_i_208_n_0;
  wire q1_reg_i_209_n_0;
  wire [7:0]q1_reg_i_20_0;
  wire q1_reg_i_20_n_0;
  wire q1_reg_i_210_n_0;
  wire q1_reg_i_211_n_0;
  wire q1_reg_i_212_n_0;
  wire q1_reg_i_213_n_0;
  wire q1_reg_i_214_n_0;
  wire q1_reg_i_215_n_0;
  wire q1_reg_i_216_n_0;
  wire q1_reg_i_217_n_0;
  wire q1_reg_i_218_n_0;
  wire q1_reg_i_219_n_0;
  wire q1_reg_i_21_n_0;
  wire q1_reg_i_220_n_0;
  wire q1_reg_i_221_n_0;
  wire q1_reg_i_222_n_0;
  wire q1_reg_i_223_n_0;
  wire q1_reg_i_224_n_0;
  wire q1_reg_i_22_n_0;
  wire q1_reg_i_23_n_0;
  wire q1_reg_i_24_n_0;
  wire q1_reg_i_25_n_0;
  wire q1_reg_i_26_n_0;
  wire q1_reg_i_27_n_0;
  wire q1_reg_i_28_n_0;
  wire q1_reg_i_29_n_0;
  wire q1_reg_i_2_n_0;
  wire q1_reg_i_30_n_0;
  wire q1_reg_i_31_n_0;
  wire q1_reg_i_32_n_0;
  wire q1_reg_i_33_n_0;
  wire q1_reg_i_34_n_0;
  wire q1_reg_i_35_n_0;
  wire q1_reg_i_36_n_0;
  wire q1_reg_i_37_n_0;
  wire q1_reg_i_38_n_0;
  wire q1_reg_i_39_n_0;
  wire q1_reg_i_3_n_0;
  wire q1_reg_i_40_n_0;
  wire q1_reg_i_41_n_0;
  wire q1_reg_i_42_n_0;
  wire q1_reg_i_43_n_0;
  wire q1_reg_i_44_n_0;
  wire q1_reg_i_45_n_0;
  wire q1_reg_i_46_n_0;
  wire q1_reg_i_47_n_0;
  wire q1_reg_i_48_n_0;
  wire q1_reg_i_49_n_0;
  wire q1_reg_i_4_n_0;
  wire q1_reg_i_50_n_0;
  wire [7:0]q1_reg_i_51_0;
  wire q1_reg_i_51_n_0;
  wire [7:0]q1_reg_i_52_0;
  wire [7:0]q1_reg_i_52_1;
  wire [7:0]q1_reg_i_52_2;
  wire [7:0]q1_reg_i_52_3;
  wire q1_reg_i_52_n_0;
  wire q1_reg_i_53_n_0;
  wire q1_reg_i_54_n_0;
  wire q1_reg_i_55_n_0;
  wire q1_reg_i_56_n_0;
  wire q1_reg_i_57_n_0;
  wire q1_reg_i_58_n_0;
  wire q1_reg_i_59_n_0;
  wire q1_reg_i_5_n_0;
  wire q1_reg_i_60_n_0;
  wire q1_reg_i_61_n_0;
  wire q1_reg_i_62_n_0;
  wire q1_reg_i_63_n_0;
  wire q1_reg_i_64_n_0;
  wire q1_reg_i_65_n_0;
  wire q1_reg_i_66_n_0;
  wire q1_reg_i_67_n_0;
  wire q1_reg_i_68_n_0;
  wire q1_reg_i_69_n_0;
  wire q1_reg_i_6_n_0;
  wire q1_reg_i_70_n_0;
  wire q1_reg_i_71_n_0;
  wire q1_reg_i_72_n_0;
  wire q1_reg_i_73_n_0;
  wire q1_reg_i_74_n_0;
  wire q1_reg_i_75_n_0;
  wire q1_reg_i_76_n_0;
  wire q1_reg_i_77_n_0;
  wire q1_reg_i_78_n_0;
  wire q1_reg_i_79_n_0;
  wire q1_reg_i_7_n_0;
  wire q1_reg_i_80_n_0;
  wire q1_reg_i_81_n_0;
  wire [7:0]q1_reg_i_84_0;
  wire q1_reg_i_84_n_0;
  wire q1_reg_i_85_n_0;
  wire q1_reg_i_86_n_0;
  wire q1_reg_i_88_n_0;
  wire q1_reg_i_8_n_0;
  wire q1_reg_i_90_n_0;
  wire q1_reg_i_91_n_0;
  wire q1_reg_i_94_n_0;
  wire q1_reg_i_95_n_0;
  wire q1_reg_i_96_n_0;
  wire q1_reg_i_97_n_0;
  wire q1_reg_i_9_n_0;
  wire [7:0]q2_reg_0;
  wire [7:0]q2_reg_1;
  wire [3:0]q2_reg_10;
  wire [1:0]q2_reg_11;
  wire [1:0]q2_reg_12;
  wire [7:0]q2_reg_13;
  wire q2_reg_14;
  wire q2_reg_15;
  wire q2_reg_16;
  wire [2:0]q2_reg_17;
  wire [1:0]q2_reg_18;
  wire [2:0]q2_reg_19;
  wire [0:0]q2_reg_2;
  wire [7:0]q2_reg_20;
  wire [7:0]q2_reg_21;
  wire q2_reg_22;
  wire q2_reg_23;
  wire q2_reg_24;
  wire q2_reg_25;
  wire q2_reg_26;
  wire q2_reg_27;
  wire q2_reg_28;
  wire q2_reg_29;
  wire [0:0]q2_reg_3;
  wire q2_reg_30;
  wire [7:0]q2_reg_31;
  wire [7:0]q2_reg_32;
  wire q2_reg_33;
  wire q2_reg_34;
  wire q2_reg_35;
  wire [7:0]q2_reg_36;
  wire [7:0]q2_reg_37;
  wire [7:0]q2_reg_38;
  wire [7:0]q2_reg_39;
  wire [0:0]q2_reg_4;
  wire [7:0]q2_reg_40;
  wire [6:0]q2_reg_5;
  wire [0:0]q2_reg_6;
  wire [0:0]q2_reg_7;
  wire [1:0]q2_reg_8;
  wire [0:0]q2_reg_9;
  wire q2_reg_i_100__0_n_0;
  wire q2_reg_i_101__0_n_0;
  wire q2_reg_i_102_n_0;
  wire [3:0]q2_reg_i_103__0_0;
  wire q2_reg_i_103__0_n_0;
  wire q2_reg_i_105__0_n_0;
  wire q2_reg_i_106__0_n_0;
  wire q2_reg_i_108_n_0;
  wire q2_reg_i_109__0_n_0;
  wire q2_reg_i_10_n_0;
  wire q2_reg_i_110__0_n_0;
  wire q2_reg_i_111__0_n_0;
  wire q2_reg_i_112__0_n_0;
  wire q2_reg_i_113_n_0;
  wire q2_reg_i_114__0_n_0;
  wire q2_reg_i_115_n_0;
  wire q2_reg_i_118_n_0;
  wire q2_reg_i_119_n_0;
  wire q2_reg_i_11_n_0;
  wire q2_reg_i_121__0_n_0;
  wire q2_reg_i_123__0_n_0;
  wire q2_reg_i_124_n_0;
  wire q2_reg_i_125_n_0;
  wire q2_reg_i_126__0_n_0;
  wire q2_reg_i_127__0_n_0;
  wire q2_reg_i_128__0_n_0;
  wire q2_reg_i_129_n_0;
  wire q2_reg_i_12_n_0;
  wire q2_reg_i_130_n_0;
  wire q2_reg_i_131_n_0;
  wire q2_reg_i_134__0_n_0;
  wire q2_reg_i_135__0_n_0;
  wire q2_reg_i_136_n_0;
  wire q2_reg_i_137_n_0;
  wire q2_reg_i_139__0_n_0;
  wire q2_reg_i_13_n_0;
  wire q2_reg_i_142_n_0;
  wire q2_reg_i_143_n_0;
  wire q2_reg_i_145__0_n_0;
  wire q2_reg_i_146__0_n_0;
  wire q2_reg_i_147__0_n_0;
  wire q2_reg_i_148_n_0;
  wire q2_reg_i_149_n_0;
  wire q2_reg_i_14_n_0;
  wire q2_reg_i_150__0_n_0;
  wire q2_reg_i_151__0_n_0;
  wire q2_reg_i_152__0_n_0;
  wire q2_reg_i_153__0_n_0;
  wire q2_reg_i_154_n_0;
  wire q2_reg_i_155_n_0;
  wire q2_reg_i_156__0_n_0;
  wire q2_reg_i_157__0_n_0;
  wire q2_reg_i_15_n_0;
  wire q2_reg_i_160_n_0;
  wire q2_reg_i_161_n_0;
  wire q2_reg_i_165__0_n_0;
  wire q2_reg_i_166_n_0;
  wire q2_reg_i_167_n_0;
  wire q2_reg_i_168__0_n_0;
  wire q2_reg_i_169__0_n_0;
  wire q2_reg_i_16_n_0;
  wire q2_reg_i_170__0_n_0;
  wire q2_reg_i_171__0_n_0;
  wire q2_reg_i_172_n_0;
  wire q2_reg_i_173_n_0;
  wire q2_reg_i_176__0_n_0;
  wire q2_reg_i_177__0_n_0;
  wire q2_reg_i_178_n_0;
  wire q2_reg_i_179_n_0;
  wire q2_reg_i_17_n_0;
  wire q2_reg_i_181__0_n_0;
  wire q2_reg_i_182__0_n_0;
  wire [7:0]q2_reg_i_185__0_0;
  wire q2_reg_i_185__0_n_0;
  wire q2_reg_i_186__0_n_0;
  wire q2_reg_i_187__0_n_0;
  wire q2_reg_i_188_n_0;
  wire q2_reg_i_18_n_0;
  wire q2_reg_i_190__0_n_0;
  wire q2_reg_i_191__0_n_0;
  wire q2_reg_i_192__0_n_0;
  wire q2_reg_i_194__0_n_0;
  wire q2_reg_i_195__0_n_0;
  wire q2_reg_i_196__0_n_0;
  wire q2_reg_i_197__0_n_0;
  wire q2_reg_i_198__0_n_0;
  wire q2_reg_i_199_n_0;
  wire q2_reg_i_200__0_n_0;
  wire q2_reg_i_201__0_n_0;
  wire q2_reg_i_202__0_n_0;
  wire q2_reg_i_203_n_0;
  wire q2_reg_i_206__0_n_0;
  wire q2_reg_i_207__0_n_0;
  wire q2_reg_i_209_n_0;
  wire q2_reg_i_20_n_0;
  wire q2_reg_i_210__0_n_0;
  wire q2_reg_i_211__0_n_0;
  wire q2_reg_i_212__0_n_0;
  wire q2_reg_i_213_n_0;
  wire q2_reg_i_214__0_n_0;
  wire q2_reg_i_215__0_n_0;
  wire q2_reg_i_216__0_n_0;
  wire q2_reg_i_217__0_n_0;
  wire q2_reg_i_218__0_n_0;
  wire q2_reg_i_219__0_n_0;
  wire q2_reg_i_21_n_0;
  wire q2_reg_i_22__0_n_0;
  wire [7:0]q2_reg_i_23_0;
  wire q2_reg_i_23_n_0;
  wire [7:0]q2_reg_i_24_0;
  wire [7:0]q2_reg_i_24_1;
  wire [7:0]q2_reg_i_24_2;
  wire [7:0]q2_reg_i_24_3;
  wire q2_reg_i_24_n_0;
  wire q2_reg_i_25__0_n_0;
  wire q2_reg_i_26__0_n_0;
  wire q2_reg_i_27_n_0;
  wire q2_reg_i_28_n_0;
  wire q2_reg_i_29__0_n_0;
  wire q2_reg_i_30__0_n_0;
  wire q2_reg_i_31_n_0;
  wire [3:0]q2_reg_i_32_0;
  wire q2_reg_i_32_n_0;
  wire q2_reg_i_33__0_n_0;
  wire q2_reg_i_34__0_n_0;
  wire q2_reg_i_35_n_0;
  wire q2_reg_i_36_n_0;
  wire q2_reg_i_37__0_n_0;
  wire q2_reg_i_38__0_n_0;
  wire q2_reg_i_39_n_0;
  wire q2_reg_i_3_n_0;
  wire q2_reg_i_40_n_0;
  wire q2_reg_i_41__0_n_0;
  wire q2_reg_i_42__0_n_0;
  wire q2_reg_i_43_n_0;
  wire q2_reg_i_44_n_0;
  wire q2_reg_i_45__0_n_0;
  wire q2_reg_i_46__0_n_0;
  wire q2_reg_i_47_n_0;
  wire q2_reg_i_48_n_0;
  wire q2_reg_i_49__0_n_0;
  wire q2_reg_i_4_n_0;
  wire q2_reg_i_50__0_n_0;
  wire q2_reg_i_51_n_0;
  wire q2_reg_i_52_n_0;
  wire [7:0]q2_reg_i_53__0_0;
  wire [7:0]q2_reg_i_53__0_1;
  wire q2_reg_i_53__0_n_0;
  wire q2_reg_i_54_n_0;
  wire q2_reg_i_55__0_n_0;
  wire [7:0]q2_reg_i_56_0;
  wire q2_reg_i_56_n_0;
  wire [7:0]q2_reg_i_57_0;
  wire [7:0]q2_reg_i_57_1;
  wire q2_reg_i_57_n_0;
  wire q2_reg_i_58__0_n_0;
  wire q2_reg_i_59__0_n_0;
  wire q2_reg_i_5_n_0;
  wire q2_reg_i_60_n_0;
  wire q2_reg_i_61_n_0;
  wire [3:0]q2_reg_i_62__0_0;
  wire [3:0]q2_reg_i_62__0_1;
  wire [3:0]q2_reg_i_62__0_2;
  wire [3:0]q2_reg_i_62__0_3;
  wire q2_reg_i_62__0_n_0;
  wire q2_reg_i_63__0_n_0;
  wire [3:0]q2_reg_i_64_0;
  wire [3:0]q2_reg_i_64_1;
  wire q2_reg_i_64_n_0;
  wire [3:0]q2_reg_i_65_0;
  wire [3:0]q2_reg_i_65_1;
  wire q2_reg_i_65_n_0;
  wire q2_reg_i_66__0_n_0;
  wire q2_reg_i_67__0_n_0;
  wire q2_reg_i_68_n_0;
  wire q2_reg_i_69_n_0;
  wire q2_reg_i_6_n_0;
  wire q2_reg_i_70__0_n_0;
  wire q2_reg_i_71__0_n_0;
  wire q2_reg_i_72_n_0;
  wire q2_reg_i_73_n_0;
  wire q2_reg_i_74__0_n_0;
  wire q2_reg_i_75__0_n_0;
  wire q2_reg_i_76_n_0;
  wire q2_reg_i_77_n_0;
  wire q2_reg_i_78__0_n_0;
  wire q2_reg_i_79__0_n_0;
  wire q2_reg_i_7_n_0;
  wire q2_reg_i_80_n_0;
  wire q2_reg_i_81_n_0;
  wire q2_reg_i_82__0_n_0;
  wire q2_reg_i_83__0_n_0;
  wire q2_reg_i_84_n_0;
  wire q2_reg_i_85_n_0;
  wire [7:0]q2_reg_i_86__0_0;
  wire q2_reg_i_86__0_n_0;
  wire q2_reg_i_87__0_n_0;
  wire q2_reg_i_88_n_0;
  wire q2_reg_i_89__0_n_0;
  wire q2_reg_i_8_n_0;
  wire [7:0]q2_reg_i_90_0;
  wire q2_reg_i_90_n_0;
  wire [7:0]q2_reg_i_91_0;
  wire q2_reg_i_91_n_0;
  wire q2_reg_i_92_n_0;
  wire q2_reg_i_93__0_n_0;
  wire q2_reg_i_94__0_n_0;
  wire q2_reg_i_95_n_0;
  wire q2_reg_i_96_n_0;
  wire q2_reg_i_97_n_0;
  wire q2_reg_i_99__0_n_0;
  wire q2_reg_i_9_n_0;
  wire [7:0]q6_reg_0;
  wire q6_reg_1;
  wire q6_reg_10;
  wire q6_reg_11;
  wire [2:0]q6_reg_12;
  wire [1:0]q6_reg_13;
  wire [2:0]q6_reg_14;
  wire q6_reg_15;
  wire q6_reg_16;
  wire q6_reg_17;
  wire q6_reg_18;
  wire q6_reg_19;
  wire [7:0]q6_reg_2;
  wire q6_reg_20;
  wire [7:0]q6_reg_21;
  wire [7:0]q6_reg_22;
  wire [7:0]q6_reg_23;
  wire [3:0]q6_reg_3;
  wire [1:0]q6_reg_4;
  wire q6_reg_5;
  wire [7:0]q6_reg_6;
  wire q6_reg_7;
  wire [1:0]q6_reg_8;
  wire q6_reg_9;
  wire q6_reg_i_100_n_0;
  wire q6_reg_i_101_n_0;
  wire q6_reg_i_104_n_0;
  wire q6_reg_i_105_n_0;
  wire q6_reg_i_106_n_0;
  wire q6_reg_i_107_n_0;
  wire q6_reg_i_108_n_0;
  wire q6_reg_i_109_n_0;
  wire q6_reg_i_110_n_0;
  wire q6_reg_i_111_n_0;
  wire q6_reg_i_114_n_0;
  wire q6_reg_i_115_n_0;
  wire q6_reg_i_116_n_0;
  wire q6_reg_i_117_n_0;
  wire q6_reg_i_118_n_0;
  wire q6_reg_i_120_n_0;
  wire q6_reg_i_122_n_0;
  wire q6_reg_i_123_n_0;
  wire q6_reg_i_124_n_0;
  wire [7:0]q6_reg_i_40_0;
  wire [7:0]q6_reg_i_42_0;
  wire [7:0]q6_reg_i_42_1;
  wire [7:0]q6_reg_i_43_0;
  wire [7:0]q6_reg_i_43_1;
  wire [7:0]q6_reg_i_43_2;
  wire [3:0]q6_reg_i_56_0;
  wire [3:0]q6_reg_i_58_0;
  wire [3:0]q6_reg_i_58_1;
  wire [3:0]q6_reg_i_59_0;
  wire q6_reg_i_77_n_0;
  wire q6_reg_i_78_n_0;
  wire q6_reg_i_80_n_0;
  wire q6_reg_i_81_n_0;
  wire q6_reg_i_84_n_0;
  wire q6_reg_i_85_n_0;
  wire q6_reg_i_86_n_0;
  wire q6_reg_i_87_n_0;
  wire q6_reg_i_91_n_0;
  wire q6_reg_i_92_n_0;
  wire q6_reg_i_93_n_0;
  wire q6_reg_i_96_n_0;
  wire q6_reg_i_98_n_0;
  wire q6_reg_i_99_n_0;
  wire reg_23941;
  wire reg_2400125_out;
  wire [7:0]\reg_2400_reg[7] ;
  wire [7:0]\reg_2406_reg[7] ;
  wire [7:0]\reg_2406_reg[7]_0 ;
  wire reg_2412123_out;
  wire reg_24122;
  wire \reg_2412[0]_i_2_n_0 ;
  wire \reg_2412[1]_i_2_n_0 ;
  wire \reg_2412[2]_i_2_n_0 ;
  wire \reg_2412[3]_i_2_n_0 ;
  wire \reg_2412[4]_i_2_n_0 ;
  wire \reg_2412[5]_i_2_n_0 ;
  wire \reg_2412[6]_i_2_n_0 ;
  wire \reg_2412[7]_i_8_n_0 ;
  wire [3:0]\reg_2412_reg[6] ;
  wire [4:0]\reg_2412_reg[6]_0 ;
  wire [5:0]\reg_2412_reg[7] ;
  wire reg_24191;
  wire reg_2419120_out;
  wire reg_24193;
  wire \reg_2419[0]_i_2_n_0 ;
  wire \reg_2419[0]_i_3_n_0 ;
  wire \reg_2419[1]_i_2_n_0 ;
  wire \reg_2419[1]_i_3_n_0 ;
  wire \reg_2419[2]_i_2_n_0 ;
  wire \reg_2419[2]_i_3_n_0 ;
  wire \reg_2419[3]_i_2_n_0 ;
  wire \reg_2419[3]_i_3_n_0 ;
  wire \reg_2419[4]_i_2_n_0 ;
  wire \reg_2419[4]_i_3_n_0 ;
  wire \reg_2419[5]_i_2_n_0 ;
  wire \reg_2419[5]_i_3_n_0 ;
  wire \reg_2419[6]_i_2_n_0 ;
  wire \reg_2419[6]_i_3_n_0 ;
  wire \reg_2419[7]_i_5_n_0 ;
  wire \reg_2419[7]_i_7_n_0 ;
  wire \reg_2419_reg[0] ;
  wire [5:0]\reg_2419_reg[6] ;
  wire [4:0]\reg_2419_reg[7] ;
  wire [5:0]\reg_2419_reg[7]_0 ;
  wire [7:0]\reg_2428_reg[7] ;
  wire [7:0]\reg_2428_reg[7]_0 ;
  wire [7:0]\reg_2428_reg[7]_1 ;
  wire [7:0]\reg_2428_reg[7]_2 ;
  wire [7:0]\reg_2428_reg[7]_3 ;
  wire reg_24361;
  wire \reg_2436[0]_i_2_n_0 ;
  wire \reg_2436[0]_i_3_n_0 ;
  wire \reg_2436[1]_i_2_n_0 ;
  wire \reg_2436[1]_i_3_n_0 ;
  wire \reg_2436[2]_i_2_n_0 ;
  wire \reg_2436[2]_i_3_n_0 ;
  wire \reg_2436[3]_i_2_n_0 ;
  wire \reg_2436[3]_i_3_n_0 ;
  wire \reg_2436[4]_i_2_n_0 ;
  wire \reg_2436[4]_i_3_n_0 ;
  wire \reg_2436[5]_i_2_n_0 ;
  wire \reg_2436[5]_i_3_n_0 ;
  wire \reg_2436[6]_i_2_n_0 ;
  wire \reg_2436[6]_i_3_n_0 ;
  wire \reg_2436[7]_i_7_n_0 ;
  wire \reg_2436[7]_i_9_n_0 ;
  wire \reg_2436_reg[0] ;
  wire [7:0]\reg_2446_reg[7] ;
  wire [7:0]\reg_2446_reg[7]_0 ;
  wire [7:0]\reg_2446_reg[7]_1 ;
  wire [7:0]\reg_2446_reg[7]_2 ;
  wire [7:0]\reg_2454_reg[7] ;
  wire [7:0]\reg_2454_reg[7]_0 ;
  wire [7:0]\reg_2454_reg[7]_1 ;
  wire [7:0]\reg_2462_reg[7] ;
  wire [7:0]\reg_2462_reg[7]_0 ;
  wire reg_24691;
  wire reg_246914_out;
  wire \reg_2469[0]_i_2_n_0 ;
  wire \reg_2469[0]_i_3_n_0 ;
  wire \reg_2469[1]_i_2_n_0 ;
  wire \reg_2469[1]_i_3_n_0 ;
  wire \reg_2469[2]_i_2_n_0 ;
  wire \reg_2469[2]_i_3_n_0 ;
  wire \reg_2469[3]_i_2_n_0 ;
  wire \reg_2469[3]_i_3_n_0 ;
  wire \reg_2469[4]_i_2_n_0 ;
  wire \reg_2469[4]_i_3_n_0 ;
  wire \reg_2469[5]_i_2_n_0 ;
  wire \reg_2469[5]_i_3_n_0 ;
  wire \reg_2469[6]_i_2_n_0 ;
  wire \reg_2469[6]_i_3_n_0 ;
  wire \reg_2469[7]_i_4_n_0 ;
  wire \reg_2469[7]_i_6_n_0 ;
  wire \reg_2469_reg[0] ;
  wire [5:0]\reg_2469_reg[6] ;
  wire [2:0]\reg_2469_reg[6]_0 ;
  wire reg_24781;
  wire reg_247813_out;
  wire \reg_2478[0]_i_2_n_0 ;
  wire \reg_2478[1]_i_2_n_0 ;
  wire \reg_2478[2]_i_2_n_0 ;
  wire \reg_2478[3]_i_2_n_0 ;
  wire \reg_2478[4]_i_2_n_0 ;
  wire \reg_2478[5]_i_2_n_0 ;
  wire \reg_2478[6]_i_2_n_0 ;
  wire \reg_2478[7]_i_6_n_0 ;
  wire reg_24861;
  wire \reg_2486[0]_i_2_n_0 ;
  wire \reg_2486[1]_i_2_n_0 ;
  wire \reg_2486[2]_i_2_n_0 ;
  wire \reg_2486[3]_i_2_n_0 ;
  wire \reg_2486[4]_i_2_n_0 ;
  wire \reg_2486[5]_i_2_n_0 ;
  wire \reg_2486[6]_i_2_n_0 ;
  wire \reg_2486[7]_i_5_n_0 ;
  wire [7:0]\reg_2493_reg[7] ;
  wire [7:0]\reg_2493_reg[7]_0 ;
  wire \reg_2505_reg[2] ;
  wire \reg_2505_reg[5] ;
  wire [7:0]\reg_2505_reg[7] ;
  wire [6:0]\reg_2510_reg[7] ;
  wire [1:0]\reg_2515_reg[5] ;
  wire \trunc_ln134_217_reg_34235_reg[1] ;
  wire \trunc_ln134_217_reg_34235_reg[2] ;
  wire \trunc_ln134_217_reg_34235_reg[3] ;
  wire \trunc_ln134_454_reg_36091_reg[5] ;
  wire [7:0]x_assign_100_reg_33867;
  wire [5:0]x_assign_102_reg_33883;
  wire [7:0]x_assign_103_reg_33889;
  wire [5:0]x_assign_112_reg_33743;
  wire [5:0]x_assign_114_reg_33759;
  wire [7:0]x_assign_117_reg_33781;
  wire [0:0]x_assign_121_reg_33937;
  wire [4:0]x_assign_123_reg_33969;
  wire [7:0]x_assign_126_reg_34207;
  wire [5:0]x_assign_127_reg_34213;
  wire [7:0]x_assign_129_reg_34229;
  wire [5:0]x_assign_138_reg_34095;
  wire [7:0]x_assign_139_reg_34101;
  wire [7:0]x_assign_13_reg_32707;
  wire [4:0]x_assign_144_reg_34270;
  wire [7:0]\x_assign_144_reg_34270_reg[7] ;
  wire [7:0]x_assign_150_reg_34479;
  wire [1:0]\x_assign_150_reg_34479_reg[4] ;
  wire [5:0]x_assign_151_reg_34485;
  wire [7:0]x_assign_153_reg_34501;
  wire \x_assign_153_reg_34501_reg[4] ;
  wire \x_assign_153_reg_34501_reg[5] ;
  wire \x_assign_153_reg_34501_reg[6] ;
  wire \x_assign_153_reg_34501_reg[7] ;
  wire [3:0]x_assign_15_reg_32610;
  wire [7:0]x_assign_160_reg_34394;
  wire [7:0]x_assign_163_reg_34416;
  wire [5:0]x_assign_165_reg_34432;
  wire [7:0]x_assign_174_reg_34755;
  wire [1:0]\x_assign_174_reg_34755_reg[4] ;
  wire [5:0]x_assign_175_reg_34761;
  wire \x_assign_175_reg_34761_reg[0] ;
  wire \x_assign_175_reg_34761_reg[1] ;
  wire \x_assign_175_reg_34761_reg[6] ;
  wire \x_assign_175_reg_34761_reg[7] ;
  wire [7:0]x_assign_177_reg_34777;
  wire \x_assign_177_reg_34777_reg[4] ;
  wire \x_assign_177_reg_34777_reg[5] ;
  wire \x_assign_177_reg_34777_reg[6] ;
  wire \x_assign_177_reg_34777_reg[7] ;
  wire [7:0]x_assign_184_reg_34675;
  wire [7:0]x_assign_187_reg_34697;
  wire [5:0]x_assign_189_reg_34713;
  wire [5:0]x_assign_196_reg_35015;
  wire [7:0]x_assign_198_reg_35071;
  wire [7:0]x_assign_201_reg_35093;
  wire [7:0]x_assign_208_reg_34936;
  wire [7:0]x_assign_211_reg_34958;
  wire [5:0]x_assign_213_reg_34974;
  wire [3:0]x_assign_216_reg_35119;
  wire [7:0]x_assign_218_reg_35141;
  wire [7:0]x_assign_222_reg_35407;
  wire [5:0]x_assign_223_reg_35413;
  wire [7:0]x_assign_234_reg_35283;
  wire [5:0]x_assign_235_reg_35289;
  wire [7:0]x_assign_237_reg_35305;
  wire [7:0]x_assign_240_reg_35455;
  wire [3:0]x_assign_242_reg_35477;
  wire [4:0]x_assign_243_reg_35493;
  wire [7:0]x_assign_246_reg_35743;
  wire [5:0]x_assign_247_reg_35749;
  wire [7:0]x_assign_258_reg_35619;
  wire [5:0]x_assign_259_reg_35625;
  wire [7:0]x_assign_261_reg_35641;
  wire [7:0]x_assign_264_reg_35791;
  wire [3:0]x_assign_266_reg_35813;
  wire [4:0]x_assign_267_reg_35829;
  wire [7:0]x_assign_270_reg_36079;
  wire [5:0]x_assign_271_reg_36085;
  wire \x_assign_271_reg_36085_reg[0] ;
  wire \x_assign_271_reg_36085_reg[2] ;
  wire [5:0]x_assign_273_reg_36101;
  wire [4:0]x_assign_280_reg_35939;
  wire [6:0]x_assign_282_reg_35955;
  wire [5:0]x_assign_283_reg_35961;
  wire [6:0]x_assign_285_reg_35977;
  wire [7:0]x_assign_288_reg_36127;
  wire [5:0]x_assign_28_reg_32891;
  wire [3:0]x_assign_290_reg_36149;
  wire [0:0]x_assign_291_reg_36165;
  wire [7:0]x_assign_294_reg_36384;
  wire [5:0]x_assign_295_reg_36390;
  wire [5:0]x_assign_297_reg_36406;
  wire [7:0]x_assign_30_reg_32903;
  wire [7:0]x_assign_33_reg_32921;
  wire [2:0]x_assign_3_reg_32326;
  wire [7:0]x_assign_40_reg_32767;
  wire [7:0]x_assign_43_reg_32789;
  wire [5:0]x_assign_45_reg_32805;
  wire [3:0]x_assign_48_reg_32939;
  wire [7:0]x_assign_50_reg_32957;
  wire [5:0]x_assign_52_reg_33195;
  wire [7:0]x_assign_54_reg_33211;
  wire [7:0]x_assign_57_reg_33233;
  wire [7:0]x_assign_64_reg_33071;
  wire [7:0]x_assign_67_reg_33093;
  wire [5:0]x_assign_69_reg_33109;
  wire [3:0]x_assign_72_reg_33259;
  wire [7:0]x_assign_74_reg_33281;
  wire [5:0]x_assign_76_reg_33531;
  wire [7:0]x_assign_78_reg_33547;
  wire [7:0]x_assign_81_reg_33569;
  wire [7:0]x_assign_88_reg_33407;
  wire [7:0]x_assign_91_reg_33429;
  wire [5:0]x_assign_93_reg_33445;
  wire [3:0]x_assign_96_reg_33595;
  wire [7:0]x_assign_98_reg_33617;
  wire [3:0]\xor_ln124_100_reg_33160_reg[3] ;
  wire [7:0]\xor_ln124_100_reg_33160_reg[7] ;
  wire [6:0]\xor_ln124_101_reg_33165_reg[7] ;
  wire [3:0]\xor_ln124_102_reg_33170_reg[5] ;
  wire [7:0]\xor_ln124_102_reg_33170_reg[7] ;
  wire \xor_ln124_107_reg_33343[0]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[4]_i_2_n_0 ;
  wire \xor_ln124_107_reg_33343[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_107_reg_33343_reg[4] ;
  wire \xor_ln124_109_reg_33353[1]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[2]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[4]_i_2_n_0 ;
  wire \xor_ln124_109_reg_33353[5]_i_2_n_0 ;
  wire \xor_ln124_123_reg_33719[2]_i_2_n_0 ;
  wire [5:0]\xor_ln124_123_reg_33719_reg[7] ;
  wire [7:0]\xor_ln124_1248_reg_36322_reg[2] ;
  wire [1:0]\xor_ln124_124_reg_33725_reg[4] ;
  wire \xor_ln124_124_reg_33725_reg[5] ;
  wire [7:0]\xor_ln124_124_reg_33725_reg[7] ;
  wire \xor_ln124_125_reg_33731[2]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33731[3]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33731[4]_i_2_n_0 ;
  wire \xor_ln124_125_reg_33731_reg[3] ;
  wire [6:0]\xor_ln124_125_reg_33731_reg[7] ;
  wire [3:0]\xor_ln124_126_reg_33737_reg[5] ;
  wire [4:0]\xor_ln124_131_reg_33491_reg[7] ;
  wire [3:0]\xor_ln124_132_reg_33496_reg[3] ;
  wire [7:0]\xor_ln124_132_reg_33496_reg[7] ;
  wire [7:0]\xor_ln124_133_reg_33501_reg[7] ;
  wire [0:0]\xor_ln124_134_reg_33506_reg[5] ;
  wire [7:0]\xor_ln124_134_reg_33506_reg[7] ;
  wire [7:0]\xor_ln124_134_reg_33506_reg[7]_0 ;
  wire \xor_ln124_139_reg_33679[0]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[1]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[4]_i_2_n_0 ;
  wire \xor_ln124_139_reg_33679[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_139_reg_33679_reg[4] ;
  wire \xor_ln124_141_reg_33689[2]_i_2_n_0 ;
  wire \xor_ln124_155_reg_34055[2]_i_2_n_0 ;
  wire [4:0]\xor_ln124_155_reg_34055_reg[7] ;
  wire \xor_ln124_156_reg_34061_reg[5] ;
  wire \xor_ln124_157_reg_34067[2]_i_2_n_0 ;
  wire [7:0]\xor_ln124_157_reg_34067_reg[7] ;
  wire [0:0]\xor_ln124_158_reg_34073_reg[5] ;
  wire [3:0]\xor_ln124_164_reg_33832_reg[3] ;
  wire [7:0]\xor_ln124_164_reg_33832_reg[7] ;
  wire [3:0]\xor_ln124_166_reg_33842_reg[5] ;
  wire [7:0]\xor_ln124_166_reg_33842_reg[7] ;
  wire [7:0]\xor_ln124_166_reg_33842_reg[7]_0 ;
  wire \xor_ln124_171_reg_34015[0]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[1]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[3]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[4]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[5]_i_2_n_0 ;
  wire \xor_ln124_171_reg_34015[7]_i_2_n_0 ;
  wire [5:0]\xor_ln124_171_reg_34015_reg[7] ;
  wire [7:0]\xor_ln124_171_reg_34015_reg[7]_0 ;
  wire [7:0]\xor_ln124_171_reg_34015_reg[7]_1 ;
  wire \xor_ln124_173_reg_34025[0]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[2]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[3]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[4]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[5]_i_2_n_0 ;
  wire \xor_ln124_173_reg_34025[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_173_reg_34025_reg[3] ;
  wire [2:0]\xor_ln124_173_reg_34025_reg[3]_0 ;
  wire [2:0]\xor_ln124_173_reg_34025_reg[3]_1 ;
  wire [2:0]\xor_ln124_173_reg_34025_reg[4] ;
  wire [3:0]\xor_ln124_173_reg_34025_reg[5] ;
  wire [3:0]\xor_ln124_173_reg_34025_reg[5]_0 ;
  wire [7:0]xor_ln124_180_fu_15725_p2;
  wire [7:0]xor_ln124_182_fu_15779_p2;
  wire \xor_ln124_187_reg_34330_reg[2] ;
  wire \xor_ln124_187_reg_34330_reg[3] ;
  wire \xor_ln124_187_reg_34330_reg[4] ;
  wire \xor_ln124_187_reg_34330_reg[5] ;
  wire [3:0]\xor_ln124_187_reg_34330_reg[7] ;
  wire \xor_ln124_188_reg_34336_reg[5] ;
  wire \xor_ln124_189_reg_34342[2]_i_2_n_0 ;
  wire \xor_ln124_189_reg_34342_reg[3] ;
  wire \xor_ln124_189_reg_34342_reg[4] ;
  wire \xor_ln124_189_reg_34342_reg[5] ;
  wire [6:0]\xor_ln124_189_reg_34342_reg[7] ;
  wire [0:0]\xor_ln124_190_reg_34348_reg[2] ;
  wire \xor_ln124_190_reg_34348_reg[5] ;
  wire [7:0]\xor_ln124_196_reg_34169_reg[7] ;
  wire [5:0]\xor_ln124_197_reg_34174_reg[7] ;
  wire [0:0]\xor_ln124_198_reg_34180_reg[5] ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  wire \xor_ln124_203_reg_34306[2]_i_3_n_0 ;
  wire \xor_ln124_203_reg_34306[3]_i_3_n_0 ;
  wire \xor_ln124_203_reg_34306[4]_i_3_n_0 ;
  wire \xor_ln124_203_reg_34306[5]_i_2_n_0 ;
  wire \xor_ln124_203_reg_34306_reg[0] ;
  wire \xor_ln124_203_reg_34306_reg[1] ;
  wire \xor_ln124_203_reg_34306_reg[2] ;
  wire \xor_ln124_203_reg_34306_reg[3] ;
  wire \xor_ln124_203_reg_34306_reg[4] ;
  wire \xor_ln124_203_reg_34306_reg[5] ;
  wire \xor_ln124_203_reg_34306_reg[6] ;
  wire \xor_ln124_203_reg_34306_reg[7] ;
  wire [4:0]\xor_ln124_203_reg_34306_reg[7]_0 ;
  wire [7:0]\xor_ln124_203_reg_34306_reg[7]_1 ;
  wire \xor_ln124_204_reg_34312_reg[2] ;
  wire [1:0]\xor_ln124_206_reg_34324_reg[5] ;
  wire [3:0]\xor_ln124_206_reg_34324_reg[5]_0 ;
  wire [3:0]\xor_ln124_206_reg_34324_reg[5]_1 ;
  wire [5:0]xor_ln124_212_fu_17929_p2;
  wire [3:0]xor_ln124_214_fu_17982_p2;
  wire \xor_ln124_219_reg_34611_reg[2] ;
  wire \xor_ln124_219_reg_34611_reg[3] ;
  wire \xor_ln124_219_reg_34611_reg[4] ;
  wire \xor_ln124_219_reg_34611_reg[5] ;
  wire [3:0]\xor_ln124_219_reg_34611_reg[7] ;
  wire \xor_ln124_220_reg_34617_reg[5] ;
  wire [0:0]\xor_ln124_221_reg_34623_reg[2] ;
  wire [7:0]\xor_ln124_221_reg_34623_reg[7] ;
  wire [5:0]\xor_ln124_221_reg_34623_reg[7]_0 ;
  wire \xor_ln124_222_reg_34629_reg[5] ;
  wire [3:0]\xor_ln124_228_reg_34532_reg[3] ;
  wire [2:0]\xor_ln124_228_reg_34532_reg[4] ;
  wire [7:0]\xor_ln124_228_reg_34532_reg[7] ;
  wire [7:0]\xor_ln124_228_reg_34532_reg[7]_0 ;
  wire [5:0]\xor_ln124_229_reg_34537_reg[7] ;
  wire [7:0]\xor_ln124_230_reg_34542_reg[7] ;
  wire \xor_ln124_235_reg_34587[0]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[1]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[2]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[2]_i_3_n_0 ;
  wire \xor_ln124_235_reg_34587[5]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[6]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587[7]_i_2_n_0 ;
  wire \xor_ln124_235_reg_34587_reg[5] ;
  wire [3:0]\xor_ln124_235_reg_34587_reg[6] ;
  wire [5:0]\xor_ln124_235_reg_34587_reg[7] ;
  wire \xor_ln124_236_reg_34593[3]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34593[4]_i_2_n_0 ;
  wire \xor_ln124_236_reg_34593_reg[3] ;
  wire \xor_ln124_236_reg_34593_reg[4] ;
  wire \xor_ln124_237_reg_34599[0]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[1]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[2]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[3]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[4]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[6]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599[7]_i_2_n_0 ;
  wire \xor_ln124_237_reg_34599_reg[2] ;
  wire [2:0]\xor_ln124_237_reg_34599_reg[3] ;
  wire [3:0]\xor_ln124_237_reg_34599_reg[3]_0 ;
  wire \xor_ln124_237_reg_34599_reg[3]_1 ;
  wire \xor_ln124_237_reg_34599_reg[4] ;
  wire [6:0]\xor_ln124_237_reg_34599_reg[7] ;
  wire [6:0]\xor_ln124_237_reg_34599_reg[7]_0 ;
  wire \xor_ln124_238_reg_34605[2]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605[5]_i_2_n_0 ;
  wire \xor_ln124_238_reg_34605_reg[2] ;
  wire [3:0]\xor_ln124_238_reg_34605_reg[5] ;
  wire [3:0]\xor_ln124_238_reg_34605_reg[5]_0 ;
  wire [7:2]xor_ln124_244_fu_20206_p2;
  wire [4:1]xor_ln124_246_fu_20260_p2;
  wire \xor_ln124_251_reg_34887_reg[0] ;
  wire \xor_ln124_251_reg_34887_reg[1] ;
  wire \xor_ln124_251_reg_34887_reg[2] ;
  wire \xor_ln124_251_reg_34887_reg[2]_0 ;
  wire \xor_ln124_251_reg_34887_reg[3] ;
  wire \xor_ln124_251_reg_34887_reg[3]_0 ;
  wire \xor_ln124_251_reg_34887_reg[4] ;
  wire \xor_ln124_251_reg_34887_reg[4]_0 ;
  wire \xor_ln124_251_reg_34887_reg[5] ;
  wire \xor_ln124_251_reg_34887_reg[5]_0 ;
  wire \xor_ln124_251_reg_34887_reg[6] ;
  wire \xor_ln124_251_reg_34887_reg[7] ;
  wire [6:0]\xor_ln124_251_reg_34887_reg[7]_0 ;
  wire \xor_ln124_252_reg_34893_reg[2] ;
  wire \xor_ln124_252_reg_34893_reg[3] ;
  wire [2:0]\xor_ln124_252_reg_34893_reg[4] ;
  wire \xor_ln124_252_reg_34893_reg[4]_0 ;
  wire \xor_ln124_253_reg_34899[2]_i_2_n_0 ;
  wire \xor_ln124_253_reg_34899[5]_i_2_n_0 ;
  wire [5:0]\xor_ln124_253_reg_34899_reg[7] ;
  wire \xor_ln124_254_reg_34905_reg[2] ;
  wire [0:0]\xor_ln124_254_reg_34905_reg[2]_0 ;
  wire \xor_ln124_254_reg_34905_reg[5] ;
  wire [7:0]\xor_ln124_254_reg_34905_reg[7] ;
  wire [3:0]\xor_ln124_260_reg_34808_reg[3] ;
  wire [7:0]\xor_ln124_260_reg_34808_reg[7] ;
  wire [3:0]\xor_ln124_262_reg_34818_reg[5] ;
  wire [7:0]\xor_ln124_262_reg_34818_reg[7] ;
  wire \xor_ln124_266_reg_34863[2]_i_2_n_0 ;
  wire \xor_ln124_266_reg_34863[2]_i_3_n_0 ;
  wire \xor_ln124_266_reg_34863[5]_i_3_n_0 ;
  wire [0:0]\xor_ln124_266_reg_34863_reg[2] ;
  wire \xor_ln124_266_reg_34863_reg[5] ;
  wire \xor_ln124_267_reg_34869[3]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34869[4]_i_2_n_0 ;
  wire \xor_ln124_267_reg_34869_reg[3] ;
  wire \xor_ln124_267_reg_34869_reg[4] ;
  wire \xor_ln124_268_reg_34875[0]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[1]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[2]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[3]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[4]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[6]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875[7]_i_2_n_0 ;
  wire \xor_ln124_268_reg_34875_reg[2] ;
  wire \xor_ln124_268_reg_34875_reg[3] ;
  wire \xor_ln124_268_reg_34875_reg[4] ;
  wire [4:0]\xor_ln124_268_reg_34875_reg[6] ;
  wire [7:0]\xor_ln124_268_reg_34875_reg[7] ;
  wire [7:0]\xor_ln124_268_reg_34875_reg[7]_0 ;
  wire \xor_ln124_269_reg_34881[2]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881[5]_i_2_n_0 ;
  wire \xor_ln124_269_reg_34881_reg[2] ;
  wire [3:0]\xor_ln124_269_reg_34881_reg[3] ;
  wire \xor_ln124_269_reg_34881_reg[5] ;
  wire [3:0]\xor_ln124_269_reg_34881_reg[5]_0 ;
  wire [3:0]\xor_ln124_269_reg_34881_reg[5]_1 ;
  wire \xor_ln124_27_reg_32743[2]_i_2_n_0 ;
  wire \xor_ln124_27_reg_32743[3]_i_2_n_0 ;
  wire \xor_ln124_27_reg_32743[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_27_reg_32743_reg[4] ;
  wire [7:0]\xor_ln124_27_reg_32743_reg[7] ;
  wire [7:0]\xor_ln124_27_reg_32743_reg[7]_0 ;
  wire \xor_ln124_282_reg_35243_reg[2] ;
  wire \xor_ln124_282_reg_35243_reg[3] ;
  wire \xor_ln124_282_reg_35243_reg[4] ;
  wire \xor_ln124_282_reg_35243_reg[5] ;
  wire [3:0]\xor_ln124_282_reg_35243_reg[7] ;
  wire [1:0]\xor_ln124_283_reg_35249_reg[4] ;
  wire \xor_ln124_283_reg_35249_reg[5] ;
  wire [7:0]\xor_ln124_283_reg_35249_reg[7] ;
  wire \xor_ln124_284_reg_35255[2]_i_2_n_0 ;
  wire \xor_ln124_284_reg_35255[5]_i_2_n_0 ;
  wire [0:0]\xor_ln124_284_reg_35255_reg[2] ;
  wire \xor_ln124_284_reg_35255_reg[3] ;
  wire \xor_ln124_284_reg_35255_reg[4] ;
  wire [7:0]\xor_ln124_284_reg_35255_reg[7] ;
  wire \xor_ln124_285_reg_35261[2]_i_2_n_0 ;
  wire \xor_ln124_285_reg_35261[3]_i_2_n_0 ;
  wire \xor_ln124_285_reg_35261[3]_i_3_n_0 ;
  wire \xor_ln124_285_reg_35261[4]_i_2_n_0 ;
  wire \xor_ln124_285_reg_35261[4]_i_3_n_0 ;
  wire [0:0]\xor_ln124_285_reg_35261_reg[2] ;
  wire \xor_ln124_285_reg_35261_reg[3] ;
  wire \xor_ln124_285_reg_35261_reg[4] ;
  wire [3:0]\xor_ln124_285_reg_35261_reg[5] ;
  wire \xor_ln124_28_reg_32749[3]_i_2_n_0 ;
  wire \xor_ln124_28_reg_32749[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_28_reg_32749_reg[7] ;
  wire [7:0]\xor_ln124_28_reg_32749_reg[7]_0 ;
  wire [3:0]\xor_ln124_291_reg_35036_reg[3] ;
  wire [2:0]\xor_ln124_291_reg_35036_reg[5] ;
  wire [7:0]\xor_ln124_291_reg_35036_reg[7] ;
  wire [7:0]\xor_ln124_292_reg_35041_reg[7] ;
  wire [7:0]\xor_ln124_293_reg_35046_reg[7] ;
  wire \xor_ln124_298_reg_35203[1]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[4]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[5]_i_2_n_0 ;
  wire \xor_ln124_298_reg_35203[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_298_reg_35203_reg[4] ;
  wire \xor_ln124_29_reg_32755_reg[2] ;
  wire [2:0]\xor_ln124_29_reg_32755_reg[3] ;
  wire \xor_ln124_29_reg_32755_reg[3]_0 ;
  wire \xor_ln124_29_reg_32755_reg[4] ;
  wire [7:0]\xor_ln124_29_reg_32755_reg[7] ;
  wire \xor_ln124_300_reg_35213[0]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[2]_i_2_n_0 ;
  wire \xor_ln124_300_reg_35213[3]_i_2_n_0 ;
  wire [4:0]\xor_ln124_300_reg_35213_reg[7] ;
  wire [7:0]\xor_ln124_30_reg_32761_reg[7] ;
  wire \xor_ln124_314_reg_35579[2]_i_2_n_0 ;
  wire \xor_ln124_314_reg_35579[3]_i_2_n_0 ;
  wire \xor_ln124_314_reg_35579[4]_i_2_n_0 ;
  wire \xor_ln124_314_reg_35579_reg[5] ;
  wire [6:0]\xor_ln124_314_reg_35579_reg[7] ;
  wire \xor_ln124_315_reg_35585[3]_i_2_n_0 ;
  wire \xor_ln124_315_reg_35585[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_315_reg_35585_reg[5] ;
  wire \xor_ln124_315_reg_35585_reg[5]_0 ;
  wire [7:0]\xor_ln124_316_reg_35591_reg[7] ;
  wire \xor_ln124_317_reg_35597_reg[5] ;
  wire [7:0]\xor_ln124_323_reg_35356_reg[7] ;
  wire [7:0]\xor_ln124_324_reg_35361_reg[7] ;
  wire [3:0]\xor_ln124_325_reg_35366_reg[3] ;
  wire [0:0]\xor_ln124_325_reg_35366_reg[5] ;
  wire [3:0]\xor_ln124_325_reg_35366_reg[5]_0 ;
  wire [3:0]\xor_ln124_325_reg_35366_reg[5]_1 ;
  wire [7:0]\xor_ln124_325_reg_35366_reg[7] ;
  wire \xor_ln124_330_reg_35539[0]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[4]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[5]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[6]_i_2_n_0 ;
  wire \xor_ln124_330_reg_35539[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_330_reg_35539_reg[7] ;
  wire \xor_ln124_332_reg_35549[0]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[2]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[3]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[4]_i_2_n_0 ;
  wire \xor_ln124_332_reg_35549[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_332_reg_35549_reg[3] ;
  wire [3:0]\xor_ln124_332_reg_35549_reg[3]_0 ;
  wire [2:0]\xor_ln124_332_reg_35549_reg[4] ;
  wire [2:0]\xor_ln124_332_reg_35549_reg[4]_0 ;
  wire [3:0]\xor_ln124_332_reg_35549_reg[7] ;
  wire \xor_ln124_346_reg_35915[2]_i_2_n_0 ;
  wire \xor_ln124_346_reg_35915[3]_i_2_n_0 ;
  wire \xor_ln124_346_reg_35915[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_346_reg_35915_reg[7] ;
  wire \xor_ln124_347_reg_35921_reg[5] ;
  wire \xor_ln124_348_reg_35927_reg[5] ;
  wire [7:0]\xor_ln124_348_reg_35927_reg[7] ;
  wire [7:0]\xor_ln124_348_reg_35927_reg[7]_0 ;
  wire [0:0]\xor_ln124_349_reg_35933_reg[5] ;
  wire \xor_ln124_349_reg_35933_reg[5]_0 ;
  wire [7:0]\xor_ln124_355_reg_35692_reg[7] ;
  wire [7:0]\xor_ln124_355_reg_35692_reg[7]_0 ;
  wire [7:0]\xor_ln124_356_reg_35697_reg[7] ;
  wire [3:0]\xor_ln124_357_reg_35702_reg[3] ;
  wire [0:0]\xor_ln124_357_reg_35702_reg[5] ;
  wire [3:0]\xor_ln124_357_reg_35702_reg[5]_0 ;
  wire [3:0]\xor_ln124_357_reg_35702_reg[5]_1 ;
  wire [7:0]\xor_ln124_357_reg_35702_reg[7] ;
  wire [7:0]\xor_ln124_357_reg_35702_reg[7]_0 ;
  wire [5:0]\xor_ln124_35_reg_32626_reg[7] ;
  wire \xor_ln124_362_reg_35875[0]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[1]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[2]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[4]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[5]_i_2_n_0 ;
  wire \xor_ln124_362_reg_35875[6]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[2]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[3]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[4]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[6]_i_2_n_0 ;
  wire \xor_ln124_364_reg_35885[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_364_reg_35885_reg[3] ;
  wire [3:0]\xor_ln124_364_reg_35885_reg[3]_0 ;
  wire [2:0]\xor_ln124_364_reg_35885_reg[4] ;
  wire [2:0]\xor_ln124_364_reg_35885_reg[4]_0 ;
  wire [7:0]\xor_ln124_364_reg_35885_reg[7] ;
  wire [0:0]\xor_ln124_36_reg_32582_reg[5] ;
  wire \xor_ln124_378_reg_36246[2]_i_2_n_0 ;
  wire \xor_ln124_378_reg_36246[3]_i_2_n_0 ;
  wire \xor_ln124_378_reg_36246[4]_i_2_n_0 ;
  wire \xor_ln124_378_reg_36246_reg[5] ;
  wire [6:0]\xor_ln124_378_reg_36246_reg[7] ;
  wire \xor_ln124_379_reg_36252_reg[5] ;
  wire [6:0]\xor_ln124_37_reg_32631_reg[7] ;
  wire [0:0]\xor_ln124_380_reg_36258_reg[2] ;
  wire \xor_ln124_380_reg_36258_reg[3] ;
  wire \xor_ln124_380_reg_36258_reg[4] ;
  wire [7:0]\xor_ln124_380_reg_36258_reg[7] ;
  wire [0:0]\xor_ln124_381_reg_36264_reg[5] ;
  wire [2:0]\xor_ln124_387_reg_36028_reg[5] ;
  wire [7:0]\xor_ln124_387_reg_36028_reg[7] ;
  wire [7:0]\xor_ln124_389_reg_36038_reg[7] ;
  wire [3:0]\xor_ln124_38_reg_32588_reg[5] ;
  wire [7:1]xor_ln124_394_fu_29760_p2;
  wire \xor_ln124_396_reg_36216[0]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[1]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[6]_i_2_n_0 ;
  wire \xor_ln124_396_reg_36216[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_396_reg_36216_reg[7] ;
  wire [7:0]\xor_ln124_396_reg_36216_reg[7]_0 ;
  wire [7:0]\xor_ln124_403_reg_36432_reg[7] ;
  wire [3:0]\xor_ln124_405_reg_36442_reg[3] ;
  wire [3:0]\xor_ln124_405_reg_36442_reg[5] ;
  wire [7:0]\xor_ln124_405_reg_36442_reg[7] ;
  wire [7:0]\xor_ln124_405_reg_36442_reg[7]_0 ;
  wire \xor_ln124_422_reg_36467[2]_i_2_n_0 ;
  wire \xor_ln124_422_reg_36467[4]_i_2_n_0 ;
  wire \xor_ln124_422_reg_36467[5]_i_2_n_0 ;
  wire \xor_ln124_422_reg_36467_reg[3] ;
  wire [6:0]\xor_ln124_422_reg_36467_reg[7] ;
  wire \xor_ln124_423_reg_36472[4]_i_2_n_0 ;
  wire \xor_ln124_423_reg_36472_reg[3] ;
  wire [2:0]\xor_ln124_423_reg_36472_reg[5] ;
  wire \xor_ln124_423_reg_36472_reg[5]_0 ;
  wire \xor_ln124_424_reg_36477[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_424_reg_36477_reg[7] ;
  wire \xor_ln124_425_reg_36482_reg[4] ;
  wire [0:0]\xor_ln124_425_reg_36482_reg[5] ;
  wire \xor_ln124_43_reg_32678[2]_i_2_n_0 ;
  wire \xor_ln124_43_reg_32678_reg[3] ;
  wire \xor_ln124_43_reg_32678_reg[4] ;
  wire \xor_ln124_43_reg_32678_reg[5] ;
  wire [6:0]\xor_ln124_43_reg_32678_reg[7] ;
  wire \xor_ln124_44_reg_32684_reg[5] ;
  wire [7:0]\xor_ln124_45_reg_32690_reg[1] ;
  wire \xor_ln124_45_reg_32690_reg[2] ;
  wire \xor_ln124_45_reg_32690_reg[3] ;
  wire \xor_ln124_45_reg_32690_reg[4] ;
  wire [3:0]\xor_ln124_45_reg_32690_reg[5] ;
  wire \xor_ln124_45_reg_32690_reg[5]_0 ;
  wire [7:0]\xor_ln124_45_reg_32690_reg[7] ;
  wire [3:0]\xor_ln124_45_reg_32690_reg[7]_0 ;
  wire \xor_ln124_46_reg_32696[3]_i_3_n_0 ;
  wire \xor_ln124_46_reg_32696[4]_i_3_n_0 ;
  wire \xor_ln124_46_reg_32696_reg[3] ;
  wire \xor_ln124_46_reg_32696_reg[4] ;
  wire [2:0]\xor_ln124_46_reg_32696_reg[4]_0 ;
  wire \xor_ln124_46_reg_32696_reg[5] ;
  wire [0:0]\xor_ln124_46_reg_32696_reg[5]_0 ;
  wire \xor_ln124_46_reg_32696_reg[5]_1 ;
  wire \xor_ln124_59_reg_33047_reg[0] ;
  wire \xor_ln124_59_reg_33047_reg[1] ;
  wire \xor_ln124_59_reg_33047_reg[2] ;
  wire \xor_ln124_59_reg_33047_reg[3] ;
  wire \xor_ln124_59_reg_33047_reg[4] ;
  wire \xor_ln124_59_reg_33047_reg[5] ;
  wire \xor_ln124_59_reg_33047_reg[6] ;
  wire \xor_ln124_59_reg_33047_reg[7] ;
  wire [5:0]\xor_ln124_59_reg_33047_reg[7]_0 ;
  wire [0:0]\xor_ln124_60_reg_33053_reg[5] ;
  wire [6:0]\xor_ln124_61_reg_33059_reg[7] ;
  wire [7:0]\xor_ln124_62_reg_33065_reg[4] ;
  wire [5:0]\xor_ln124_67_reg_32851_reg[7] ;
  wire [3:0]\xor_ln124_68_reg_32856_reg[3] ;
  wire [0:0]\xor_ln124_68_reg_32856_reg[5] ;
  wire [7:0]\xor_ln124_68_reg_32856_reg[7] ;
  wire [6:0]\xor_ln124_69_reg_32861_reg[7] ;
  wire [3:0]\xor_ln124_70_reg_32866_reg[5] ;
  wire [7:0]\xor_ln124_70_reg_32866_reg[7] ;
  wire \xor_ln124_75_reg_33007[0]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[1]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[4]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[5]_i_2_n_0 ;
  wire \xor_ln124_75_reg_33007[6]_i_2_n_0 ;
  wire [2:0]\xor_ln124_75_reg_33007_reg[4] ;
  wire \xor_ln124_77_reg_33017[0]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[1]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[2]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[3]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[6]_i_2_n_0 ;
  wire \xor_ln124_77_reg_33017[7]_i_2_n_0 ;
  wire [0:0]\xor_ln124_77_reg_33017_reg[2] ;
  wire [7:0]\xor_ln124_77_reg_33017_reg[7] ;
  wire [7:0]\xor_ln124_77_reg_33017_reg[7]_0 ;
  wire \xor_ln124_91_reg_33383_reg[0] ;
  wire \xor_ln124_91_reg_33383_reg[1] ;
  wire \xor_ln124_91_reg_33383_reg[2] ;
  wire \xor_ln124_91_reg_33383_reg[3] ;
  wire \xor_ln124_91_reg_33383_reg[4] ;
  wire \xor_ln124_91_reg_33383_reg[5] ;
  wire \xor_ln124_91_reg_33383_reg[6] ;
  wire \xor_ln124_91_reg_33383_reg[7] ;
  wire [5:0]\xor_ln124_91_reg_33383_reg[7]_0 ;
  wire [0:0]\xor_ln124_92_reg_33389_reg[5] ;
  wire \xor_ln124_92_reg_33389_reg[5]_0 ;
  wire [7:0]\xor_ln124_92_reg_33389_reg[7] ;
  wire \xor_ln124_93_reg_33395_reg[4] ;
  wire \xor_ln124_93_reg_33395_reg[4]_0 ;
  wire [6:0]\xor_ln124_93_reg_33395_reg[7] ;
  wire [3:0]\xor_ln124_94_reg_33401_reg[5] ;
  wire [5:0]\xor_ln124_99_reg_33155_reg[7] ;
  wire [6:0]\z_102_reg_34458_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q6_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q6_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q6_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q6_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_0_0_i_24
       (.I0(x_assign_271_reg_36085[0]),
        .I1(x_assign_290_reg_36149[3]),
        .I2(or_ln134_192_fu_29720_p3[0]),
        .I3(mem_reg_0_3_0_0_i_42_n_0),
        .I4(x_assign_270_reg_36079[0]),
        .I5(x_assign_288_reg_36127[0]),
        .O(\x_assign_271_reg_36085_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_0_0_i_42
       (.I0(or_ln134_191_fu_29714_p3[0]),
        .I1(q1_reg_i_84_0[0]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [0]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I4(or_ln134_179_fu_29538_p3[0]),
        .I5(x_assign_271_reg_36085[4]),
        .O(mem_reg_0_3_0_0_i_42_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_2_2_i_11
       (.I0(or_ln134_191_fu_29714_p3[2]),
        .I1(q1_reg_i_84_0[2]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [2]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I4(or_ln134_179_fu_29538_p3[2]),
        .I5(or_ln134_180_fu_29544_p3[0]),
        .O(mem_reg_0_3_2_2_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_2_2_i_7
       (.I0(x_assign_271_reg_36085[2]),
        .I1(or_ln134_192_fu_29720_p3[1]),
        .I2(x_assign_290_reg_36149[1]),
        .I3(mem_reg_0_3_2_2_i_11_n_0),
        .I4(x_assign_270_reg_36079[2]),
        .I5(x_assign_288_reg_36127[2]),
        .O(\x_assign_271_reg_36085_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_4_4_i_10
       (.I0(or_ln134_191_fu_29714_p3[4]),
        .I1(q1_reg_i_84_0[4]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [4]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I4(or_ln134_179_fu_29538_p3[4]),
        .I5(or_ln134_180_fu_29544_p3[2]),
        .O(mem_reg_0_3_4_4_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_4_4_i_7
       (.I0(or_ln134_180_fu_29544_p3[4]),
        .I1(or_ln134_192_fu_29720_p3[3]),
        .I2(or_ln134_192_fu_29720_p3[4]),
        .I3(mem_reg_0_3_4_4_i_10_n_0),
        .I4(x_assign_270_reg_36079[4]),
        .I5(x_assign_288_reg_36127[4]),
        .O(\trunc_ln134_454_reg_36091_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_10_reg_32672[2]_i_1 
       (.I0(DOADO[3]),
        .I1(DOADO[0]),
        .O(q6_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_10_reg_32672[3]_i_1 
       (.I0(DOADO[3]),
        .I1(clefia_s1_q6[1]),
        .I2(DOADO[4]),
        .O(q6_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_34_reg_32981[2]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_34_reg_32981[3]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[1]),
        .I2(q2_reg_1[7]),
        .O(q2_reg_11[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_1_n_0,q0_reg_i_2_n_0,q0_reg_i_3__0_n_0,q0_reg_i_4__0_n_0,q0_reg_i_5__0_n_0,q0_reg_i_6__0_n_0,q0_reg_i_7__0_n_0,q0_reg_i_8__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_1
       (.I0(q0_reg_i_9__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_10__0_n_0),
        .I3(q0_reg_i_11__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_12_n_0),
        .O(q0_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_100__0
       (.I0(or_ln134_193_fu_29726_p3[1]),
        .I1(\xor_ln124_396_reg_36216_reg[7]_0 [2]),
        .I2(or_ln134_180_fu_29544_p3[0]),
        .I3(\xor_ln124_396_reg_36216_reg[7] [2]),
        .I4(q0_reg_i_88__0_0[2]),
        .I5(or_ln134_179_fu_29538_p3[2]),
        .O(q0_reg_i_100__0_n_0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_101
       (.I0(pt_ce011),
        .I1(clefia_s0_address0124_out),
        .I2(q1_reg_24[0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_101__0
       (.I0(x_assign_266_reg_35813[0]),
        .I1(\xor_ln124_364_reg_35885_reg[7] [1]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [1]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I4(x_assign_247_reg_35749[5]),
        .I5(or_ln134_163_fu_27266_p3[1]),
        .O(q0_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_102__0
       (.I0(x_assign_240_reg_35455[0]),
        .I1(q0_reg_i_83__0_0[1]),
        .I2(x_assign_223_reg_35413[5]),
        .I3(q0_reg_i_83__0_1[1]),
        .I4(\xor_ln124_332_reg_35549_reg[3] [1]),
        .I5(or_ln134_147_fu_24994_p3[1]),
        .O(q0_reg_i_102__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_103__0
       (.I0(or_ln134_176_fu_27448_p3[0]),
        .I1(\xor_ln124_364_reg_35885_reg[7] [0]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [0]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I4(x_assign_247_reg_35749[4]),
        .I5(or_ln134_163_fu_27266_p3[0]),
        .O(q0_reg_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_10__0
       (.I0(\reg_2446_reg[7]_2 [7]),
        .I1(clefia_s0_address01),
        .I2(\reg_2428_reg[7]_2 [7]),
        .I3(q0_reg_i_43__0_n_0),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_11__0
       (.I0(\reg_2428_reg[7]_0 [7]),
        .I1(q0_reg_17[7]),
        .I2(q0_reg_i_44_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_12
       (.I0(q0_reg_i_45_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_46__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [7]),
        .O(q0_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_13__0
       (.I0(q0_reg_i_47__0_n_0),
        .I1(xor_ln124_182_fu_15779_p2[6]),
        .I2(q0_reg_16[6]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    q0_reg_i_146
       (.I0(q1_reg_24[6]),
        .I1(q1_reg_24[4]),
        .I2(q1_reg_24[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_14__0
       (.I0(\reg_2446_reg[7]_2 [6]),
        .I1(clefia_s0_address01),
        .I2(\reg_2428_reg[7]_2 [6]),
        .I3(\reg_2419_reg[6] [5]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_15__0
       (.I0(\reg_2428_reg[7]_0 [6]),
        .I1(q0_reg_17[6]),
        .I2(q0_reg_i_49__0_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_15__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_16
       (.I0(q0_reg_i_50__0_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_51__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [6]),
        .O(q0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_17__0
       (.I0(q0_reg_i_52_n_0),
        .I1(\reg_2505_reg[5] ),
        .I2(q0_reg_16[5]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_18__0
       (.I0(clefia_s0_address01),
        .I1(\reg_2446_reg[7]_2 [5]),
        .I2(\reg_2428_reg[7]_2 [5]),
        .I3(\reg_2419_reg[6] [4]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_19__0
       (.I0(\reg_2428_reg[7]_0 [5]),
        .I1(q0_reg_17[5]),
        .I2(q0_reg_i_53__0_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_2
       (.I0(q0_reg_i_13__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_14__0_n_0),
        .I3(q0_reg_i_15__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_16_n_0),
        .O(q0_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_20
       (.I0(q0_reg_i_54__0_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_55__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [5]),
        .O(q0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_21
       (.I0(q0_reg_i_56__0_n_0),
        .I1(xor_ln124_182_fu_15779_p2[4]),
        .I2(q0_reg_16[4]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_22__0
       (.I0(clefia_s0_address01),
        .I1(\reg_2446_reg[7]_2 [4]),
        .I2(\reg_2428_reg[7]_2 [4]),
        .I3(\reg_2419_reg[6] [3]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_23
       (.I0(\reg_2428_reg[7]_0 [4]),
        .I1(q0_reg_17[4]),
        .I2(xor_ln124_246_fu_20260_p2[4]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_24
       (.I0(q0_reg_i_59__0_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_60__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [4]),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    q0_reg_i_25
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q1_reg_24[7]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address0123_out),
        .I5(pt_address0130_out),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_25__0
       (.I0(xor_ln124_214_fu_17982_p2[3]),
        .I1(xor_ln124_182_fu_15779_p2[3]),
        .I2(q0_reg_16[3]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_26__0
       (.I0(clefia_s0_address01),
        .I1(\reg_2446_reg[7]_2 [3]),
        .I2(\reg_2428_reg[7]_2 [3]),
        .I3(\reg_2419_reg[6] [2]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_27__0
       (.I0(\reg_2428_reg[7]_0 [3]),
        .I1(q0_reg_17[3]),
        .I2(q0_reg_i_63__0_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_27__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_28
       (.I0(q0_reg_i_64_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_65_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [3]),
        .O(q0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_29
       (.I0(xor_ln124_214_fu_17982_p2[2]),
        .I1(xor_ln124_182_fu_15779_p2[2]),
        .I2(q0_reg_16[2]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_29_n_0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_2__0
       (.I0(q1_reg_26),
        .I1(p_57_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[14]),
        .O(clefia_s0_ce1));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_30__0
       (.I0(\reg_2446_reg[7]_2 [2]),
        .I1(clefia_s0_address01),
        .I2(\reg_2428_reg[7]_2 [2]),
        .I3(\reg_2419_reg[6] [1]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_31__0
       (.I0(\reg_2428_reg[7]_0 [2]),
        .I1(q0_reg_17[2]),
        .I2(xor_ln124_246_fu_20260_p2[2]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_31__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_32
       (.I0(q0_reg_i_69_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_70__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [2]),
        .O(q0_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_33
       (.I0(q0_reg_i_71__0_n_0),
        .I1(xor_ln124_182_fu_15779_p2[1]),
        .I2(q0_reg_16[1]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q0_reg_i_34__0
       (.I0(clefia_s0_address01),
        .I1(\reg_2446_reg[7]_2 [1]),
        .I2(\reg_2428_reg[7]_2 [1]),
        .I3(q0_reg_i_73_n_0),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_35__0
       (.I0(\reg_2428_reg[7]_0 [1]),
        .I1(q0_reg_17[1]),
        .I2(xor_ln124_246_fu_20260_p2[1]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q0_reg_i_36
       (.I0(q0_reg_i_75__0_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_76__0_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [1]),
        .O(q0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_37
       (.I0(xor_ln124_214_fu_17982_p2[0]),
        .I1(xor_ln124_182_fu_15779_p2[0]),
        .I2(q0_reg_16[0]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q0_reg_i_38__0
       (.I0(\reg_2446_reg[7]_2 [0]),
        .I1(clefia_s0_address01),
        .I2(\reg_2428_reg[7]_2 [0]),
        .I3(\reg_2419_reg[6] [0]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_39__0
       (.I0(\reg_2428_reg[7]_0 [0]),
        .I1(q0_reg_17[0]),
        .I2(q0_reg_i_79__0_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q0_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3__0
       (.I0(q0_reg_i_17__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_18__0_n_0),
        .I3(q0_reg_i_19__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_20_n_0),
        .O(q0_reg_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q0_reg_i_40
       (.I0(q0_reg_i_80_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q0_reg_i_81_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2505_reg[7] [0]),
        .O(q0_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_41__0
       (.I0(q0_reg_i_9__0_1[7]),
        .I1(q0_reg_i_9__0_0[7]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(x_assign_153_reg_34501[7]),
        .I4(x_assign_150_reg_34479[5]),
        .I5(x_assign_153_reg_34501[5]),
        .O(q0_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_42__0
       (.I0(x_assign_126_reg_34207[5]),
        .I1(q0_reg_i_9__0_2[7]),
        .I2(or_ln134_83_fu_15653_p3[1]),
        .I3(x_assign_129_reg_34229[7]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [7]),
        .I5(x_assign_129_reg_34229[5]),
        .O(xor_ln124_182_fu_15779_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_43__0
       (.I0(or_ln134_69_fu_13624_p3[1]),
        .I1(x_assign_123_reg_33969[3]),
        .I2(or_ln134_80_fu_13794_p3[0]),
        .I3(q0_reg_i_82__0_n_0),
        .I4(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I5(or_ln134_82_fu_13806_p3[0]),
        .O(q0_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_44
       (.I0(q0_reg_i_9__0_0[7]),
        .I1(q0_reg_i_11__0_0[7]),
        .I2(x_assign_177_reg_34777[7]),
        .I3(or_ln134_115_fu_20134_p3[1]),
        .I4(x_assign_174_reg_34755[5]),
        .I5(x_assign_177_reg_34777[5]),
        .O(q0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_45
       (.I0(q0_reg_i_12_0[7]),
        .I1(\reg_2462_reg[7] [7]),
        .I2(\xor_ln124_332_reg_35549_reg[7] [3]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_46__0
       (.I0(\xor_ln124_300_reg_35213_reg[7] [4]),
        .I1(q0_reg_i_83__0_n_0),
        .I2(\reg_2493_reg[7]_0 [7]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_47__0
       (.I0(q0_reg_i_9__0_1[6]),
        .I1(q0_reg_i_9__0_0[6]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(x_assign_153_reg_34501[6]),
        .I4(x_assign_150_reg_34479[4]),
        .I5(x_assign_153_reg_34501[4]),
        .O(q0_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_48
       (.I0(x_assign_126_reg_34207[4]),
        .I1(q0_reg_i_9__0_2[6]),
        .I2(or_ln134_83_fu_15653_p3[0]),
        .I3(x_assign_129_reg_34229[6]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [6]),
        .I5(x_assign_129_reg_34229[4]),
        .O(xor_ln124_182_fu_15779_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_49__0
       (.I0(q0_reg_i_9__0_0[6]),
        .I1(q0_reg_i_11__0_0[6]),
        .I2(x_assign_177_reg_34777[6]),
        .I3(or_ln134_115_fu_20134_p3[0]),
        .I4(x_assign_174_reg_34755[4]),
        .I5(x_assign_177_reg_34777[4]),
        .O(q0_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4__0
       (.I0(q0_reg_i_21_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_22__0_n_0),
        .I3(q0_reg_i_23_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_24_n_0),
        .O(q0_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_50__0
       (.I0(q0_reg_i_12_0[6]),
        .I1(\reg_2462_reg[7] [6]),
        .I2(\xor_ln124_332_reg_35549_reg[7] [2]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_51__0
       (.I0(\xor_ln124_300_reg_35213_reg[7] [3]),
        .I1(\xor_ln124_268_reg_34875_reg[6] [4]),
        .I2(\reg_2493_reg[7]_0 [6]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_52
       (.I0(q0_reg_i_9__0_1[5]),
        .I1(q0_reg_i_9__0_0[5]),
        .I2(or_ln134_99_fu_17857_p3[7]),
        .I3(x_assign_153_reg_34501[5]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [3]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [3]),
        .O(q0_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_53__0
       (.I0(q0_reg_i_9__0_0[5]),
        .I1(q0_reg_i_11__0_0[5]),
        .I2(x_assign_177_reg_34777[5]),
        .I3(or_ln134_115_fu_20134_p3[5]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [3]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [3]),
        .O(q0_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_54__0
       (.I0(q0_reg_i_12_0[5]),
        .I1(\reg_2462_reg[7] [5]),
        .I2(q0_reg_i_84__0_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_55__0
       (.I0(q0_reg_i_85_n_0),
        .I1(q0_reg_i_86__0_n_0),
        .I2(\reg_2493_reg[7]_0 [5]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_55__0_n_0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    q0_reg_i_56
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q1_reg_24[12]),
        .I2(q1_reg_24[10]),
        .I3(clefia_s0_address0120_out),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_56__0
       (.I0(q0_reg_i_9__0_1[4]),
        .I1(q0_reg_i_9__0_0[4]),
        .I2(or_ln134_99_fu_17857_p3[6]),
        .I3(x_assign_153_reg_34501[4]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [2]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [2]),
        .O(q0_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_57
       (.I0(\xor_ln124_206_reg_34324_reg[5]_0 [2]),
        .I1(q0_reg_i_9__0_2[4]),
        .I2(or_ln134_83_fu_15653_p3[5]),
        .I3(x_assign_129_reg_34229[4]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I5(\xor_ln124_206_reg_34324_reg[5]_1 [2]),
        .O(xor_ln124_182_fu_15779_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_58__0
       (.I0(q0_reg_i_9__0_0[4]),
        .I1(q0_reg_i_11__0_0[4]),
        .I2(x_assign_177_reg_34777[4]),
        .I3(or_ln134_115_fu_20134_p3[4]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [2]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [2]),
        .O(xor_ln124_246_fu_20260_p2[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_59__0
       (.I0(q0_reg_i_12_0[4]),
        .I1(\reg_2462_reg[7] [4]),
        .I2(q0_reg_i_87__0_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_25__0_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_26__0_n_0),
        .I3(q0_reg_i_27__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_28_n_0),
        .O(q0_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_60__0
       (.I0(\xor_ln124_300_reg_35213_reg[7] [2]),
        .I1(\xor_ln124_268_reg_34875_reg[6] [3]),
        .I2(\reg_2493_reg[7]_0 [4]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_61
       (.I0(q0_reg_i_9__0_1[3]),
        .I1(q0_reg_i_9__0_0[3]),
        .I2(\xor_ln124_237_reg_34599_reg[3]_0 [3]),
        .I3(x_assign_153_reg_34501[3]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [1]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [1]),
        .O(xor_ln124_214_fu_17982_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_62__0
       (.I0(\xor_ln124_206_reg_34324_reg[5]_0 [1]),
        .I1(q0_reg_i_9__0_2[3]),
        .I2(q0_reg_i_25__0_0[3]),
        .I3(x_assign_129_reg_34229[3]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I5(\xor_ln124_206_reg_34324_reg[5]_1 [1]),
        .O(xor_ln124_182_fu_15779_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_63__0
       (.I0(q0_reg_i_9__0_0[3]),
        .I1(q0_reg_i_11__0_0[3]),
        .I2(x_assign_177_reg_34777[3]),
        .I3(\xor_ln124_269_reg_34881_reg[3] [3]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [1]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [1]),
        .O(q0_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_64
       (.I0(q0_reg_i_12_0[3]),
        .I1(\reg_2462_reg[7] [3]),
        .I2(q0_reg_i_88__0_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_65
       (.I0(\xor_ln124_300_reg_35213_reg[7] [1]),
        .I1(\xor_ln124_268_reg_34875_reg[6] [2]),
        .I2(\reg_2493_reg[7]_0 [3]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_66__0
       (.I0(q0_reg_i_9__0_1[2]),
        .I1(q0_reg_i_9__0_0[2]),
        .I2(\xor_ln124_237_reg_34599_reg[3]_0 [2]),
        .I3(x_assign_153_reg_34501[2]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [0]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [0]),
        .O(xor_ln124_214_fu_17982_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_67__0
       (.I0(\xor_ln124_206_reg_34324_reg[5]_0 [0]),
        .I1(q0_reg_i_9__0_2[2]),
        .I2(q0_reg_i_25__0_0[2]),
        .I3(x_assign_129_reg_34229[2]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I5(\xor_ln124_206_reg_34324_reg[5]_1 [0]),
        .O(xor_ln124_182_fu_15779_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_68__0
       (.I0(q0_reg_i_9__0_0[2]),
        .I1(q0_reg_i_11__0_0[2]),
        .I2(x_assign_177_reg_34777[2]),
        .I3(\xor_ln124_269_reg_34881_reg[3] [2]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [0]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [0]),
        .O(xor_ln124_246_fu_20260_p2[2]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_69
       (.I0(q0_reg_i_12_0[2]),
        .I1(\reg_2462_reg[7] [2]),
        .I2(q0_reg_i_89__0_n_0),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_29_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_30__0_n_0),
        .I3(q0_reg_i_31__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_32_n_0),
        .O(q0_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_70__0
       (.I0(\xor_ln124_300_reg_35213_reg[7] [0]),
        .I1(\xor_ln124_268_reg_34875_reg[6] [1]),
        .I2(\reg_2493_reg[7]_0 [2]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_71__0
       (.I0(q0_reg_i_9__0_1[1]),
        .I1(q0_reg_i_9__0_0[1]),
        .I2(\xor_ln124_237_reg_34599_reg[3]_0 [1]),
        .I3(x_assign_153_reg_34501[1]),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_153_reg_34501[7]),
        .O(q0_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_72__0
       (.I0(x_assign_126_reg_34207[7]),
        .I1(q0_reg_i_9__0_2[1]),
        .I2(q0_reg_i_25__0_0[1]),
        .I3(x_assign_129_reg_34229[1]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [1]),
        .I5(x_assign_129_reg_34229[7]),
        .O(xor_ln124_182_fu_15779_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_73
       (.I0(\xor_ln124_173_reg_34025_reg[3] [1]),
        .I1(x_assign_123_reg_33969[0]),
        .I2(\xor_ln124_173_reg_34025_reg[3]_1 [0]),
        .I3(q0_reg_i_90__0_n_0),
        .I4(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_0 [0]),
        .O(q0_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_74__0
       (.I0(q0_reg_i_9__0_0[1]),
        .I1(q0_reg_i_11__0_0[1]),
        .I2(x_assign_177_reg_34777[1]),
        .I3(\xor_ln124_269_reg_34881_reg[3] [1]),
        .I4(x_assign_174_reg_34755[7]),
        .I5(x_assign_177_reg_34777[7]),
        .O(xor_ln124_246_fu_20260_p2[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_75__0
       (.I0(q0_reg_i_12_0[1]),
        .I1(\reg_2462_reg[7] [1]),
        .I2(\xor_ln124_332_reg_35549_reg[7] [1]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_76__0
       (.I0(q0_reg_i_91__0_n_0),
        .I1(q0_reg_i_92__0_n_0),
        .I2(\reg_2493_reg[7]_0 [1]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_77
       (.I0(q0_reg_i_9__0_1[0]),
        .I1(q0_reg_i_9__0_0[0]),
        .I2(\xor_ln124_237_reg_34599_reg[3]_0 [0]),
        .I3(x_assign_153_reg_34501[0]),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_153_reg_34501[6]),
        .O(xor_ln124_214_fu_17982_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_78__0
       (.I0(x_assign_126_reg_34207[6]),
        .I1(q0_reg_i_9__0_2[0]),
        .I2(q0_reg_i_25__0_0[0]),
        .I3(x_assign_129_reg_34229[0]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [0]),
        .I5(x_assign_129_reg_34229[6]),
        .O(xor_ln124_182_fu_15779_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_79__0
       (.I0(q0_reg_i_9__0_0[0]),
        .I1(q0_reg_i_11__0_0[0]),
        .I2(x_assign_177_reg_34777[0]),
        .I3(\xor_ln124_269_reg_34881_reg[3] [0]),
        .I4(x_assign_174_reg_34755[6]),
        .I5(x_assign_177_reg_34777[6]),
        .O(q0_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7__0
       (.I0(q0_reg_i_33_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_34__0_n_0),
        .I3(q0_reg_i_35__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_36_n_0),
        .O(q0_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_80
       (.I0(q0_reg_i_12_0[0]),
        .I1(\reg_2462_reg[7] [0]),
        .I2(\xor_ln124_332_reg_35549_reg[7] [0]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q0_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_81
       (.I0(q0_reg_i_93_n_0),
        .I1(\xor_ln124_268_reg_34875_reg[6] [0]),
        .I2(\reg_2493_reg[7]_0 [0]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q0_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_82__0
       (.I0(or_ln134_82_fu_13806_p3[7]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [7]),
        .I2(x_assign_100_reg_33867[5]),
        .I3(q0_reg_i_43__0_0[7]),
        .I4(x_assign_100_reg_33867[7]),
        .I5(x_assign_103_reg_33889[5]),
        .O(q0_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_83__0
       (.I0(or_ln134_149_fu_25006_p3[1]),
        .I1(x_assign_243_reg_35493[3]),
        .I2(x_assign_240_reg_35455[7]),
        .I3(q0_reg_i_94__0_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I5(x_assign_242_reg_35477[3]),
        .O(q0_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_84__0
       (.I0(or_ln134_181_fu_29550_p3[5]),
        .I1(x_assign_288_reg_36127[4]),
        .I2(or_ln134_192_fu_29720_p3[5]),
        .I3(q0_reg_i_95__0_n_0),
        .I4(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I5(x_assign_288_reg_36127[5]),
        .O(q0_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_85
       (.I0(or_ln134_163_fu_27266_p3[7]),
        .I1(x_assign_264_reg_35791[5]),
        .I2(x_assign_264_reg_35791[4]),
        .I3(q0_reg_i_96_n_0),
        .I4(or_ln134_165_fu_27278_p3[7]),
        .I5(x_assign_267_reg_35829[1]),
        .O(q0_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_86__0
       (.I0(or_ln134_149_fu_25006_p3[7]),
        .I1(x_assign_243_reg_35493[1]),
        .I2(x_assign_240_reg_35455[5]),
        .I3(q0_reg_i_97__0_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I5(or_ln134_160_fu_25176_p3[5]),
        .O(q0_reg_i_86__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_87__0
       (.I0(or_ln134_181_fu_29550_p3[4]),
        .I1(q0_reg_i_59__0_0[2]),
        .I2(or_ln134_192_fu_29720_p3[4]),
        .I3(q0_reg_i_98__0_n_0),
        .I4(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I5(x_assign_288_reg_36127[4]),
        .O(q0_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_88__0
       (.I0(x_assign_273_reg_36101[3]),
        .I1(q0_reg_i_59__0_0[1]),
        .I2(x_assign_290_reg_36149[2]),
        .I3(q0_reg_i_99__0_n_0),
        .I4(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I5(x_assign_288_reg_36127[3]),
        .O(q0_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_89__0
       (.I0(x_assign_273_reg_36101[2]),
        .I1(q0_reg_i_59__0_0[0]),
        .I2(x_assign_290_reg_36149[1]),
        .I3(q0_reg_i_100__0_n_0),
        .I4(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I5(x_assign_288_reg_36127[2]),
        .O(q0_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_37_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q0_reg_i_38__0_n_0),
        .I3(q0_reg_i_39__0_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q0_reg_i_40_n_0),
        .O(q0_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_90__0
       (.I0(or_ln134_82_fu_13806_p3[1]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [1]),
        .I2(x_assign_100_reg_33867[7]),
        .I3(q0_reg_i_43__0_0[1]),
        .I4(x_assign_100_reg_33867[1]),
        .I5(x_assign_103_reg_33889[7]),
        .O(q0_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_91__0
       (.I0(\xor_ln124_364_reg_35885_reg[3]_0 [1]),
        .I1(x_assign_264_reg_35791[1]),
        .I2(x_assign_264_reg_35791[0]),
        .I3(q0_reg_i_101__0_n_0),
        .I4(\xor_ln124_364_reg_35885_reg[3] [1]),
        .I5(x_assign_267_reg_35829[0]),
        .O(q0_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_92__0
       (.I0(\xor_ln124_332_reg_35549_reg[3]_0 [1]),
        .I1(x_assign_243_reg_35493[0]),
        .I2(x_assign_240_reg_35455[1]),
        .I3(q0_reg_i_102__0_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I5(x_assign_242_reg_35477[0]),
        .O(q0_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_93
       (.I0(\xor_ln124_364_reg_35885_reg[3]_0 [0]),
        .I1(x_assign_264_reg_35791[0]),
        .I2(x_assign_264_reg_35791[7]),
        .I3(q0_reg_i_103__0_n_0),
        .I4(\xor_ln124_364_reg_35885_reg[3] [0]),
        .I5(x_assign_267_reg_35829[4]),
        .O(q0_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_94__0
       (.I0(x_assign_240_reg_35455[6]),
        .I1(q0_reg_i_83__0_0[7]),
        .I2(or_ln134_148_fu_25000_p3[5]),
        .I3(q0_reg_i_83__0_1[7]),
        .I4(or_ln134_147_fu_24994_p3[1]),
        .I5(or_ln134_147_fu_24994_p3[7]),
        .O(q0_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_95__0
       (.I0(or_ln134_193_fu_29726_p3[4]),
        .I1(\xor_ln124_396_reg_36216_reg[7]_0 [5]),
        .I2(or_ln134_180_fu_29544_p3[3]),
        .I3(\xor_ln124_396_reg_36216_reg[7] [5]),
        .I4(or_ln134_179_fu_29538_p3[7]),
        .I5(or_ln134_179_fu_29538_p3[5]),
        .O(q0_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_96
       (.I0(or_ln134_176_fu_27448_p3[5]),
        .I1(\xor_ln124_364_reg_35885_reg[7] [5]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [5]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I4(or_ln134_164_fu_27272_p3[3]),
        .I5(or_ln134_163_fu_27266_p3[5]),
        .O(q0_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_96__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q1_reg_24[2]),
        .O(clefia_s0_address01));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_97__0
       (.I0(x_assign_240_reg_35455[4]),
        .I1(q0_reg_i_83__0_0[5]),
        .I2(or_ln134_148_fu_25000_p3[3]),
        .I3(q0_reg_i_83__0_1[5]),
        .I4(or_ln134_147_fu_24994_p3[7]),
        .I5(or_ln134_147_fu_24994_p3[5]),
        .O(q0_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_98__0
       (.I0(or_ln134_193_fu_29726_p3[3]),
        .I1(\xor_ln124_396_reg_36216_reg[7]_0 [4]),
        .I2(or_ln134_180_fu_29544_p3[2]),
        .I3(\xor_ln124_396_reg_36216_reg[7] [4]),
        .I4(or_ln134_179_fu_29538_p3[6]),
        .I5(or_ln134_179_fu_29538_p3[4]),
        .O(q0_reg_i_98__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_99__0
       (.I0(or_ln134_193_fu_29726_p3[2]),
        .I1(\xor_ln124_396_reg_36216_reg[7]_0 [3]),
        .I2(or_ln134_180_fu_29544_p3[1]),
        .I3(\xor_ln124_396_reg_36216_reg[7] [3]),
        .I4(q0_reg_i_88__0_0[3]),
        .I5(or_ln134_179_fu_29538_p3[3]),
        .O(q0_reg_i_99__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_9__0
       (.I0(q0_reg_i_41__0_n_0),
        .I1(xor_ln124_182_fu_15779_p2[7]),
        .I2(q0_reg_16[7]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q0_reg_i_9__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,q1_reg_i_1_n_0,q1_reg_i_2_n_0,q1_reg_i_3_n_0,q1_reg_i_4_n_0,q1_reg_i_5_n_0,q1_reg_i_6_n_0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q1_reg_i_9_n_0,q1_reg_i_10_n_0,q1_reg_i_11_n_0,q1_reg_i_12_n_0,q1_reg_i_13_n_0,q1_reg_i_14_n_0,q1_reg_i_15_n_0,q1_reg_i_16_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],q1_reg_0}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],q1_reg_1}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce1),
        .ENBWREN(clefia_s0_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_1
       (.I0(q1_reg_i_17_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_18_n_0),
        .I3(q1_reg_i_19_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_20_n_0),
        .O(q1_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_10
       (.I0(q1_reg_i_53_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_54_n_0),
        .I3(q1_reg_i_55_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_56_n_0),
        .O(q1_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_100
       (.I0(q1_reg_i_20_0[4]),
        .I1(\reg_2454_reg[7]_0 [4]),
        .I2(\trunc_ln134_454_reg_36091_reg[5] ),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_101
       (.I0(\reg_2469_reg[6] [3]),
        .I1(\reg_2419_reg[7] [1]),
        .I2(\reg_2462_reg[7]_0 [4]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_102
       (.I0(q1_reg_i_17_0[3]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I2(x_assign_150_reg_34479[3]),
        .I3(x_assign_151_reg_34485[3]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [1]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [1]),
        .O(q1_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_103
       (.I0(q1_reg_i_17_1[3]),
        .I1(\xor_ln124_206_reg_34324_reg[5]_1 [1]),
        .I2(x_assign_127_reg_34213[3]),
        .I3(x_assign_126_reg_34207[3]),
        .I4(\xor_ln124_206_reg_34324_reg[5]_0 [1]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [3]),
        .O(xor_ln124_180_fu_15725_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_104
       (.I0(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I1(q1_reg_i_19_0[3]),
        .I2(x_assign_174_reg_34755[3]),
        .I3(x_assign_175_reg_34761[3]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [1]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [1]),
        .O(xor_ln124_244_fu_20206_p2[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_105
       (.I0(q1_reg_i_20_0[3]),
        .I1(\reg_2454_reg[7]_0 [3]),
        .I2(xor_ln124_394_fu_29760_p2[3]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_106
       (.I0(q1_reg_i_173_n_0),
        .I1(q1_reg_i_174_n_0),
        .I2(\reg_2462_reg[7]_0 [3]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_107
       (.I0(q1_reg_i_17_0[2]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I2(x_assign_150_reg_34479[2]),
        .I3(x_assign_151_reg_34485[2]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [0]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [0]),
        .O(xor_ln124_212_fu_17929_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_108
       (.I0(\xor_ln124_206_reg_34324_reg[5]_0 [0]),
        .I1(q1_reg_i_17_1[2]),
        .I2(x_assign_126_reg_34207[2]),
        .I3(x_assign_127_reg_34213[2]),
        .I4(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I5(\xor_ln124_206_reg_34324_reg[5]_1 [0]),
        .O(q1_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_109
       (.I0(x_assign_103_reg_33889[2]),
        .I1(or_ln134_79_fu_13788_p3[1]),
        .I2(\xor_ln124_173_reg_34025_reg[3]_1 [1]),
        .I3(q1_reg_i_175_n_0),
        .I4(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_0 [1]),
        .O(q1_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_11
       (.I0(q1_reg_i_57_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_58_n_0),
        .I3(q1_reg_i_59_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_60_n_0),
        .O(q1_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_110
       (.I0(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I1(q1_reg_i_19_0[2]),
        .I2(x_assign_174_reg_34755[2]),
        .I3(x_assign_175_reg_34761[2]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [0]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [0]),
        .O(xor_ln124_244_fu_20206_p2[2]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_111
       (.I0(q1_reg_i_20_0[2]),
        .I1(\reg_2454_reg[7]_0 [2]),
        .I2(\x_assign_271_reg_36085_reg[2] ),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_112
       (.I0(\reg_2469_reg[6] [2]),
        .I1(q1_reg_i_176_n_0),
        .I2(\reg_2462_reg[7]_0 [2]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_113
       (.I0(q1_reg_i_17_0[1]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [1]),
        .I2(x_assign_150_reg_34479[1]),
        .I3(x_assign_151_reg_34485[1]),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_153_reg_34501[7]),
        .O(xor_ln124_212_fu_17929_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_114
       (.I0(q1_reg_i_17_1[1]),
        .I1(x_assign_129_reg_34229[7]),
        .I2(x_assign_127_reg_34213[1]),
        .I3(x_assign_126_reg_34207[1]),
        .I4(x_assign_126_reg_34207[7]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [1]),
        .O(xor_ln124_180_fu_15725_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_115
       (.I0(\xor_ln124_405_reg_36442_reg[7] [1]),
        .I1(q1_reg_i_19_0[1]),
        .I2(x_assign_174_reg_34755[1]),
        .I3(x_assign_175_reg_34761[1]),
        .I4(x_assign_174_reg_34755[7]),
        .I5(x_assign_177_reg_34777[7]),
        .O(q1_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_116
       (.I0(q1_reg_i_20_0[1]),
        .I1(\reg_2454_reg[7]_0 [1]),
        .I2(xor_ln124_394_fu_29760_p2[1]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_117
       (.I0(\reg_2469_reg[6] [1]),
        .I1(q1_reg_i_178_n_0),
        .I2(\reg_2462_reg[7]_0 [1]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_118
       (.I0(q1_reg_i_17_0[0]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [0]),
        .I2(x_assign_150_reg_34479[0]),
        .I3(x_assign_151_reg_34485[0]),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_153_reg_34501[6]),
        .O(xor_ln124_212_fu_17929_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_119
       (.I0(q1_reg_i_17_1[0]),
        .I1(x_assign_129_reg_34229[6]),
        .I2(x_assign_127_reg_34213[0]),
        .I3(x_assign_126_reg_34207[0]),
        .I4(x_assign_126_reg_34207[6]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [0]),
        .O(xor_ln124_180_fu_15725_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_12
       (.I0(q1_reg_i_61_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_62_n_0),
        .I3(q1_reg_i_63_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_64_n_0),
        .O(q1_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_120
       (.I0(\xor_ln124_405_reg_36442_reg[7] [0]),
        .I1(q1_reg_i_19_0[0]),
        .I2(x_assign_174_reg_34755[0]),
        .I3(x_assign_175_reg_34761[0]),
        .I4(x_assign_174_reg_34755[6]),
        .I5(x_assign_177_reg_34777[6]),
        .O(q1_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_121
       (.I0(q1_reg_i_20_0[0]),
        .I1(\reg_2454_reg[7]_0 [0]),
        .I2(\x_assign_271_reg_36085_reg[0] ),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_122
       (.I0(\reg_2469_reg[6] [0]),
        .I1(\reg_2419_reg[7] [0]),
        .I2(\reg_2462_reg[7]_0 [0]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_123
       (.I0(or_ln134_52_fu_11346_p3[7]),
        .I1(x_assign_98_reg_33617[6]),
        .I2(x_assign_96_reg_33595[3]),
        .I3(q1_reg_i_179_n_0),
        .I4(or_ln134_51_fu_11340_p3[5]),
        .I5(x_assign_98_reg_33617[7]),
        .O(q1_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_124
       (.I0(x_assign_54_reg_33211[7]),
        .I1(or_ln134_47_fu_9244_p3[7]),
        .I2(x_assign_74_reg_33281[7]),
        .I3(q1_reg_i_180_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I5(x_assign_72_reg_33259[3]),
        .O(q1_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_125
       (.I0(x_assign_30_reg_32903[7]),
        .I1(or_ln134_31_reg_32951[7]),
        .I2(x_assign_48_reg_32939[3]),
        .I3(q1_reg_i_181_n_0),
        .I4(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I5(x_assign_50_reg_32957[7]),
        .O(q1_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_126
       (.I0(q1_reg_i_51_0[7]),
        .I1(Q[7]),
        .I2(x_assign_102_reg_33883[5]),
        .I3(x_assign_103_reg_33889[7]),
        .I4(or_ln134_69_fu_13624_p3[7]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(p_109_in[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_127
       (.I0(q1_reg_i_52_0[7]),
        .I1(q1_reg_i_52_1[7]),
        .I2(p_111_in[7]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_128
       (.I0(p_110_in[7]),
        .I1(q1_reg_i_184_n_0),
        .I2(q1_reg_i_52_2[7]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_129
       (.I0(q1_reg_i_52_3[7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(x_assign_271_reg_36085[5]),
        .I3(x_assign_270_reg_36079[7]),
        .I4(or_ln134_181_fu_29550_p3[5]),
        .I5(x_assign_270_reg_36079[5]),
        .O(p_112_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_13
       (.I0(q1_reg_i_65_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_66_n_0),
        .I3(q1_reg_i_67_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_68_n_0),
        .O(q1_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_130
       (.I0(q1_reg_i_51_0[6]),
        .I1(Q[6]),
        .I2(x_assign_102_reg_33883[4]),
        .I3(x_assign_103_reg_33889[6]),
        .I4(or_ln134_69_fu_13624_p3[6]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(p_109_in[6]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_131
       (.I0(q1_reg_i_52_0[6]),
        .I1(q1_reg_i_52_1[6]),
        .I2(p_111_in[6]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_132
       (.I0(q1_reg_i_186_n_0),
        .I1(\xor_ln124_235_reg_34587_reg[6] [3]),
        .I2(q1_reg_i_52_2[6]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_133
       (.I0(q1_reg_i_52_3[6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(x_assign_271_reg_36085[4]),
        .I3(x_assign_270_reg_36079[6]),
        .I4(or_ln134_181_fu_29550_p3[4]),
        .I5(x_assign_270_reg_36079[4]),
        .O(q1_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_134
       (.I0(or_ln134_52_fu_11346_p3[5]),
        .I1(x_assign_98_reg_33617[4]),
        .I2(or_ln134_66_fu_11534_p3[5]),
        .I3(q1_reg_i_187_n_0),
        .I4(or_ln134_51_fu_11340_p3[3]),
        .I5(x_assign_98_reg_33617[5]),
        .O(q1_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_135
       (.I0(x_assign_54_reg_33211[5]),
        .I1(or_ln134_47_fu_9244_p3[5]),
        .I2(x_assign_74_reg_33281[5]),
        .I3(q1_reg_i_188_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I5(or_ln134_50_fu_9262_p3[5]),
        .O(q1_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_136
       (.I0(q1_reg_i_51_0[5]),
        .I1(Q[5]),
        .I2(or_ln134_70_fu_13630_p3[5]),
        .I3(x_assign_103_reg_33889[5]),
        .I4(or_ln134_69_fu_13624_p3[5]),
        .I5(or_ln134_70_fu_13630_p3[3]),
        .O(p_109_in[5]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_137
       (.I0(q1_reg_i_52_0[5]),
        .I1(q1_reg_i_52_1[5]),
        .I2(q1_reg_i_189_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_138
       (.I0(p_110_in[5]),
        .I1(\xor_ln124_235_reg_34587_reg[6] [2]),
        .I2(q1_reg_i_52_2[5]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_139
       (.I0(q1_reg_i_52_3[5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(or_ln134_180_fu_29544_p3[5]),
        .I3(x_assign_270_reg_36079[5]),
        .I4(or_ln134_181_fu_29550_p3[3]),
        .I5(q2_reg_i_32_0[3]),
        .O(p_112_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_14
       (.I0(q1_reg_i_69_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_70_n_0),
        .I3(q1_reg_i_71_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_72_n_0),
        .O(q1_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_140
       (.I0(q1_reg_i_51_0[4]),
        .I1(Q[4]),
        .I2(or_ln134_70_fu_13630_p3[4]),
        .I3(x_assign_103_reg_33889[4]),
        .I4(or_ln134_69_fu_13624_p3[4]),
        .I5(or_ln134_70_fu_13630_p3[2]),
        .O(q1_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_141
       (.I0(q1_reg_i_52_0[4]),
        .I1(q1_reg_i_52_1[4]),
        .I2(q1_reg_i_191_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_142
       (.I0(q1_reg_i_192_n_0),
        .I1(\xor_ln124_235_reg_34587_reg[6] [1]),
        .I2(q1_reg_i_52_2[4]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_143
       (.I0(q1_reg_i_52_3[4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(or_ln134_180_fu_29544_p3[4]),
        .I3(x_assign_270_reg_36079[4]),
        .I4(or_ln134_181_fu_29550_p3[2]),
        .I5(q2_reg_i_32_0[2]),
        .O(p_112_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_144
       (.I0(or_ln134_52_fu_11346_p3[3]),
        .I1(\xor_ln124_139_reg_33679_reg[4] [1]),
        .I2(x_assign_96_reg_33595[2]),
        .I3(q1_reg_i_193_n_0),
        .I4(or_ln134_51_fu_11340_p3[1]),
        .I5(x_assign_98_reg_33617[3]),
        .O(q1_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_145
       (.I0(x_assign_54_reg_33211[3]),
        .I1(or_ln134_47_fu_9244_p3[3]),
        .I2(x_assign_74_reg_33281[3]),
        .I3(q1_reg_i_194_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I5(x_assign_72_reg_33259[2]),
        .O(q1_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_146
       (.I0(x_assign_30_reg_32903[3]),
        .I1(or_ln134_31_reg_32951[3]),
        .I2(x_assign_48_reg_32939[2]),
        .I3(q1_reg_i_195_n_0),
        .I4(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I5(x_assign_50_reg_32957[3]),
        .O(q1_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_147
       (.I0(q1_reg_i_51_0[3]),
        .I1(Q[3]),
        .I2(x_assign_102_reg_33883[3]),
        .I3(x_assign_103_reg_33889[3]),
        .I4(or_ln134_69_fu_13624_p3[3]),
        .I5(or_ln134_70_fu_13630_p3[1]),
        .O(q1_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_148
       (.I0(q1_reg_i_52_0[3]),
        .I1(q1_reg_i_52_1[3]),
        .I2(p_111_in[3]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_149
       (.I0(q1_reg_i_197_n_0),
        .I1(q1_reg_i_198_n_0),
        .I2(q1_reg_i_52_2[3]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_15
       (.I0(q1_reg_i_73_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_74_n_0),
        .I3(q1_reg_i_75_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_76_n_0),
        .O(q1_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_150
       (.I0(q1_reg_i_52_3[3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(x_assign_271_reg_36085[3]),
        .I3(x_assign_270_reg_36079[3]),
        .I4(or_ln134_181_fu_29550_p3[1]),
        .I5(q2_reg_i_32_0[1]),
        .O(q1_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_151
       (.I0(or_ln134_52_fu_11346_p3[2]),
        .I1(\xor_ln124_139_reg_33679_reg[4] [0]),
        .I2(x_assign_96_reg_33595[1]),
        .I3(q1_reg_i_199_n_0),
        .I4(or_ln134_51_fu_11340_p3[0]),
        .I5(x_assign_98_reg_33617[2]),
        .O(q1_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_152
       (.I0(x_assign_54_reg_33211[2]),
        .I1(or_ln134_47_fu_9244_p3[2]),
        .I2(x_assign_74_reg_33281[2]),
        .I3(q1_reg_i_200_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I5(x_assign_72_reg_33259[1]),
        .O(q1_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_153
       (.I0(x_assign_30_reg_32903[2]),
        .I1(or_ln134_31_reg_32951[2]),
        .I2(x_assign_48_reg_32939[1]),
        .I3(q1_reg_i_201_n_0),
        .I4(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I5(x_assign_50_reg_32957[2]),
        .O(q1_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_154
       (.I0(q1_reg_i_51_0[2]),
        .I1(Q[2]),
        .I2(x_assign_102_reg_33883[2]),
        .I3(x_assign_103_reg_33889[2]),
        .I4(or_ln134_69_fu_13624_p3[2]),
        .I5(or_ln134_70_fu_13630_p3[0]),
        .O(q1_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_155
       (.I0(q1_reg_i_52_0[2]),
        .I1(q1_reg_i_52_1[2]),
        .I2(q1_reg_i_202_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_156
       (.I0(p_110_in[2]),
        .I1(q1_reg_i_204_n_0),
        .I2(q1_reg_i_52_2[2]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_157
       (.I0(q1_reg_i_52_3[2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(x_assign_271_reg_36085[2]),
        .I3(x_assign_270_reg_36079[2]),
        .I4(or_ln134_181_fu_29550_p3[0]),
        .I5(q2_reg_i_32_0[0]),
        .O(p_112_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_158
       (.I0(x_assign_54_reg_33211[1]),
        .I1(or_ln134_47_fu_9244_p3[1]),
        .I2(x_assign_74_reg_33281[1]),
        .I3(q1_reg_i_205_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I5(x_assign_72_reg_33259[0]),
        .O(q1_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_159
       (.I0(q1_reg_i_51_0[1]),
        .I1(Q[1]),
        .I2(x_assign_102_reg_33883[1]),
        .I3(x_assign_103_reg_33889[1]),
        .I4(or_ln134_69_fu_13624_p3[1]),
        .I5(x_assign_102_reg_33883[5]),
        .O(q1_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_16
       (.I0(q1_reg_i_77_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_78_n_0),
        .I3(q1_reg_i_79_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_80_n_0),
        .O(q1_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_160
       (.I0(q1_reg_i_52_0[1]),
        .I1(q1_reg_i_52_1[1]),
        .I2(q1_reg_i_206_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_161
       (.I0(q1_reg_i_207_n_0),
        .I1(\xor_ln124_235_reg_34587_reg[6] [0]),
        .I2(q1_reg_i_52_2[1]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_162
       (.I0(q1_reg_i_52_3[1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(x_assign_271_reg_36085[1]),
        .I3(x_assign_270_reg_36079[1]),
        .I4(x_assign_273_reg_36101[5]),
        .I5(x_assign_270_reg_36079[7]),
        .O(p_112_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_163
       (.I0(q1_reg_i_51_0[0]),
        .I1(Q[0]),
        .I2(x_assign_102_reg_33883[0]),
        .I3(x_assign_103_reg_33889[0]),
        .I4(or_ln134_69_fu_13624_p3[0]),
        .I5(x_assign_102_reg_33883[4]),
        .O(q1_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_164
       (.I0(q1_reg_i_52_0[0]),
        .I1(q1_reg_i_52_1[0]),
        .I2(q1_reg_i_208_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q1_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_165
       (.I0(q1_reg_i_209_n_0),
        .I1(q1_reg_i_210_n_0),
        .I2(q1_reg_i_52_2[0]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q1_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_166
       (.I0(q1_reg_i_52_3[0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(x_assign_271_reg_36085[0]),
        .I3(x_assign_270_reg_36079[0]),
        .I4(x_assign_273_reg_36101[4]),
        .I5(x_assign_270_reg_36079[6]),
        .O(q1_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_167
       (.I0(q1_reg_i_84_0[7]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I2(or_ln134_179_fu_29538_p3[7]),
        .I3(q1_reg_i_211_n_0),
        .I4(\xor_ln124_77_reg_33017_reg[7] [7]),
        .I5(or_ln134_180_fu_29544_p3[5]),
        .O(xor_ln124_394_fu_29760_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_168
       (.I0(x_assign_247_reg_35749[5]),
        .I1(x_assign_264_reg_35791[7]),
        .I2(or_ln134_175_fu_27442_p3[7]),
        .I3(q1_reg_i_212_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I5(or_ln134_176_fu_27448_p3[6]),
        .O(q1_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_169
       (.I0(or_ln134_80_fu_13794_p3[6]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [6]),
        .I2(x_assign_100_reg_33867[4]),
        .I3(\xor_ln124_171_reg_34015_reg[7]_1 [6]),
        .I4(x_assign_102_reg_33883[4]),
        .I5(x_assign_103_reg_33889[4]),
        .O(q1_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_17
       (.I0(q1_reg_i_81_n_0),
        .I1(xor_ln124_180_fu_15725_p2[7]),
        .I2(q1_reg_28[7]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_170
       (.I0(q1_reg_i_84_0[6]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I2(or_ln134_179_fu_29538_p3[6]),
        .I3(q1_reg_i_213_n_0),
        .I4(\xor_ln124_77_reg_33017_reg[7] [6]),
        .I5(or_ln134_180_fu_29544_p3[4]),
        .O(xor_ln124_394_fu_29760_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_171
       (.I0(q1_reg_i_84_0[5]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I2(or_ln134_179_fu_29538_p3[5]),
        .I3(q1_reg_i_214_n_0),
        .I4(\xor_ln124_77_reg_33017_reg[7] [5]),
        .I5(or_ln134_180_fu_29544_p3[3]),
        .O(xor_ln124_394_fu_29760_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_172
       (.I0(q1_reg_i_84_0[3]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I2(or_ln134_179_fu_29538_p3[3]),
        .I3(q1_reg_i_215_n_0),
        .I4(\xor_ln124_77_reg_33017_reg[7] [3]),
        .I5(or_ln134_180_fu_29544_p3[1]),
        .O(xor_ln124_394_fu_29760_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_173
       (.I0(x_assign_247_reg_35749[3]),
        .I1(x_assign_264_reg_35791[3]),
        .I2(or_ln134_175_fu_27442_p3[3]),
        .I3(q1_reg_i_216_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I5(or_ln134_176_fu_27448_p3[2]),
        .O(q1_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_174
       (.I0(x_assign_223_reg_35413[3]),
        .I1(or_ln134_160_fu_25176_p3[2]),
        .I2(x_assign_240_reg_35455[3]),
        .I3(q1_reg_i_217_n_0),
        .I4(x_assign_222_reg_35407[3]),
        .I5(x_assign_242_reg_35477[2]),
        .O(q1_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_175
       (.I0(or_ln134_80_fu_13794_p3[2]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [2]),
        .I2(\xor_ln124_173_reg_34025_reg[5] [0]),
        .I3(\xor_ln124_171_reg_34015_reg[7]_1 [2]),
        .I4(x_assign_102_reg_33883[2]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [0]),
        .O(q1_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_176
       (.I0(x_assign_223_reg_35413[2]),
        .I1(or_ln134_160_fu_25176_p3[1]),
        .I2(x_assign_240_reg_35455[2]),
        .I3(q1_reg_i_218_n_0),
        .I4(x_assign_222_reg_35407[2]),
        .I5(x_assign_242_reg_35477[1]),
        .O(q1_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_177
       (.I0(q1_reg_i_84_0[1]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I2(or_ln134_179_fu_29538_p3[1]),
        .I3(q1_reg_i_219_n_0),
        .I4(\xor_ln124_77_reg_33017_reg[7] [1]),
        .I5(x_assign_271_reg_36085[5]),
        .O(xor_ln124_394_fu_29760_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_178
       (.I0(x_assign_223_reg_35413[1]),
        .I1(or_ln134_160_fu_25176_p3[0]),
        .I2(x_assign_240_reg_35455[1]),
        .I3(q1_reg_i_220_n_0),
        .I4(x_assign_222_reg_35407[1]),
        .I5(x_assign_242_reg_35477[0]),
        .O(q1_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_179
       (.I0(or_ln134_63_fu_11516_p3[7]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [7]),
        .I2(q1_reg_i_123_0[7]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I4(x_assign_78_reg_33547[7]),
        .I5(or_ln134_52_fu_11346_p3[1]),
        .O(q1_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q1_reg_i_18
       (.I0(q1_reg_30[7]),
        .I1(clefia_s0_address01),
        .I2(\xor_ln124_124_reg_33725_reg[7] [7]),
        .I3(\reg_2412_reg[7] [5]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_180
       (.I0(x_assign_74_reg_33281[6]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [7]),
        .I2(or_ln134_35_fu_9068_p3[5]),
        .I3(q1_reg_i_124_0[7]),
        .I4(or_ln134_36_fu_9074_p3[1]),
        .I5(or_ln134_36_fu_9074_p3[7]),
        .O(q1_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_181
       (.I0(x_assign_50_reg_32957[6]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [7]),
        .I2(or_ln134_20_reg_32915[7]),
        .I3(q1_reg_i_125_0[7]),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(or_ln134_19_reg_32897[5]),
        .O(q1_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_182
       (.I0(q1_reg_i_127_0[7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(x_assign_246_reg_35743[5]),
        .I3(or_ln134_165_fu_27278_p3[7]),
        .I4(x_assign_246_reg_35743[7]),
        .I5(x_assign_247_reg_35749[5]),
        .O(p_111_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_183
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(q1_reg_i_128_0[7]),
        .I2(x_assign_223_reg_35413[5]),
        .I3(x_assign_222_reg_35407[7]),
        .I4(or_ln134_149_fu_25006_p3[7]),
        .I5(x_assign_222_reg_35407[5]),
        .O(p_110_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_184
       (.I0(or_ln134_131_fu_22722_p3[5]),
        .I1(x_assign_218_reg_35141[7]),
        .I2(x_assign_218_reg_35141[6]),
        .I3(q1_reg_i_221_n_0),
        .I4(or_ln134_132_fu_22728_p3[7]),
        .I5(or_ln134_143_fu_22898_p3[7]),
        .O(q1_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_185
       (.I0(q1_reg_i_127_0[6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(x_assign_246_reg_35743[4]),
        .I3(or_ln134_165_fu_27278_p3[6]),
        .I4(x_assign_246_reg_35743[6]),
        .I5(x_assign_247_reg_35749[4]),
        .O(p_111_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_186
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(q1_reg_i_128_0[6]),
        .I2(x_assign_223_reg_35413[4]),
        .I3(x_assign_222_reg_35407[6]),
        .I4(or_ln134_149_fu_25006_p3[6]),
        .I5(x_assign_222_reg_35407[4]),
        .O(q1_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_187
       (.I0(or_ln134_63_fu_11516_p3[5]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [5]),
        .I2(q1_reg_i_123_0[5]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I4(x_assign_78_reg_33547[5]),
        .I5(or_ln134_52_fu_11346_p3[7]),
        .O(q1_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_188
       (.I0(x_assign_74_reg_33281[4]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [5]),
        .I2(or_ln134_35_fu_9068_p3[3]),
        .I3(q1_reg_i_124_0[5]),
        .I4(or_ln134_36_fu_9074_p3[7]),
        .I5(or_ln134_36_fu_9074_p3[5]),
        .O(q1_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_189
       (.I0(q1_reg_i_127_0[5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(q1_reg_i_137_0[3]),
        .I3(or_ln134_165_fu_27278_p3[5]),
        .I4(x_assign_246_reg_35743[5]),
        .I5(or_ln134_164_fu_27272_p3[5]),
        .O(q1_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_19
       (.I0(\xor_ln124_283_reg_35249_reg[7] [7]),
        .I1(q1_reg_29[7]),
        .I2(xor_ln124_244_fu_20206_p2[7]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_190
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(q1_reg_i_128_0[5]),
        .I2(or_ln134_148_fu_25000_p3[5]),
        .I3(x_assign_222_reg_35407[5]),
        .I4(or_ln134_149_fu_25006_p3[5]),
        .I5(q2_reg_i_103__0_0[3]),
        .O(p_110_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_191
       (.I0(q1_reg_i_127_0[4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(q1_reg_i_137_0[2]),
        .I3(or_ln134_165_fu_27278_p3[4]),
        .I4(x_assign_246_reg_35743[4]),
        .I5(or_ln134_164_fu_27272_p3[4]),
        .O(q1_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_192
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(q1_reg_i_128_0[4]),
        .I2(or_ln134_148_fu_25000_p3[4]),
        .I3(x_assign_222_reg_35407[4]),
        .I4(or_ln134_149_fu_25006_p3[4]),
        .I5(q2_reg_i_103__0_0[2]),
        .O(q1_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_193
       (.I0(or_ln134_63_fu_11516_p3[3]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [3]),
        .I2(q1_reg_i_123_0[3]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I4(x_assign_78_reg_33547[3]),
        .I5(q6_reg_i_58_1[3]),
        .O(q1_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_194
       (.I0(\xor_ln124_107_reg_33343_reg[4] [1]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [3]),
        .I2(or_ln134_35_fu_9068_p3[1]),
        .I3(q1_reg_i_124_0[3]),
        .I4(q6_reg_i_58_0[3]),
        .I5(or_ln134_36_fu_9074_p3[3]),
        .O(q1_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_195
       (.I0(\xor_ln124_75_reg_33007_reg[4] [1]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [3]),
        .I2(or_ln134_20_reg_32915[3]),
        .I3(q1_reg_i_125_0[3]),
        .I4(q6_reg_i_56_0[3]),
        .I5(or_ln134_19_reg_32897[1]),
        .O(q1_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_196
       (.I0(q1_reg_i_127_0[3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(q1_reg_i_137_0[1]),
        .I3(or_ln134_165_fu_27278_p3[3]),
        .I4(x_assign_246_reg_35743[3]),
        .I5(x_assign_247_reg_35749[3]),
        .O(p_111_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_197
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(q1_reg_i_128_0[3]),
        .I2(x_assign_223_reg_35413[3]),
        .I3(x_assign_222_reg_35407[3]),
        .I4(or_ln134_149_fu_25006_p3[3]),
        .I5(q2_reg_i_103__0_0[1]),
        .O(q1_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_198
       (.I0(or_ln134_131_fu_22722_p3[1]),
        .I1(x_assign_218_reg_35141[3]),
        .I2(\xor_ln124_298_reg_35203_reg[4] [1]),
        .I3(q1_reg_i_222_n_0),
        .I4(or_ln134_132_fu_22728_p3[3]),
        .I5(or_ln134_143_fu_22898_p3[3]),
        .O(q1_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_199
       (.I0(or_ln134_63_fu_11516_p3[2]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [2]),
        .I2(q1_reg_i_123_0[2]),
        .I3(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I4(x_assign_78_reg_33547[2]),
        .I5(q6_reg_i_58_1[2]),
        .O(q1_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_2
       (.I0(q1_reg_i_21_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_22_n_0),
        .I3(q1_reg_i_23_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_24_n_0),
        .O(q1_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_20
       (.I0(q1_reg_i_84_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_85_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [7]),
        .O(q1_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_200
       (.I0(\xor_ln124_107_reg_33343_reg[4] [0]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [2]),
        .I2(or_ln134_35_fu_9068_p3[0]),
        .I3(q1_reg_i_124_0[2]),
        .I4(q6_reg_i_58_0[2]),
        .I5(or_ln134_36_fu_9074_p3[2]),
        .O(q1_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_201
       (.I0(\xor_ln124_75_reg_33007_reg[4] [0]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_0 [2]),
        .I2(or_ln134_20_reg_32915[2]),
        .I3(q1_reg_i_125_0[2]),
        .I4(q6_reg_i_56_0[2]),
        .I5(or_ln134_19_reg_32897[0]),
        .O(q1_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_202
       (.I0(q1_reg_i_127_0[2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(q1_reg_i_137_0[0]),
        .I3(or_ln134_165_fu_27278_p3[2]),
        .I4(x_assign_246_reg_35743[2]),
        .I5(x_assign_247_reg_35749[2]),
        .O(q1_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_203
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(q1_reg_i_128_0[2]),
        .I2(x_assign_223_reg_35413[2]),
        .I3(x_assign_222_reg_35407[2]),
        .I4(or_ln134_149_fu_25006_p3[2]),
        .I5(q2_reg_i_103__0_0[0]),
        .O(p_110_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_204
       (.I0(or_ln134_131_fu_22722_p3[0]),
        .I1(x_assign_218_reg_35141[2]),
        .I2(\xor_ln124_298_reg_35203_reg[4] [0]),
        .I3(q1_reg_i_223_n_0),
        .I4(or_ln134_132_fu_22728_p3[2]),
        .I5(or_ln134_143_fu_22898_p3[2]),
        .O(q1_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_205
       (.I0(x_assign_74_reg_33281[0]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [1]),
        .I2(x_assign_52_reg_33195[5]),
        .I3(q1_reg_i_124_0[1]),
        .I4(q6_reg_i_58_0[1]),
        .I5(or_ln134_36_fu_9074_p3[1]),
        .O(q1_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_206
       (.I0(q1_reg_i_127_0[1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(x_assign_246_reg_35743[7]),
        .I3(or_ln134_165_fu_27278_p3[1]),
        .I4(x_assign_246_reg_35743[1]),
        .I5(x_assign_247_reg_35749[1]),
        .O(q1_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_207
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(q1_reg_i_128_0[1]),
        .I2(x_assign_223_reg_35413[1]),
        .I3(x_assign_222_reg_35407[1]),
        .I4(or_ln134_149_fu_25006_p3[1]),
        .I5(x_assign_222_reg_35407[7]),
        .O(q1_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_208
       (.I0(q1_reg_i_127_0[0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(x_assign_246_reg_35743[6]),
        .I3(or_ln134_165_fu_27278_p3[0]),
        .I4(x_assign_246_reg_35743[0]),
        .I5(x_assign_247_reg_35749[0]),
        .O(q1_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_209
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(q1_reg_i_128_0[0]),
        .I2(x_assign_223_reg_35413[0]),
        .I3(x_assign_222_reg_35407[0]),
        .I4(or_ln134_149_fu_25006_p3[0]),
        .I5(x_assign_222_reg_35407[6]),
        .O(q1_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_21
       (.I0(q1_reg_i_86_n_0),
        .I1(xor_ln124_180_fu_15725_p2[6]),
        .I2(q1_reg_28[6]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_210
       (.I0(x_assign_196_reg_35015[4]),
        .I1(x_assign_218_reg_35141[0]),
        .I2(x_assign_218_reg_35141[7]),
        .I3(q1_reg_i_224_n_0),
        .I4(or_ln134_132_fu_22728_p3[0]),
        .I5(or_ln134_143_fu_22898_p3[0]),
        .O(q1_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_211
       (.I0(x_assign_270_reg_36079[7]),
        .I1(x_assign_271_reg_36085[5]),
        .I2(or_ln134_192_fu_29720_p3[6]),
        .I3(or_ln134_191_fu_29714_p3[7]),
        .I4(x_assign_288_reg_36127[7]),
        .I5(x_assign_290_reg_36149[3]),
        .O(q1_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_212
       (.I0(x_assign_266_reg_35813[3]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [7]),
        .I2(or_ln134_163_fu_27266_p3[7]),
        .I3(q1_reg_i_168_0[7]),
        .I4(x_assign_246_reg_35743[7]),
        .I5(or_ln134_164_fu_27272_p3[5]),
        .O(q1_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_213
       (.I0(x_assign_270_reg_36079[6]),
        .I1(x_assign_271_reg_36085[4]),
        .I2(or_ln134_192_fu_29720_p3[5]),
        .I3(or_ln134_191_fu_29714_p3[6]),
        .I4(x_assign_288_reg_36127[6]),
        .I5(or_ln134_192_fu_29720_p3[6]),
        .O(q1_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_214
       (.I0(x_assign_270_reg_36079[5]),
        .I1(or_ln134_180_fu_29544_p3[5]),
        .I2(or_ln134_192_fu_29720_p3[4]),
        .I3(or_ln134_191_fu_29714_p3[5]),
        .I4(x_assign_288_reg_36127[5]),
        .I5(or_ln134_192_fu_29720_p3[5]),
        .O(q1_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_215
       (.I0(x_assign_270_reg_36079[3]),
        .I1(x_assign_271_reg_36085[3]),
        .I2(or_ln134_192_fu_29720_p3[2]),
        .I3(or_ln134_191_fu_29714_p3[3]),
        .I4(x_assign_288_reg_36127[3]),
        .I5(x_assign_290_reg_36149[2]),
        .O(q1_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_216
       (.I0(x_assign_266_reg_35813[2]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [3]),
        .I2(or_ln134_163_fu_27266_p3[3]),
        .I3(q1_reg_i_168_0[3]),
        .I4(x_assign_246_reg_35743[3]),
        .I5(or_ln134_164_fu_27272_p3[1]),
        .O(q1_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_217
       (.I0(or_ln134_159_fu_25170_p3[3]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [3]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [3]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I4(or_ln134_147_fu_24994_p3[3]),
        .I5(or_ln134_148_fu_25000_p3[1]),
        .O(q1_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_218
       (.I0(or_ln134_159_fu_25170_p3[2]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [2]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [2]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I4(or_ln134_147_fu_24994_p3[2]),
        .I5(or_ln134_148_fu_25000_p3[0]),
        .O(q1_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_219
       (.I0(x_assign_270_reg_36079[1]),
        .I1(x_assign_271_reg_36085[1]),
        .I2(or_ln134_192_fu_29720_p3[0]),
        .I3(or_ln134_191_fu_29714_p3[1]),
        .I4(x_assign_288_reg_36127[1]),
        .I5(x_assign_290_reg_36149[0]),
        .O(q1_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_22
       (.I0(q1_reg_30[6]),
        .I1(clefia_s0_address01),
        .I2(\xor_ln124_124_reg_33725_reg[7] [6]),
        .I3(q1_reg_i_88_n_0),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_220
       (.I0(or_ln134_159_fu_25170_p3[1]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [1]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [1]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I4(or_ln134_147_fu_24994_p3[1]),
        .I5(x_assign_223_reg_35413[5]),
        .O(q1_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_221
       (.I0(x_assign_216_reg_35119[3]),
        .I1(q1_reg_i_184_0[7]),
        .I2(\xor_ln124_171_reg_34015_reg[7]_0 [7]),
        .I3(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I4(or_ln134_132_fu_22728_p3[1]),
        .I5(x_assign_198_reg_35071[7]),
        .O(q1_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_222
       (.I0(x_assign_216_reg_35119[2]),
        .I1(q1_reg_i_184_0[3]),
        .I2(\xor_ln124_171_reg_34015_reg[7]_0 [3]),
        .I3(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I4(q6_reg_i_59_0[3]),
        .I5(x_assign_198_reg_35071[3]),
        .O(q1_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_223
       (.I0(x_assign_216_reg_35119[1]),
        .I1(q1_reg_i_184_0[2]),
        .I2(\xor_ln124_171_reg_34015_reg[7]_0 [2]),
        .I3(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I4(q6_reg_i_59_0[2]),
        .I5(x_assign_198_reg_35071[2]),
        .O(q1_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_224
       (.I0(or_ln134_146_fu_22916_p3[0]),
        .I1(q1_reg_i_184_0[0]),
        .I2(\xor_ln124_171_reg_34015_reg[7]_0 [0]),
        .I3(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I4(q6_reg_i_59_0[0]),
        .I5(x_assign_198_reg_35071[0]),
        .O(q1_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_23
       (.I0(\xor_ln124_283_reg_35249_reg[7] [6]),
        .I1(q1_reg_29[6]),
        .I2(xor_ln124_244_fu_20206_p2[6]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_24
       (.I0(q1_reg_i_90_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_91_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [6]),
        .O(q1_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_25
       (.I0(xor_ln124_212_fu_17929_p2[5]),
        .I1(xor_ln124_180_fu_15725_p2[5]),
        .I2(q1_reg_28[5]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q1_reg_i_26
       (.I0(q1_reg_30[5]),
        .I1(clefia_s0_address01),
        .I2(\xor_ln124_124_reg_33725_reg[7] [5]),
        .I3(\reg_2412_reg[7] [4]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_27
       (.I0(\xor_ln124_283_reg_35249_reg[7] [5]),
        .I1(q1_reg_29[5]),
        .I2(q1_reg_i_94_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_28
       (.I0(q1_reg_i_95_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_96_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [5]),
        .O(q1_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_29
       (.I0(q1_reg_i_97_n_0),
        .I1(xor_ln124_180_fu_15725_p2[4]),
        .I2(q1_reg_28[4]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_3
       (.I0(q1_reg_i_25_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_26_n_0),
        .I3(q1_reg_i_27_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_28_n_0),
        .O(q1_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q1_reg_i_30
       (.I0(clefia_s0_address01),
        .I1(q1_reg_30[4]),
        .I2(\xor_ln124_124_reg_33725_reg[7] [4]),
        .I3(\reg_2412_reg[7] [3]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_31
       (.I0(\xor_ln124_283_reg_35249_reg[7] [4]),
        .I1(q1_reg_29[4]),
        .I2(xor_ln124_244_fu_20206_p2[4]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_32
       (.I0(q1_reg_i_100_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_101_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [4]),
        .O(q1_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_33
       (.I0(q1_reg_i_102_n_0),
        .I1(xor_ln124_180_fu_15725_p2[3]),
        .I2(q1_reg_28[3]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q1_reg_i_34
       (.I0(clefia_s0_address01),
        .I1(q1_reg_30[3]),
        .I2(\xor_ln124_124_reg_33725_reg[7] [3]),
        .I3(\reg_2412_reg[7] [2]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_35
       (.I0(\xor_ln124_283_reg_35249_reg[7] [3]),
        .I1(q1_reg_29[3]),
        .I2(xor_ln124_244_fu_20206_p2[3]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_36
       (.I0(q1_reg_i_105_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_106_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [3]),
        .O(q1_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_37
       (.I0(xor_ln124_212_fu_17929_p2[2]),
        .I1(q1_reg_i_108_n_0),
        .I2(q1_reg_28[2]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q1_reg_i_38
       (.I0(clefia_s0_address01),
        .I1(q1_reg_30[2]),
        .I2(\xor_ln124_124_reg_33725_reg[7] [2]),
        .I3(q1_reg_i_109_n_0),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_39
       (.I0(\xor_ln124_283_reg_35249_reg[7] [2]),
        .I1(q1_reg_29[2]),
        .I2(xor_ln124_244_fu_20206_p2[2]),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_4
       (.I0(q1_reg_i_29_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_30_n_0),
        .I3(q1_reg_i_31_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_32_n_0),
        .O(q1_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_40
       (.I0(q1_reg_i_111_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_112_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [2]),
        .O(q1_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_41
       (.I0(xor_ln124_212_fu_17929_p2[1]),
        .I1(xor_ln124_180_fu_15725_p2[1]),
        .I2(q1_reg_28[1]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q1_reg_i_42
       (.I0(clefia_s0_address01),
        .I1(q1_reg_30[1]),
        .I2(\xor_ln124_124_reg_33725_reg[7] [1]),
        .I3(\reg_2412_reg[7] [1]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_43
       (.I0(\xor_ln124_283_reg_35249_reg[7] [1]),
        .I1(q1_reg_29[1]),
        .I2(q1_reg_i_115_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_44
       (.I0(q1_reg_i_116_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_117_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [1]),
        .O(q1_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_45
       (.I0(xor_ln124_212_fu_17929_p2[0]),
        .I1(xor_ln124_180_fu_15725_p2[0]),
        .I2(q1_reg_28[0]),
        .I3(clefia_s0_address0116_out),
        .I4(clefia_s0_address0114_out),
        .I5(clefia_s0_address0115_out),
        .O(q1_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_46
       (.I0(q1_reg_30[0]),
        .I1(clefia_s0_address01),
        .I2(\xor_ln124_124_reg_33725_reg[7] [0]),
        .I3(\reg_2412_reg[7] [0]),
        .I4(ce03),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q1_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_47
       (.I0(\xor_ln124_283_reg_35249_reg[7] [0]),
        .I1(q1_reg_29[0]),
        .I2(q1_reg_i_120_n_0),
        .I3(clefia_s0_address0120_out),
        .I4(clefia_s0_address0117_out),
        .I5(clefia_s0_address0118_out),
        .O(q1_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_48
       (.I0(q1_reg_i_121_n_0),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(q1_reg_i_122_n_0),
        .I3(pt_address0130_out),
        .I4(\reg_2493_reg[7] [0]),
        .O(q1_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_49
       (.I0(q1_reg_i_123_n_0),
        .I1(q1_reg_i_124_n_0),
        .I2(\xor_ln124_92_reg_33389_reg[7] [7]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_5
       (.I0(q1_reg_i_33_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_34_n_0),
        .I3(q1_reg_i_35_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_36_n_0),
        .O(q1_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q1_reg_i_50
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2428_reg[7]_1 [7]),
        .I2(\reg_2428_reg[7]_3 [7]),
        .I3(q1_reg_i_125_n_0),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_51
       (.I0(\reg_2428_reg[7] [7]),
        .I1(q1_reg_27[7]),
        .I2(p_109_in[7]),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_52
       (.I0(q1_reg_i_127_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_128_n_0),
        .I3(pt_ce011),
        .I4(p_112_in[7]),
        .O(q1_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_53
       (.I0(\reg_2412_reg[6] [3]),
        .I1(\reg_2469_reg[6]_0 [2]),
        .I2(\xor_ln124_92_reg_33389_reg[7] [6]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q1_reg_i_54
       (.I0(\reg_2428_reg[7]_1 [6]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2428_reg[7]_3 [6]),
        .I3(\reg_2412_reg[6]_0 [4]),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_55
       (.I0(\reg_2428_reg[7] [6]),
        .I1(q1_reg_27[6]),
        .I2(p_109_in[6]),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_56
       (.I0(q1_reg_i_131_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_132_n_0),
        .I3(pt_ce011),
        .I4(q1_reg_i_133_n_0),
        .O(q1_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_57
       (.I0(q1_reg_i_134_n_0),
        .I1(q1_reg_i_135_n_0),
        .I2(\xor_ln124_92_reg_33389_reg[7] [5]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q1_reg_i_58
       (.I0(\reg_2428_reg[7]_1 [5]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2428_reg[7]_3 [5]),
        .I3(\reg_2412_reg[6]_0 [3]),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_59
       (.I0(\reg_2428_reg[7] [5]),
        .I1(q1_reg_27[5]),
        .I2(p_109_in[5]),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_6
       (.I0(q1_reg_i_37_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_38_n_0),
        .I3(q1_reg_i_39_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_40_n_0),
        .O(q1_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_60
       (.I0(q1_reg_i_137_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_138_n_0),
        .I3(pt_ce011),
        .I4(p_112_in[5]),
        .O(q1_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_61
       (.I0(\reg_2412_reg[6] [2]),
        .I1(\reg_2469_reg[6]_0 [1]),
        .I2(\xor_ln124_92_reg_33389_reg[7] [4]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q1_reg_i_62
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2428_reg[7]_1 [4]),
        .I2(\reg_2428_reg[7]_3 [4]),
        .I3(\reg_2412_reg[6]_0 [2]),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_63
       (.I0(\reg_2428_reg[7] [4]),
        .I1(q1_reg_27[4]),
        .I2(q1_reg_i_140_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_64
       (.I0(q1_reg_i_141_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_142_n_0),
        .I3(pt_ce011),
        .I4(p_112_in[4]),
        .O(q1_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_65
       (.I0(q1_reg_i_144_n_0),
        .I1(q1_reg_i_145_n_0),
        .I2(\xor_ln124_92_reg_33389_reg[7] [3]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_66
       (.I0(\reg_2428_reg[7]_1 [3]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2428_reg[7]_3 [3]),
        .I3(q1_reg_i_146_n_0),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_67
       (.I0(\reg_2428_reg[7] [3]),
        .I1(q1_reg_27[3]),
        .I2(q1_reg_i_147_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_68
       (.I0(q1_reg_i_148_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_149_n_0),
        .I3(pt_ce011),
        .I4(q1_reg_i_150_n_0),
        .O(q1_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_69
       (.I0(q1_reg_i_151_n_0),
        .I1(q1_reg_i_152_n_0),
        .I2(\xor_ln124_92_reg_33389_reg[7] [2]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_7
       (.I0(q1_reg_i_41_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_42_n_0),
        .I3(q1_reg_i_43_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_44_n_0),
        .O(q1_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_70
       (.I0(\reg_2428_reg[7]_1 [2]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2428_reg[7]_3 [2]),
        .I3(q1_reg_i_153_n_0),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_71
       (.I0(\reg_2428_reg[7] [2]),
        .I1(q1_reg_27[2]),
        .I2(q1_reg_i_154_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_71_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_72
       (.I0(q1_reg_i_155_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_156_n_0),
        .I3(pt_ce011),
        .I4(p_112_in[2]),
        .O(q1_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_73
       (.I0(\reg_2412_reg[6] [1]),
        .I1(q1_reg_i_158_n_0),
        .I2(\xor_ln124_92_reg_33389_reg[7] [1]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_74
       (.I0(\reg_2428_reg[7]_1 [1]),
        .I1(clefia_s0_address218_out),
        .I2(\reg_2428_reg[7]_3 [1]),
        .I3(\reg_2412_reg[6]_0 [1]),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_75
       (.I0(\reg_2428_reg[7] [1]),
        .I1(q1_reg_27[1]),
        .I2(q1_reg_i_159_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_75_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q1_reg_i_76
       (.I0(q1_reg_i_160_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_161_n_0),
        .I3(pt_ce011),
        .I4(p_112_in[1]),
        .O(q1_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_77
       (.I0(\reg_2412_reg[6] [0]),
        .I1(\reg_2469_reg[6]_0 [0]),
        .I2(\xor_ln124_92_reg_33389_reg[7] [0]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(q1_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q1_reg_i_78
       (.I0(clefia_s0_address218_out),
        .I1(\reg_2428_reg[7]_1 [0]),
        .I2(\reg_2428_reg[7]_3 [0]),
        .I3(\reg_2412_reg[6]_0 [0]),
        .I4(clefia_s0_address21),
        .I5(q1_reg_31),
        .O(q1_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_79
       (.I0(\reg_2428_reg[7] [0]),
        .I1(q1_reg_27[0]),
        .I2(q1_reg_i_163_n_0),
        .I3(clefia_s0_address2112_out),
        .I4(ce18),
        .I5(ce03),
        .O(q1_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_8
       (.I0(q1_reg_i_45_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(q1_reg_i_46_n_0),
        .I3(q1_reg_i_47_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_48_n_0),
        .O(q1_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q1_reg_i_80
       (.I0(q1_reg_i_164_n_0),
        .I1(q2_reg_34),
        .I2(q1_reg_i_165_n_0),
        .I3(pt_ce011),
        .I4(q1_reg_i_166_n_0),
        .O(q1_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_81
       (.I0(q1_reg_i_17_0[7]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [7]),
        .I2(x_assign_150_reg_34479[7]),
        .I3(x_assign_151_reg_34485[5]),
        .I4(x_assign_150_reg_34479[5]),
        .I5(x_assign_153_reg_34501[5]),
        .O(q1_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_82
       (.I0(q1_reg_i_17_1[7]),
        .I1(x_assign_129_reg_34229[5]),
        .I2(x_assign_127_reg_34213[5]),
        .I3(x_assign_126_reg_34207[7]),
        .I4(x_assign_126_reg_34207[5]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [7]),
        .O(xor_ln124_180_fu_15725_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_83
       (.I0(\xor_ln124_405_reg_36442_reg[7] [7]),
        .I1(q1_reg_i_19_0[7]),
        .I2(x_assign_174_reg_34755[7]),
        .I3(x_assign_175_reg_34761[5]),
        .I4(x_assign_174_reg_34755[5]),
        .I5(x_assign_177_reg_34777[5]),
        .O(xor_ln124_244_fu_20206_p2[7]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_84
       (.I0(q1_reg_i_20_0[7]),
        .I1(\reg_2454_reg[7]_0 [7]),
        .I2(xor_ln124_394_fu_29760_p2[7]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_85
       (.I0(q1_reg_i_168_n_0),
        .I1(\reg_2419_reg[7] [4]),
        .I2(\reg_2462_reg[7]_0 [7]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_86
       (.I0(q1_reg_i_17_0[6]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [6]),
        .I2(x_assign_150_reg_34479[6]),
        .I3(x_assign_151_reg_34485[4]),
        .I4(x_assign_150_reg_34479[4]),
        .I5(x_assign_153_reg_34501[4]),
        .O(q1_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_87
       (.I0(q1_reg_i_17_1[6]),
        .I1(x_assign_129_reg_34229[4]),
        .I2(x_assign_127_reg_34213[4]),
        .I3(x_assign_126_reg_34207[6]),
        .I4(x_assign_126_reg_34207[4]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [6]),
        .O(xor_ln124_180_fu_15725_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_88
       (.I0(x_assign_103_reg_33889[6]),
        .I1(or_ln134_79_fu_13788_p3[5]),
        .I2(or_ln134_80_fu_13794_p3[7]),
        .I3(q1_reg_i_169_n_0),
        .I4(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I5(or_ln134_82_fu_13806_p3[7]),
        .O(q1_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_89
       (.I0(\xor_ln124_405_reg_36442_reg[7] [6]),
        .I1(q1_reg_i_19_0[6]),
        .I2(x_assign_174_reg_34755[6]),
        .I3(x_assign_175_reg_34761[4]),
        .I4(x_assign_174_reg_34755[4]),
        .I5(x_assign_177_reg_34777[4]),
        .O(xor_ln124_244_fu_20206_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_9
       (.I0(q1_reg_i_49_n_0),
        .I1(q1_reg_25),
        .I2(q1_reg_i_50_n_0),
        .I3(q1_reg_i_51_n_0),
        .I4(q2_reg_33),
        .I5(q1_reg_i_52_n_0),
        .O(q1_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_90
       (.I0(q1_reg_i_20_0[6]),
        .I1(\reg_2454_reg[7]_0 [6]),
        .I2(xor_ln124_394_fu_29760_p2[6]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_91
       (.I0(\reg_2469_reg[6] [5]),
        .I1(\reg_2419_reg[7] [3]),
        .I2(\reg_2462_reg[7]_0 [6]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_92
       (.I0(q1_reg_i_17_0[5]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [5]),
        .I2(x_assign_150_reg_34479[5]),
        .I3(or_ln134_100_fu_17863_p3[5]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [3]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [3]),
        .O(xor_ln124_212_fu_17929_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_93
       (.I0(q1_reg_i_17_1[5]),
        .I1(\xor_ln124_206_reg_34324_reg[5]_1 [3]),
        .I2(or_ln134_84_fu_15659_p3[4]),
        .I3(x_assign_126_reg_34207[5]),
        .I4(\xor_ln124_206_reg_34324_reg[5]_0 [3]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [5]),
        .O(xor_ln124_180_fu_15725_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_94
       (.I0(\xor_ln124_405_reg_36442_reg[7] [5]),
        .I1(q1_reg_i_19_0[5]),
        .I2(x_assign_174_reg_34755[5]),
        .I3(or_ln134_116_fu_20140_p3[5]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [3]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [3]),
        .O(q1_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_95
       (.I0(q1_reg_i_20_0[5]),
        .I1(\reg_2454_reg[7]_0 [5]),
        .I2(xor_ln124_394_fu_29760_p2[5]),
        .I3(pt_address0128_out),
        .I4(clefia_s0_address0124_out),
        .I5(pt_ce011),
        .O(q1_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_96
       (.I0(\reg_2469_reg[6] [4]),
        .I1(\reg_2419_reg[7] [2]),
        .I2(\reg_2462_reg[7]_0 [5]),
        .I3(clefia_s0_address0123_out),
        .I4(clefia_s0_address0121_out),
        .I5(clefia_s0_address0122_out),
        .O(q1_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_97
       (.I0(q1_reg_i_17_0[4]),
        .I1(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I2(x_assign_150_reg_34479[4]),
        .I3(or_ln134_100_fu_17863_p3[4]),
        .I4(\xor_ln124_238_reg_34605_reg[5] [2]),
        .I5(\xor_ln124_238_reg_34605_reg[5]_0 [2]),
        .O(q1_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_98
       (.I0(q1_reg_i_17_1[4]),
        .I1(\xor_ln124_206_reg_34324_reg[5]_1 [2]),
        .I2(or_ln134_84_fu_15659_p3[3]),
        .I3(x_assign_126_reg_34207[4]),
        .I4(\xor_ln124_206_reg_34324_reg[5]_0 [2]),
        .I5(\xor_ln124_357_reg_35702_reg[7] [4]),
        .O(xor_ln124_180_fu_15725_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_99
       (.I0(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I1(q1_reg_i_19_0[4]),
        .I2(x_assign_174_reg_34755[4]),
        .I3(or_ln134_116_fu_20140_p3[4]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_0 [2]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_1 [2]),
        .O(xor_ln124_244_fu_20206_p2[4]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_3_n_0,q2_reg_i_4_n_0,q2_reg_i_5_n_0,q2_reg_i_6_n_0,q2_reg_i_7_n_0,q2_reg_i_8_n_0,q2_reg_i_9_n_0,q2_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q2_reg_i_11_n_0,q2_reg_i_12_n_0,q2_reg_i_13_n_0,q2_reg_i_14_n_0,q2_reg_i_15_n_0,q2_reg_i_16_n_0,q2_reg_i_17_n_0,q2_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],q2_reg_0}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],q2_reg_1}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce2),
        .ENBWREN(clefia_s1_ce4),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFEEFFEE)) 
    q2_reg_i_1
       (.I0(clefia_s0_address2112_out),
        .I1(q2_reg_35),
        .I2(q1_reg_24[1]),
        .I3(clefia_s0_address219_out),
        .I4(q1_reg_24[2]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_ce2));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_10
       (.I0(q2_reg_i_49__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_50__0_n_0),
        .I3(q2_reg_i_51_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_52_n_0),
        .O(q2_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_100__0
       (.I0(or_ln134_19_reg_32897[5]),
        .I1(x_assign_50_reg_32957[5]),
        .I2(or_ln134_34_reg_32981[4]),
        .I3(q2_reg_i_192__0_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I5(or_ln134_33_reg_32975[5]),
        .O(q2_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_101__0
       (.I0(q2_reg_i_23_0[5]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I2(x_assign_100_reg_33867[5]),
        .I3(or_ln134_69_fu_13624_p3[7]),
        .I4(or_ln134_69_fu_13624_p3[5]),
        .I5(or_ln134_70_fu_13630_p3[3]),
        .O(q2_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_102
       (.I0(q2_reg_i_24_0[5]),
        .I1(q2_reg_i_24_1[5]),
        .I2(p_115_in[5]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_103__0
       (.I0(q2_reg_i_194__0_n_0),
        .I1(q2_reg_i_195__0_n_0),
        .I2(q2_reg_i_24_2[5]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_104__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(q2_reg_i_24_3[5]),
        .I2(or_ln134_179_fu_29538_p3[7]),
        .I3(or_ln134_181_fu_29550_p3[5]),
        .I4(or_ln134_181_fu_29550_p3[3]),
        .I5(q2_reg_i_32_0[3]),
        .O(p_116_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_105__0
       (.I0(or_ln134_52_fu_11346_p3[4]),
        .I1(or_ln134_65_fu_11528_p3[4]),
        .I2(or_ln134_66_fu_11534_p3[4]),
        .I3(q2_reg_i_196__0_n_0),
        .I4(or_ln134_51_fu_11340_p3[2]),
        .I5(x_assign_98_reg_33617[4]),
        .O(q2_reg_i_105__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_106__0
       (.I0(or_ln134_19_reg_32897[4]),
        .I1(x_assign_50_reg_32957[4]),
        .I2(or_ln134_34_reg_32981[3]),
        .I3(q2_reg_i_197__0_n_0),
        .I4(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I5(or_ln134_33_reg_32975[4]),
        .O(q2_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_107__0
       (.I0(q2_reg_i_23_0[4]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I2(x_assign_100_reg_33867[4]),
        .I3(or_ln134_69_fu_13624_p3[6]),
        .I4(or_ln134_69_fu_13624_p3[4]),
        .I5(or_ln134_70_fu_13630_p3[2]),
        .O(p_113_in[4]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_108
       (.I0(q2_reg_i_24_0[4]),
        .I1(q2_reg_i_24_1[4]),
        .I2(q2_reg_i_198__0_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_109__0
       (.I0(q2_reg_i_199_n_0),
        .I1(q2_reg_i_200__0_n_0),
        .I2(q2_reg_i_24_2[4]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_11
       (.I0(q2_reg_i_53__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_55__0_n_0),
        .I3(q2_reg_i_56_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_57_n_0),
        .O(q2_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_110__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(q2_reg_i_24_3[4]),
        .I2(or_ln134_179_fu_29538_p3[6]),
        .I3(or_ln134_181_fu_29550_p3[4]),
        .I4(or_ln134_181_fu_29550_p3[2]),
        .I5(q2_reg_i_32_0[2]),
        .O(q2_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_111__0
       (.I0(or_ln134_52_fu_11346_p3[3]),
        .I1(or_ln134_65_fu_11528_p3[3]),
        .I2(x_assign_96_reg_33595[2]),
        .I3(q2_reg_i_201__0_n_0),
        .I4(or_ln134_51_fu_11340_p3[1]),
        .I5(x_assign_98_reg_33617[3]),
        .O(q2_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_112__0
       (.I0(or_ln134_35_fu_9068_p3[1]),
        .I1(or_ln134_50_fu_9262_p3[2]),
        .I2(x_assign_74_reg_33281[3]),
        .I3(q2_reg_i_202__0_n_0),
        .I4(or_ln134_36_fu_9074_p3[3]),
        .I5(x_assign_72_reg_33259[2]),
        .O(q2_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_113
       (.I0(q2_reg_i_23_0[3]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I2(x_assign_100_reg_33867[3]),
        .I3(\xor_ln124_173_reg_34025_reg[3] [3]),
        .I4(or_ln134_69_fu_13624_p3[3]),
        .I5(or_ln134_70_fu_13630_p3[1]),
        .O(q2_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_114__0
       (.I0(q2_reg_i_24_0[3]),
        .I1(q2_reg_i_24_1[3]),
        .I2(q2_reg_i_203_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_114__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_115
       (.I0(p_114_in[3]),
        .I1(\xor_ln124_237_reg_34599_reg[3] [2]),
        .I2(q2_reg_i_24_2[3]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_116
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(q2_reg_i_24_3[3]),
        .I2(q0_reg_i_88__0_0[3]),
        .I3(x_assign_273_reg_36101[3]),
        .I4(or_ln134_181_fu_29550_p3[1]),
        .I5(q2_reg_i_32_0[1]),
        .O(p_116_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_117
       (.I0(q2_reg_i_23_0[2]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I2(x_assign_100_reg_33867[2]),
        .I3(\xor_ln124_173_reg_34025_reg[3] [2]),
        .I4(or_ln134_69_fu_13624_p3[2]),
        .I5(or_ln134_70_fu_13630_p3[0]),
        .O(p_113_in[2]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_118
       (.I0(q2_reg_i_24_0[2]),
        .I1(q2_reg_i_24_1[2]),
        .I2(p_115_in[2]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_119
       (.I0(q2_reg_i_206__0_n_0),
        .I1(\xor_ln124_237_reg_34599_reg[3] [1]),
        .I2(q2_reg_i_24_2[2]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_12
       (.I0(q2_reg_i_58__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_59__0_n_0),
        .I3(q2_reg_i_60_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_61_n_0),
        .O(q2_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_120__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(q2_reg_i_24_3[2]),
        .I2(q0_reg_i_88__0_0[2]),
        .I3(x_assign_273_reg_36101[2]),
        .I4(or_ln134_181_fu_29550_p3[0]),
        .I5(q2_reg_i_32_0[0]),
        .O(p_116_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_121__0
       (.I0(or_ln134_52_fu_11346_p3[1]),
        .I1(or_ln134_65_fu_11528_p3[1]),
        .I2(x_assign_96_reg_33595[0]),
        .I3(q2_reg_i_207__0_n_0),
        .I4(x_assign_76_reg_33531[5]),
        .I5(x_assign_98_reg_33617[1]),
        .O(q2_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_122
       (.I0(q2_reg_i_23_0[1]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I2(x_assign_100_reg_33867[1]),
        .I3(\xor_ln124_173_reg_34025_reg[3] [1]),
        .I4(or_ln134_69_fu_13624_p3[1]),
        .I5(x_assign_102_reg_33883[5]),
        .O(p_113_in[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_123__0
       (.I0(q2_reg_i_24_0[1]),
        .I1(q2_reg_i_24_1[1]),
        .I2(p_115_in[1]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_124
       (.I0(q2_reg_i_209_n_0),
        .I1(q2_reg_i_210__0_n_0),
        .I2(q2_reg_i_24_2[1]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_125
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(q2_reg_i_24_3[1]),
        .I2(q0_reg_i_88__0_0[1]),
        .I3(x_assign_273_reg_36101[1]),
        .I4(x_assign_273_reg_36101[5]),
        .I5(x_assign_270_reg_36079[7]),
        .O(q2_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_126__0
       (.I0(or_ln134_52_fu_11346_p3[0]),
        .I1(or_ln134_65_fu_11528_p3[0]),
        .I2(or_ln134_66_fu_11534_p3[0]),
        .I3(q2_reg_i_211__0_n_0),
        .I4(x_assign_76_reg_33531[4]),
        .I5(x_assign_98_reg_33617[0]),
        .O(q2_reg_i_126__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_127__0
       (.I0(x_assign_52_reg_33195[4]),
        .I1(x_assign_72_reg_33259[3]),
        .I2(x_assign_74_reg_33281[0]),
        .I3(q2_reg_i_212__0_n_0),
        .I4(or_ln134_36_fu_9074_p3[0]),
        .I5(or_ln134_50_fu_9262_p3[0]),
        .O(q2_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_128__0
       (.I0(q2_reg_i_23_0[0]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I2(x_assign_100_reg_33867[0]),
        .I3(\xor_ln124_173_reg_34025_reg[3] [0]),
        .I4(or_ln134_69_fu_13624_p3[0]),
        .I5(x_assign_102_reg_33883[4]),
        .O(q2_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_129
       (.I0(q2_reg_i_24_0[0]),
        .I1(q2_reg_i_24_1[0]),
        .I2(q2_reg_i_213_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_13
       (.I0(q2_reg_i_62__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_63__0_n_0),
        .I3(q2_reg_i_64_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_65_n_0),
        .O(q2_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_130
       (.I0(q2_reg_i_214__0_n_0),
        .I1(\xor_ln124_237_reg_34599_reg[3] [0]),
        .I2(q2_reg_i_24_2[0]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_131
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(q2_reg_i_24_3[0]),
        .I2(q0_reg_i_88__0_0[0]),
        .I3(x_assign_273_reg_36101[0]),
        .I4(x_assign_273_reg_36101[4]),
        .I5(x_assign_270_reg_36079[6]),
        .O(q2_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_132__0
       (.I0(q2_reg_i_53__0_0[7]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I2(x_assign_57_reg_33233[5]),
        .I3(x_assign_54_reg_33211[5]),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_52_reg_33195[5]),
        .O(p_106_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_133__0
       (.I0(q2_reg_i_53__0_1[7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(x_assign_33_reg_32921[7]),
        .I3(x_assign_28_reg_32891[5]),
        .I4(x_assign_30_reg_32903[5]),
        .I5(x_assign_33_reg_32921[5]),
        .O(p_105_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    q2_reg_i_134__0
       (.I0(clefia_s0_address218_out),
        .I1(q1_reg_24[4]),
        .I2(q1_reg_24[8]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(q2_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_135__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(q2_reg_i_56_0[7]),
        .I2(x_assign_81_reg_33569[7]),
        .I3(x_assign_76_reg_33531[5]),
        .I4(x_assign_81_reg_33569[5]),
        .I5(x_assign_78_reg_33547[5]),
        .O(q2_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_136
       (.I0(q2_reg_i_57_0[7]),
        .I1(\reg_2446_reg[7]_0 [7]),
        .I2(q0_reg_i_83__0_0[7]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_137
       (.I0(q2_reg_i_185__0_0[7]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [7]),
        .I2(\reg_2454_reg[7] [7]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_138__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(q2_reg_i_57_1[7]),
        .I2(x_assign_196_reg_35015[5]),
        .I3(x_assign_201_reg_35093[7]),
        .I4(x_assign_201_reg_35093[5]),
        .I5(x_assign_198_reg_35071[5]),
        .O(p_108_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_139__0
       (.I0(q2_reg_i_53__0_0[6]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I2(x_assign_57_reg_33233[4]),
        .I3(x_assign_54_reg_33211[4]),
        .I4(x_assign_57_reg_33233[6]),
        .I5(x_assign_52_reg_33195[4]),
        .O(q2_reg_i_139__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_14
       (.I0(q2_reg_i_66__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_67__0_n_0),
        .I3(q2_reg_i_68_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_69_n_0),
        .O(q2_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_140__0
       (.I0(q2_reg_i_53__0_1[6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(x_assign_33_reg_32921[6]),
        .I3(x_assign_28_reg_32891[4]),
        .I4(x_assign_30_reg_32903[4]),
        .I5(x_assign_33_reg_32921[4]),
        .O(p_105_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_141__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(q2_reg_i_56_0[6]),
        .I2(x_assign_81_reg_33569[6]),
        .I3(x_assign_76_reg_33531[4]),
        .I4(x_assign_81_reg_33569[4]),
        .I5(x_assign_78_reg_33547[4]),
        .O(p_107_in[6]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_142
       (.I0(q2_reg_i_57_0[6]),
        .I1(\reg_2446_reg[7]_0 [6]),
        .I2(q0_reg_i_83__0_0[6]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_143
       (.I0(q2_reg_i_185__0_0[6]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [6]),
        .I2(\reg_2454_reg[7] [6]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_144__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(q2_reg_i_57_1[6]),
        .I2(x_assign_196_reg_35015[4]),
        .I3(x_assign_201_reg_35093[6]),
        .I4(x_assign_201_reg_35093[4]),
        .I5(x_assign_198_reg_35071[4]),
        .O(p_108_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_145__0
       (.I0(q2_reg_i_53__0_0[5]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I2(q2_reg_i_62__0_2[3]),
        .I3(q2_reg_i_62__0_3[3]),
        .I4(x_assign_57_reg_33233[5]),
        .I5(or_ln134_35_fu_9068_p3[5]),
        .O(q2_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_146__0
       (.I0(q2_reg_i_53__0_1[5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(x_assign_33_reg_32921[5]),
        .I3(or_ln134_19_reg_32897[5]),
        .I4(q2_reg_i_62__0_0[3]),
        .I5(q2_reg_i_62__0_1[3]),
        .O(q2_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_147__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(q2_reg_i_56_0[5]),
        .I2(x_assign_81_reg_33569[5]),
        .I3(or_ln134_51_fu_11340_p3[5]),
        .I4(q2_reg_i_64_0[3]),
        .I5(q2_reg_i_64_1[3]),
        .O(q2_reg_i_147__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_148
       (.I0(q2_reg_i_57_0[5]),
        .I1(\reg_2446_reg[7]_0 [5]),
        .I2(q0_reg_i_83__0_0[5]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_149
       (.I0(q2_reg_i_185__0_0[5]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [5]),
        .I2(\reg_2454_reg[7] [5]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_15
       (.I0(q2_reg_i_70__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_71__0_n_0),
        .I3(q2_reg_i_72_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_73_n_0),
        .O(q2_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_150__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(q2_reg_i_57_1[5]),
        .I2(or_ln134_131_fu_22722_p3[5]),
        .I3(x_assign_201_reg_35093[5]),
        .I4(q2_reg_i_65_0[3]),
        .I5(q2_reg_i_65_1[3]),
        .O(q2_reg_i_150__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_151__0
       (.I0(q2_reg_i_53__0_0[4]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I2(q2_reg_i_62__0_2[2]),
        .I3(q2_reg_i_62__0_3[2]),
        .I4(x_assign_57_reg_33233[4]),
        .I5(or_ln134_35_fu_9068_p3[4]),
        .O(q2_reg_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_152__0
       (.I0(q2_reg_i_53__0_1[4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(x_assign_33_reg_32921[4]),
        .I3(or_ln134_19_reg_32897[4]),
        .I4(q2_reg_i_62__0_0[2]),
        .I5(q2_reg_i_62__0_1[2]),
        .O(q2_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_153__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(q2_reg_i_56_0[4]),
        .I2(x_assign_81_reg_33569[4]),
        .I3(or_ln134_51_fu_11340_p3[4]),
        .I4(q2_reg_i_64_0[2]),
        .I5(q2_reg_i_64_1[2]),
        .O(q2_reg_i_153__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_154
       (.I0(q2_reg_i_57_0[4]),
        .I1(\reg_2446_reg[7]_0 [4]),
        .I2(q0_reg_i_83__0_0[4]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_155
       (.I0(q2_reg_i_185__0_0[4]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [4]),
        .I2(\reg_2454_reg[7] [4]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_156__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(q2_reg_i_57_1[4]),
        .I2(or_ln134_131_fu_22722_p3[4]),
        .I3(x_assign_201_reg_35093[4]),
        .I4(q2_reg_i_65_0[2]),
        .I5(q2_reg_i_65_1[2]),
        .O(q2_reg_i_156__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_157__0
       (.I0(q2_reg_i_53__0_0[3]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I2(q2_reg_i_62__0_2[1]),
        .I3(q2_reg_i_62__0_3[1]),
        .I4(x_assign_57_reg_33233[3]),
        .I5(x_assign_52_reg_33195[3]),
        .O(q2_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_158__0
       (.I0(q2_reg_i_53__0_1[3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(x_assign_33_reg_32921[3]),
        .I3(x_assign_28_reg_32891[3]),
        .I4(q2_reg_i_62__0_0[1]),
        .I5(q2_reg_i_62__0_1[1]),
        .O(p_105_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_159__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(q2_reg_i_56_0[3]),
        .I2(x_assign_81_reg_33569[3]),
        .I3(x_assign_76_reg_33531[3]),
        .I4(q2_reg_i_64_0[1]),
        .I5(q2_reg_i_64_1[1]),
        .O(p_107_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_16
       (.I0(q2_reg_i_74__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_75__0_n_0),
        .I3(q2_reg_i_76_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_77_n_0),
        .O(q2_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_160
       (.I0(q2_reg_i_57_0[3]),
        .I1(\reg_2446_reg[7]_0 [3]),
        .I2(q0_reg_i_83__0_0[3]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_161
       (.I0(q2_reg_i_185__0_0[3]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [3]),
        .I2(\reg_2454_reg[7] [3]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_162__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(q2_reg_i_57_1[3]),
        .I2(x_assign_196_reg_35015[3]),
        .I3(x_assign_201_reg_35093[3]),
        .I4(q2_reg_i_65_0[1]),
        .I5(q2_reg_i_65_1[1]),
        .O(p_108_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_163__0
       (.I0(q2_reg_i_53__0_0[2]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I2(q2_reg_i_62__0_2[0]),
        .I3(q2_reg_i_62__0_3[0]),
        .I4(x_assign_57_reg_33233[2]),
        .I5(x_assign_52_reg_33195[2]),
        .O(p_106_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_164__0
       (.I0(q2_reg_i_53__0_1[2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(x_assign_33_reg_32921[2]),
        .I3(x_assign_28_reg_32891[2]),
        .I4(q2_reg_i_62__0_0[0]),
        .I5(q2_reg_i_62__0_1[0]),
        .O(p_105_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_165__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(q2_reg_i_56_0[2]),
        .I2(x_assign_81_reg_33569[2]),
        .I3(x_assign_76_reg_33531[2]),
        .I4(q2_reg_i_64_0[0]),
        .I5(q2_reg_i_64_1[0]),
        .O(q2_reg_i_165__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_166
       (.I0(q2_reg_i_57_0[2]),
        .I1(\reg_2446_reg[7]_0 [2]),
        .I2(q0_reg_i_83__0_0[2]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_167
       (.I0(q2_reg_i_185__0_0[2]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [2]),
        .I2(\reg_2454_reg[7] [2]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_168__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(q2_reg_i_57_1[2]),
        .I2(x_assign_196_reg_35015[2]),
        .I3(x_assign_201_reg_35093[2]),
        .I4(q2_reg_i_65_0[0]),
        .I5(q2_reg_i_65_1[0]),
        .O(q2_reg_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_169__0
       (.I0(q2_reg_i_53__0_0[1]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I2(x_assign_57_reg_33233[7]),
        .I3(x_assign_54_reg_33211[7]),
        .I4(x_assign_57_reg_33233[1]),
        .I5(x_assign_52_reg_33195[1]),
        .O(q2_reg_i_169__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_17
       (.I0(q2_reg_i_78__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_79__0_n_0),
        .I3(q2_reg_i_80_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_81_n_0),
        .O(q2_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_170__0
       (.I0(q2_reg_i_53__0_1[1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(x_assign_33_reg_32921[1]),
        .I3(x_assign_28_reg_32891[1]),
        .I4(x_assign_30_reg_32903[7]),
        .I5(x_assign_33_reg_32921[7]),
        .O(q2_reg_i_170__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_171__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(q2_reg_i_56_0[1]),
        .I2(x_assign_81_reg_33569[1]),
        .I3(x_assign_76_reg_33531[1]),
        .I4(x_assign_81_reg_33569[7]),
        .I5(x_assign_78_reg_33547[7]),
        .O(q2_reg_i_171__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_172
       (.I0(q2_reg_i_57_0[1]),
        .I1(\reg_2446_reg[7]_0 [1]),
        .I2(q0_reg_i_83__0_0[1]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_173
       (.I0(q2_reg_i_185__0_0[1]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [1]),
        .I2(\reg_2454_reg[7] [1]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_174__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(q2_reg_i_57_1[1]),
        .I2(x_assign_196_reg_35015[1]),
        .I3(x_assign_201_reg_35093[1]),
        .I4(x_assign_201_reg_35093[7]),
        .I5(x_assign_198_reg_35071[7]),
        .O(p_108_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_175__0
       (.I0(q2_reg_i_53__0_0[0]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I2(x_assign_57_reg_33233[6]),
        .I3(x_assign_54_reg_33211[6]),
        .I4(x_assign_57_reg_33233[0]),
        .I5(x_assign_52_reg_33195[0]),
        .O(p_106_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_176__0
       (.I0(q2_reg_i_53__0_1[0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(x_assign_33_reg_32921[0]),
        .I3(x_assign_28_reg_32891[0]),
        .I4(x_assign_30_reg_32903[6]),
        .I5(x_assign_33_reg_32921[6]),
        .O(q2_reg_i_176__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_177__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(q2_reg_i_56_0[0]),
        .I2(x_assign_81_reg_33569[0]),
        .I3(x_assign_76_reg_33531[0]),
        .I4(x_assign_81_reg_33569[6]),
        .I5(x_assign_78_reg_33547[6]),
        .O(q2_reg_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_178
       (.I0(q2_reg_i_57_0[0]),
        .I1(\reg_2446_reg[7]_0 [0]),
        .I2(q0_reg_i_83__0_0[0]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q2_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_179
       (.I0(q2_reg_i_185__0_0[0]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [0]),
        .I2(\reg_2454_reg[7] [0]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q2_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_18
       (.I0(q2_reg_i_82__0_n_0),
        .I1(q2_reg_i_54_n_0),
        .I2(q2_reg_i_83__0_n_0),
        .I3(q2_reg_i_84_n_0),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(q2_reg_i_85_n_0),
        .O(q2_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_180__0
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(q2_reg_i_57_1[0]),
        .I2(x_assign_196_reg_35015[0]),
        .I3(x_assign_201_reg_35093[0]),
        .I4(x_assign_201_reg_35093[6]),
        .I5(x_assign_198_reg_35071[6]),
        .O(p_108_in[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_181__0
       (.I0(or_ln134_66_fu_11534_p3[6]),
        .I1(q2_reg_i_86__0_0[7]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [7]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I4(x_assign_76_reg_33531[5]),
        .I5(x_assign_81_reg_33569[7]),
        .O(q2_reg_i_181__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_182__0
       (.I0(or_ln134_49_fu_9256_p3[7]),
        .I1(q2_reg_39[7]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [7]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I4(x_assign_52_reg_33195[5]),
        .I5(x_assign_57_reg_33233[7]),
        .O(q2_reg_i_182__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_183
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(q2_reg_i_90_0[7]),
        .I2(x_assign_246_reg_35743[5]),
        .I3(or_ln134_165_fu_27278_p3[7]),
        .I4(or_ln134_163_fu_27266_p3[1]),
        .I5(or_ln134_165_fu_27278_p3[1]),
        .O(p_115_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_184
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(q2_reg_i_91_0[7]),
        .I2(or_ln134_147_fu_24994_p3[1]),
        .I3(or_ln134_149_fu_25006_p3[1]),
        .I4(or_ln134_149_fu_25006_p3[7]),
        .I5(x_assign_222_reg_35407[5]),
        .O(p_114_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_185__0
       (.I0(or_ln134_131_fu_22722_p3[5]),
        .I1(or_ln134_145_fu_22910_p3[7]),
        .I2(x_assign_216_reg_35119[3]),
        .I3(q2_reg_i_215__0_n_0),
        .I4(or_ln134_132_fu_22728_p3[7]),
        .I5(x_assign_218_reg_35141[7]),
        .O(q2_reg_i_185__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_186__0
       (.I0(or_ln134_66_fu_11534_p3[5]),
        .I1(q2_reg_i_86__0_0[6]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [6]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I4(x_assign_76_reg_33531[4]),
        .I5(x_assign_81_reg_33569[6]),
        .O(q2_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_187__0
       (.I0(or_ln134_49_fu_9256_p3[6]),
        .I1(q2_reg_39[6]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [6]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I4(x_assign_52_reg_33195[4]),
        .I5(x_assign_57_reg_33233[6]),
        .O(q2_reg_i_187__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_188
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(q2_reg_i_90_0[6]),
        .I2(x_assign_246_reg_35743[4]),
        .I3(or_ln134_165_fu_27278_p3[6]),
        .I4(or_ln134_163_fu_27266_p3[0]),
        .I5(or_ln134_165_fu_27278_p3[0]),
        .O(q2_reg_i_188_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_188__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q1_reg_24[7]),
        .O(clefia_s0_address0122_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_189__0
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(q2_reg_i_91_0[6]),
        .I2(or_ln134_147_fu_24994_p3[0]),
        .I3(or_ln134_149_fu_25006_p3[0]),
        .I4(or_ln134_149_fu_25006_p3[6]),
        .I5(x_assign_222_reg_35407[4]),
        .O(p_114_in[6]));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_18__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q1_reg_24[0]),
        .O(clefia_s0_address2112_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_190__0
       (.I0(or_ln134_131_fu_22722_p3[4]),
        .I1(or_ln134_145_fu_22910_p3[6]),
        .I2(or_ln134_146_fu_22916_p3[6]),
        .I3(q2_reg_i_216__0_n_0),
        .I4(or_ln134_132_fu_22728_p3[6]),
        .I5(x_assign_218_reg_35141[6]),
        .O(q2_reg_i_190__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_191__0
       (.I0(or_ln134_66_fu_11534_p3[4]),
        .I1(q2_reg_i_86__0_0[5]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [5]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I4(or_ln134_51_fu_11340_p3[5]),
        .I5(x_assign_81_reg_33569[5]),
        .O(q2_reg_i_191__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_192__0
       (.I0(or_ln134_34_reg_32981[5]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [5]),
        .I2(or_ln134_20_reg_32915[5]),
        .I3(\xor_ln124_77_reg_33017_reg[7]_0 [5]),
        .I4(x_assign_33_reg_32921[5]),
        .I5(or_ln134_19_reg_32897[3]),
        .O(q2_reg_i_192__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_193__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(q2_reg_i_90_0[5]),
        .I2(q1_reg_i_137_0[3]),
        .I3(or_ln134_165_fu_27278_p3[5]),
        .I4(or_ln134_163_fu_27266_p3[7]),
        .I5(or_ln134_165_fu_27278_p3[7]),
        .O(p_115_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_194__0
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(q2_reg_i_91_0[5]),
        .I2(or_ln134_147_fu_24994_p3[7]),
        .I3(or_ln134_149_fu_25006_p3[7]),
        .I4(or_ln134_149_fu_25006_p3[5]),
        .I5(q2_reg_i_103__0_0[3]),
        .O(q2_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_195__0
       (.I0(or_ln134_131_fu_22722_p3[3]),
        .I1(or_ln134_145_fu_22910_p3[5]),
        .I2(or_ln134_146_fu_22916_p3[5]),
        .I3(q2_reg_i_217__0_n_0),
        .I4(or_ln134_132_fu_22728_p3[5]),
        .I5(x_assign_218_reg_35141[5]),
        .O(q2_reg_i_195__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_196__0
       (.I0(or_ln134_66_fu_11534_p3[3]),
        .I1(q2_reg_i_86__0_0[4]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [4]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I4(or_ln134_51_fu_11340_p3[4]),
        .I5(x_assign_81_reg_33569[4]),
        .O(q2_reg_i_196__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_197__0
       (.I0(or_ln134_34_reg_32981[4]),
        .I1(\xor_ln124_77_reg_33017_reg[7] [4]),
        .I2(or_ln134_20_reg_32915[4]),
        .I3(\xor_ln124_77_reg_33017_reg[7]_0 [4]),
        .I4(x_assign_33_reg_32921[4]),
        .I5(or_ln134_19_reg_32897[2]),
        .O(q2_reg_i_197__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_198__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(q2_reg_i_90_0[4]),
        .I2(q1_reg_i_137_0[2]),
        .I3(or_ln134_165_fu_27278_p3[4]),
        .I4(or_ln134_163_fu_27266_p3[6]),
        .I5(or_ln134_165_fu_27278_p3[6]),
        .O(q2_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_199
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(q2_reg_i_91_0[4]),
        .I2(or_ln134_147_fu_24994_p3[6]),
        .I3(or_ln134_149_fu_25006_p3[6]),
        .I4(or_ln134_149_fu_25006_p3[4]),
        .I5(q2_reg_i_103__0_0[2]),
        .O(q2_reg_i_199_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_19__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[8]),
        .O(clefia_s0_address219_out));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_20
       (.I0(q2_reg_38[7]),
        .I1(\reg_2454_reg[7]_1 [7]),
        .I2(q2_reg_i_86__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_200__0
       (.I0(or_ln134_131_fu_22722_p3[2]),
        .I1(or_ln134_145_fu_22910_p3[4]),
        .I2(or_ln134_146_fu_22916_p3[4]),
        .I3(q2_reg_i_218__0_n_0),
        .I4(or_ln134_132_fu_22728_p3[4]),
        .I5(x_assign_218_reg_35141[4]),
        .O(q2_reg_i_200__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_201__0
       (.I0(or_ln134_66_fu_11534_p3[2]),
        .I1(q2_reg_i_86__0_0[3]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [3]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I4(x_assign_76_reg_33531[3]),
        .I5(x_assign_81_reg_33569[3]),
        .O(q2_reg_i_201__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_202__0
       (.I0(or_ln134_49_fu_9256_p3[3]),
        .I1(q2_reg_39[3]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [3]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I4(x_assign_52_reg_33195[3]),
        .I5(x_assign_57_reg_33233[3]),
        .O(q2_reg_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_203
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(q2_reg_i_90_0[3]),
        .I2(q1_reg_i_137_0[1]),
        .I3(or_ln134_165_fu_27278_p3[3]),
        .I4(\xor_ln124_364_reg_35885_reg[3]_0 [3]),
        .I5(\xor_ln124_364_reg_35885_reg[3] [3]),
        .O(q2_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_204
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(q2_reg_i_91_0[3]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [3]),
        .I3(\xor_ln124_332_reg_35549_reg[3]_0 [3]),
        .I4(or_ln134_149_fu_25006_p3[3]),
        .I5(q2_reg_i_103__0_0[1]),
        .O(p_114_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_205
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(q2_reg_i_90_0[2]),
        .I2(q1_reg_i_137_0[0]),
        .I3(or_ln134_165_fu_27278_p3[2]),
        .I4(\xor_ln124_364_reg_35885_reg[3]_0 [2]),
        .I5(\xor_ln124_364_reg_35885_reg[3] [2]),
        .O(p_115_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_206__0
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(q2_reg_i_91_0[2]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [2]),
        .I3(\xor_ln124_332_reg_35549_reg[3]_0 [2]),
        .I4(or_ln134_149_fu_25006_p3[2]),
        .I5(q2_reg_i_103__0_0[0]),
        .O(q2_reg_i_206__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_207__0
       (.I0(or_ln134_66_fu_11534_p3[0]),
        .I1(q2_reg_i_86__0_0[1]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [1]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I4(x_assign_76_reg_33531[1]),
        .I5(x_assign_81_reg_33569[1]),
        .O(q2_reg_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_208__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(q2_reg_i_90_0[1]),
        .I2(x_assign_246_reg_35743[7]),
        .I3(or_ln134_165_fu_27278_p3[1]),
        .I4(\xor_ln124_364_reg_35885_reg[3]_0 [1]),
        .I5(\xor_ln124_364_reg_35885_reg[3] [1]),
        .O(p_115_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_209
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(q2_reg_i_91_0[1]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [1]),
        .I3(\xor_ln124_332_reg_35549_reg[3]_0 [1]),
        .I4(or_ln134_149_fu_25006_p3[1]),
        .I5(x_assign_222_reg_35407[7]),
        .O(q2_reg_i_209_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_20__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q1_reg_24[1]),
        .O(ce03));
  LUT4 #(
    .INIT(16'hFFA8)) 
    q2_reg_i_21
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q1_reg_24[2]),
        .I2(q1_reg_24[1]),
        .I3(clefia_s0_address2112_out),
        .O(q2_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_210__0
       (.I0(x_assign_196_reg_35015[5]),
        .I1(or_ln134_145_fu_22910_p3[1]),
        .I2(x_assign_216_reg_35119[0]),
        .I3(q2_reg_i_219__0_n_0),
        .I4(or_ln134_132_fu_22728_p3[1]),
        .I5(x_assign_218_reg_35141[1]),
        .O(q2_reg_i_210__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_211__0
       (.I0(x_assign_96_reg_33595[3]),
        .I1(q2_reg_i_86__0_0[0]),
        .I2(\xor_ln124_396_reg_36216_reg[7] [0]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I4(x_assign_76_reg_33531[0]),
        .I5(x_assign_81_reg_33569[0]),
        .O(q2_reg_i_211__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_212__0
       (.I0(or_ln134_49_fu_9256_p3[0]),
        .I1(q2_reg_39[0]),
        .I2(\xor_ln124_203_reg_34306_reg[7]_1 [0]),
        .I3(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I4(x_assign_52_reg_33195[0]),
        .I5(x_assign_57_reg_33233[0]),
        .O(q2_reg_i_212__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_213
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(q2_reg_i_90_0[0]),
        .I2(x_assign_246_reg_35743[6]),
        .I3(or_ln134_165_fu_27278_p3[0]),
        .I4(\xor_ln124_364_reg_35885_reg[3]_0 [0]),
        .I5(\xor_ln124_364_reg_35885_reg[3] [0]),
        .O(q2_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_214__0
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(q2_reg_i_91_0[0]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [0]),
        .I3(\xor_ln124_332_reg_35549_reg[3]_0 [0]),
        .I4(or_ln134_149_fu_25006_p3[0]),
        .I5(x_assign_222_reg_35407[6]),
        .O(q2_reg_i_214__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_215__0
       (.I0(or_ln134_146_fu_22916_p3[6]),
        .I1(q2_reg_i_185__0_0[7]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [7]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I4(x_assign_201_reg_35093[7]),
        .I5(x_assign_196_reg_35015[5]),
        .O(q2_reg_i_215__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_216__0
       (.I0(or_ln134_146_fu_22916_p3[5]),
        .I1(q2_reg_i_185__0_0[6]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [6]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I4(x_assign_201_reg_35093[6]),
        .I5(x_assign_196_reg_35015[4]),
        .O(q2_reg_i_216__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_217__0
       (.I0(or_ln134_146_fu_22916_p3[4]),
        .I1(q2_reg_i_185__0_0[5]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [5]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I4(x_assign_201_reg_35093[5]),
        .I5(or_ln134_131_fu_22722_p3[5]),
        .O(q2_reg_i_217__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_218__0
       (.I0(or_ln134_146_fu_22916_p3[3]),
        .I1(q2_reg_i_185__0_0[4]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [4]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I4(x_assign_201_reg_35093[4]),
        .I5(or_ln134_131_fu_22722_p3[4]),
        .O(q2_reg_i_218__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_219__0
       (.I0(or_ln134_146_fu_22916_p3[0]),
        .I1(q2_reg_i_185__0_0[1]),
        .I2(\xor_ln124_77_reg_33017_reg[7] [1]),
        .I3(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I4(x_assign_201_reg_35093[1]),
        .I5(x_assign_196_reg_35015[1]),
        .O(q2_reg_i_219__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_22__0
       (.I0(q2_reg_i_87__0_n_0),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [5]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [7]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_23
       (.I0(\xor_ln124_254_reg_34905_reg[7] [7]),
        .I1(q2_reg_i_89__0_n_0),
        .I2(q2_reg_36[7]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_23_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_24
       (.I0(q2_reg_i_90_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_91_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_92_n_0),
        .O(q2_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_25__0
       (.I0(q2_reg_38[6]),
        .I1(\reg_2454_reg[7]_1 [6]),
        .I2(q2_reg_i_93__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_26__0
       (.I0(q2_reg_i_94__0_n_0),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [4]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [6]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_27
       (.I0(\xor_ln124_254_reg_34905_reg[7] [6]),
        .I1(q2_reg_i_95_n_0),
        .I2(q2_reg_36[6]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_28
       (.I0(q2_reg_i_96_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_97_n_0),
        .I3(pt_ce011),
        .I4(p_116_in[6]),
        .O(q2_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_29__0
       (.I0(q2_reg_38[5]),
        .I1(\reg_2454_reg[7]_1 [5]),
        .I2(q2_reg_i_99__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_3
       (.I0(q2_reg_i_20_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_22__0_n_0),
        .I3(q2_reg_i_23_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_24_n_0),
        .O(q2_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_30__0
       (.I0(\xor_ln124_45_reg_32690_reg[5] [3]),
        .I1(clefia_s0_address219_out),
        .I2(q2_reg_i_100__0_n_0),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [5]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_31
       (.I0(\xor_ln124_254_reg_34905_reg[7] [5]),
        .I1(q2_reg_i_101__0_n_0),
        .I2(q2_reg_36[5]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_32
       (.I0(q2_reg_i_102_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_103__0_n_0),
        .I3(pt_ce011),
        .I4(p_116_in[5]),
        .O(q2_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_33__0
       (.I0(q2_reg_38[4]),
        .I1(\reg_2454_reg[7]_1 [4]),
        .I2(q2_reg_i_105__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q2_reg_i_34__0
       (.I0(\xor_ln124_45_reg_32690_reg[5] [2]),
        .I1(clefia_s0_address219_out),
        .I2(q2_reg_i_106__0_n_0),
        .I3(\reg_2446_reg[7]_1 [4]),
        .I4(clefia_s0_address218_out),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_35
       (.I0(\xor_ln124_254_reg_34905_reg[7] [4]),
        .I1(p_113_in[4]),
        .I2(q2_reg_36[4]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_36
       (.I0(q2_reg_i_108_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_109__0_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_110__0_n_0),
        .O(q2_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_37__0
       (.I0(q2_reg_38[3]),
        .I1(\reg_2454_reg[7]_1 [3]),
        .I2(q2_reg_i_111__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_38__0
       (.I0(q2_reg_i_112__0_n_0),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [3]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [3]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_39
       (.I0(\xor_ln124_254_reg_34905_reg[7] [3]),
        .I1(q2_reg_i_113_n_0),
        .I2(q2_reg_36[3]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_4
       (.I0(q2_reg_i_25__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_26__0_n_0),
        .I3(q2_reg_i_27_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_28_n_0),
        .O(q2_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_40
       (.I0(q2_reg_i_114__0_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_115_n_0),
        .I3(pt_ce011),
        .I4(p_116_in[3]),
        .O(q2_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_41__0
       (.I0(q2_reg_38[2]),
        .I1(\reg_2454_reg[7]_1 [2]),
        .I2(\xor_ln124_77_reg_33017_reg[2] ),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_42__0
       (.I0(\xor_ln124_45_reg_32690_reg[5] [1]),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [2]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [2]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_43
       (.I0(\xor_ln124_254_reg_34905_reg[7] [2]),
        .I1(p_113_in[2]),
        .I2(q2_reg_36[2]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_44
       (.I0(q2_reg_i_118_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_119_n_0),
        .I3(pt_ce011),
        .I4(p_116_in[2]),
        .O(q2_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_45__0
       (.I0(q2_reg_38[1]),
        .I1(\reg_2454_reg[7]_1 [1]),
        .I2(q2_reg_i_121__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_46__0
       (.I0(\xor_ln124_45_reg_32690_reg[5] [0]),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [1]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [1]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_47
       (.I0(\xor_ln124_254_reg_34905_reg[7] [1]),
        .I1(p_113_in[1]),
        .I2(q2_reg_36[1]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_48
       (.I0(q2_reg_i_123__0_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_124_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_125_n_0),
        .O(q2_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_49__0
       (.I0(q2_reg_38[0]),
        .I1(\reg_2454_reg[7]_1 [0]),
        .I2(q2_reg_i_126__0_n_0),
        .I3(ce18),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_5
       (.I0(q2_reg_i_29__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_30__0_n_0),
        .I3(q2_reg_i_31_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_32_n_0),
        .O(q2_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_50__0
       (.I0(q2_reg_i_127__0_n_0),
        .I1(clefia_s0_address219_out),
        .I2(\reg_2419_reg[7]_0 [0]),
        .I3(clefia_s0_address218_out),
        .I4(\reg_2446_reg[7]_1 [0]),
        .I5(q2_reg_i_88_n_0),
        .O(q2_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_51
       (.I0(\xor_ln124_254_reg_34905_reg[7] [0]),
        .I1(q2_reg_i_128__0_n_0),
        .I2(q2_reg_36[0]),
        .I3(clefia_s0_address2112_out),
        .I4(ce03),
        .I5(clefia_s0_address01),
        .O(q2_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_52
       (.I0(q2_reg_i_129_n_0),
        .I1(q2_reg_34),
        .I2(q2_reg_i_130_n_0),
        .I3(pt_ce011),
        .I4(q2_reg_i_131_n_0),
        .O(q2_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_53__0
       (.I0(p_106_in[7]),
        .I1(p_105_in[7]),
        .I2(q2_reg_40[7]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_53__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    q2_reg_i_54
       (.I0(clefia_s0_address2111_out),
        .I1(q1_reg_24[10]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[3]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(q2_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_55__0
       (.I0(ce25),
        .I1(\reg_2406_reg[7]_0 [7]),
        .I2(q2_reg_37[7]),
        .I3(q2_reg_39[7]),
        .I4(ce43),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_56
       (.I0(q2_reg_31[7]),
        .I1(q2_reg_32[7]),
        .I2(q2_reg_i_135__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_56_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_57
       (.I0(q2_reg_i_136_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_137_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_108_in[7]),
        .O(q2_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_58__0
       (.I0(q2_reg_i_139__0_n_0),
        .I1(p_105_in[6]),
        .I2(q2_reg_40[6]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q2_reg_i_59__0
       (.I0(ce25),
        .I1(\reg_2406_reg[7]_0 [6]),
        .I2(q2_reg_37[6]),
        .I3(ce43),
        .I4(q2_reg_39[6]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_6
       (.I0(q2_reg_i_33__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_34__0_n_0),
        .I3(q2_reg_i_35_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_36_n_0),
        .O(q2_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_60
       (.I0(q2_reg_31[6]),
        .I1(q2_reg_32[6]),
        .I2(p_107_in[6]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_61
       (.I0(q2_reg_i_142_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_143_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_108_in[6]),
        .O(q2_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_62__0
       (.I0(q2_reg_i_145__0_n_0),
        .I1(q2_reg_i_146__0_n_0),
        .I2(q2_reg_40[5]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q2_reg_i_63__0
       (.I0(\reg_2406_reg[7]_0 [5]),
        .I1(ce25),
        .I2(q2_reg_37[5]),
        .I3(ce43),
        .I4(q2_reg_39[5]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_64
       (.I0(q2_reg_31[5]),
        .I1(q2_reg_32[5]),
        .I2(q2_reg_i_147__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_65
       (.I0(q2_reg_i_148_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_149_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q2_reg_i_150__0_n_0),
        .O(q2_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_66__0
       (.I0(q2_reg_i_151__0_n_0),
        .I1(q2_reg_i_152__0_n_0),
        .I2(q2_reg_40[4]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q2_reg_i_67__0
       (.I0(\reg_2406_reg[7]_0 [4]),
        .I1(ce25),
        .I2(q2_reg_37[4]),
        .I3(ce43),
        .I4(q2_reg_39[4]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_68
       (.I0(q2_reg_31[4]),
        .I1(q2_reg_32[4]),
        .I2(q2_reg_i_153__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_68_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_69
       (.I0(q2_reg_i_154_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_155_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q2_reg_i_156__0_n_0),
        .O(q2_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_7
       (.I0(q2_reg_i_37__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_38__0_n_0),
        .I3(q2_reg_i_39_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_40_n_0),
        .O(q2_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_70__0
       (.I0(q2_reg_i_157__0_n_0),
        .I1(p_105_in[3]),
        .I2(q2_reg_40[3]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q2_reg_i_71__0
       (.I0(ce25),
        .I1(\reg_2406_reg[7]_0 [3]),
        .I2(q2_reg_37[3]),
        .I3(ce43),
        .I4(q2_reg_39[3]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_72
       (.I0(q2_reg_31[3]),
        .I1(q2_reg_32[3]),
        .I2(p_107_in[3]),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_72_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_73
       (.I0(q2_reg_i_160_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_161_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_108_in[3]),
        .O(q2_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_74__0
       (.I0(p_106_in[2]),
        .I1(p_105_in[2]),
        .I2(q2_reg_40[2]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q2_reg_i_75__0
       (.I0(\reg_2406_reg[7]_0 [2]),
        .I1(ce25),
        .I2(q2_reg_37[2]),
        .I3(ce43),
        .I4(q2_reg_39[2]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_76
       (.I0(q2_reg_31[2]),
        .I1(q2_reg_32[2]),
        .I2(q2_reg_i_165__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_76_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_77
       (.I0(q2_reg_i_166_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_167_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q2_reg_i_168__0_n_0),
        .O(q2_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_78__0
       (.I0(q2_reg_i_169__0_n_0),
        .I1(q2_reg_i_170__0_n_0),
        .I2(q2_reg_40[1]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_79__0
       (.I0(\reg_2406_reg[7]_0 [1]),
        .I1(ce25),
        .I2(q2_reg_37[1]),
        .I3(q2_reg_39[1]),
        .I4(ce43),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_8
       (.I0(q2_reg_i_41__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_42__0_n_0),
        .I3(q2_reg_i_43_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_44_n_0),
        .O(q2_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_80
       (.I0(q2_reg_31[1]),
        .I1(q2_reg_32[1]),
        .I2(q2_reg_i_171__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_80_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_81
       (.I0(q2_reg_i_172_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_173_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_108_in[1]),
        .O(q2_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_82__0
       (.I0(p_106_in[0]),
        .I1(q2_reg_i_176__0_n_0),
        .I2(q2_reg_40[0]),
        .I3(clefia_s0_address219_out),
        .I4(clefia_s0_address21),
        .I5(clefia_s0_address218_out),
        .O(q2_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q2_reg_i_83__0
       (.I0(\reg_2406_reg[7]_0 [0]),
        .I1(ce25),
        .I2(q2_reg_37[0]),
        .I3(ce43),
        .I4(q2_reg_39[0]),
        .I5(q2_reg_i_134__0_n_0),
        .O(q2_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_84
       (.I0(q2_reg_31[0]),
        .I1(q2_reg_32[0]),
        .I2(q2_reg_i_177__0_n_0),
        .I3(clefia_s0_address41),
        .I4(clefia_s0_address2110_out),
        .I5(clefia_s0_address2111_out),
        .O(q2_reg_i_84_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_85
       (.I0(q2_reg_i_178_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q2_reg_i_179_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_108_in[0]),
        .O(q2_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_86__0
       (.I0(or_ln134_52_fu_11346_p3[7]),
        .I1(or_ln134_65_fu_11528_p3[7]),
        .I2(x_assign_96_reg_33595[3]),
        .I3(q2_reg_i_181__0_n_0),
        .I4(or_ln134_51_fu_11340_p3[5]),
        .I5(x_assign_98_reg_33617[7]),
        .O(q2_reg_i_86__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_87__0
       (.I0(or_ln134_35_fu_9068_p3[5]),
        .I1(or_ln134_50_fu_9262_p3[6]),
        .I2(x_assign_74_reg_33281[7]),
        .I3(q2_reg_i_182__0_n_0),
        .I4(or_ln134_36_fu_9074_p3[7]),
        .I5(x_assign_72_reg_33259[3]),
        .O(q2_reg_i_87__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    q2_reg_i_88
       (.I0(clefia_s0_address2111_out),
        .I1(q1_reg_24[10]),
        .I2(q1_reg_24[14]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(q2_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_89__0
       (.I0(q2_reg_i_23_0[7]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I2(x_assign_100_reg_33867[7]),
        .I3(or_ln134_69_fu_13624_p3[1]),
        .I4(or_ln134_69_fu_13624_p3[7]),
        .I5(or_ln134_70_fu_13630_p3[5]),
        .O(q2_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_9
       (.I0(q2_reg_i_45__0_n_0),
        .I1(q2_reg_i_21_n_0),
        .I2(q2_reg_i_46__0_n_0),
        .I3(q2_reg_i_47_n_0),
        .I4(q2_reg_33),
        .I5(q2_reg_i_48_n_0),
        .O(q2_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_90
       (.I0(q2_reg_i_24_0[7]),
        .I1(q2_reg_i_24_1[7]),
        .I2(p_115_in[7]),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_91
       (.I0(p_114_in[7]),
        .I1(q2_reg_i_185__0_n_0),
        .I2(q2_reg_i_24_2[7]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_92
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(q2_reg_i_24_3[7]),
        .I2(or_ln134_179_fu_29538_p3[1]),
        .I3(x_assign_273_reg_36101[5]),
        .I4(or_ln134_181_fu_29550_p3[5]),
        .I5(x_assign_270_reg_36079[5]),
        .O(q2_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_93__0
       (.I0(or_ln134_52_fu_11346_p3[6]),
        .I1(or_ln134_65_fu_11528_p3[6]),
        .I2(or_ln134_66_fu_11534_p3[6]),
        .I3(q2_reg_i_186__0_n_0),
        .I4(or_ln134_51_fu_11340_p3[4]),
        .I5(x_assign_98_reg_33617[6]),
        .O(q2_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_94__0
       (.I0(or_ln134_35_fu_9068_p3[4]),
        .I1(or_ln134_50_fu_9262_p3[5]),
        .I2(x_assign_74_reg_33281[6]),
        .I3(q2_reg_i_187__0_n_0),
        .I4(or_ln134_36_fu_9074_p3[6]),
        .I5(or_ln134_50_fu_9262_p3[6]),
        .O(q2_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_95
       (.I0(q2_reg_i_23_0[6]),
        .I1(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I2(x_assign_100_reg_33867[6]),
        .I3(or_ln134_69_fu_13624_p3[0]),
        .I4(or_ln134_69_fu_13624_p3[6]),
        .I5(or_ln134_70_fu_13630_p3[4]),
        .O(q2_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_96
       (.I0(q2_reg_i_24_0[6]),
        .I1(q2_reg_i_24_1[6]),
        .I2(q2_reg_i_188_n_0),
        .I3(clefia_s0_address0124_out),
        .I4(clefia_s0_address0122_out),
        .I5(clefia_s0_address0123_out),
        .O(q2_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_97
       (.I0(p_114_in[6]),
        .I1(q2_reg_i_190__0_n_0),
        .I2(q2_reg_i_24_2[6]),
        .I3(clefia_s0_address0121_out),
        .I4(clefia_s0_address2113_out),
        .I5(clefia_s0_address0120_out),
        .O(q2_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_98__0
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(q2_reg_i_24_3[6]),
        .I2(or_ln134_179_fu_29538_p3[0]),
        .I3(x_assign_273_reg_36101[4]),
        .I4(or_ln134_181_fu_29550_p3[4]),
        .I5(x_assign_270_reg_36079[4]),
        .O(p_116_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_99__0
       (.I0(or_ln134_52_fu_11346_p3[5]),
        .I1(or_ln134_65_fu_11528_p3[5]),
        .I2(or_ln134_66_fu_11534_p3[5]),
        .I3(q2_reg_i_191__0_n_0),
        .I4(or_ln134_51_fu_11340_p3[3]),
        .I5(x_assign_98_reg_33617[5]),
        .O(q2_reg_i_99__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q5_reg_i_148
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q1_reg_24[13]),
        .I2(q1_reg_24[11]),
        .I3(clefia_s0_address2112_out),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    q5_reg_i_63
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(q1_reg_24[7]),
        .I2(q1_reg_24[5]),
        .I3(q1_reg_24[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(clefia_s0_address2113_out),
        .O(\ap_CS_fsm_reg[8] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q6_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q6_reg_DOADO_UNCONNECTED[15:8],DOADO[4:1],clefia_s1_q6,DOADO[0]}),
        .DOBDO({NLW_q6_reg_DOBDO_UNCONNECTED[15:8],q6_reg_0}),
        .DOPADOP(NLW_q6_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q6_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce6),
        .ENBWREN(clefia_s1_ce5),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_100
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(q6_reg_i_43_2[4]),
        .I2(q2_reg_i_65_0[2]),
        .I3(q2_reg_i_65_1[2]),
        .I4(x_assign_198_reg_35071[4]),
        .I5(or_ln134_132_fu_22728_p3[6]),
        .O(q6_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_101
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(q6_reg_i_40_0[3]),
        .I2(q6_reg_i_56_0[3]),
        .I3(x_assign_30_reg_32903[3]),
        .I4(q2_reg_i_62__0_0[1]),
        .I5(q2_reg_i_62__0_1[1]),
        .O(q6_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_102
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(q6_reg_i_42_0[3]),
        .I2(q6_reg_i_58_1[3]),
        .I3(x_assign_78_reg_33547[3]),
        .I4(q2_reg_i_64_0[1]),
        .I5(q2_reg_i_64_1[1]),
        .O(p_103_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_103
       (.I0(q6_reg_i_42_1[3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(q6_reg_i_58_0[3]),
        .I3(x_assign_54_reg_33211[3]),
        .I4(q2_reg_i_62__0_2[1]),
        .I5(q2_reg_i_62__0_3[1]),
        .O(p_102_in[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_104
       (.I0(q6_reg_i_43_1[3]),
        .I1(\reg_2406_reg[7] [3]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [3]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_105
       (.I0(q1_reg_i_184_0[3]),
        .I1(q6_reg_i_43_0[3]),
        .I2(\reg_2446_reg[7] [3]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_106
       (.I0(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I1(q6_reg_i_43_2[3]),
        .I2(q2_reg_i_65_0[1]),
        .I3(q2_reg_i_65_1[1]),
        .I4(x_assign_198_reg_35071[3]),
        .I5(q6_reg_i_59_0[3]),
        .O(q6_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_107
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(q6_reg_i_40_0[2]),
        .I2(q6_reg_i_56_0[2]),
        .I3(x_assign_30_reg_32903[2]),
        .I4(q2_reg_i_62__0_0[0]),
        .I5(q2_reg_i_62__0_1[0]),
        .O(q6_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_108
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(q6_reg_i_42_0[2]),
        .I2(q6_reg_i_58_1[2]),
        .I3(x_assign_78_reg_33547[2]),
        .I4(q2_reg_i_64_0[0]),
        .I5(q2_reg_i_64_1[0]),
        .O(q6_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_109
       (.I0(q6_reg_i_42_1[2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(q6_reg_i_58_0[2]),
        .I3(x_assign_54_reg_33211[2]),
        .I4(q2_reg_i_62__0_2[0]),
        .I5(q2_reg_i_62__0_3[0]),
        .O(q6_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q6_reg_i_110
       (.I0(q6_reg_i_43_1[2]),
        .I1(\reg_2406_reg[7] [2]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [2]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_111
       (.I0(q1_reg_i_184_0[2]),
        .I1(q6_reg_i_43_0[2]),
        .I2(\reg_2446_reg[7] [2]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_112
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(q6_reg_i_43_2[2]),
        .I2(q2_reg_i_65_0[0]),
        .I3(q2_reg_i_65_1[0]),
        .I4(x_assign_198_reg_35071[2]),
        .I5(q6_reg_i_59_0[2]),
        .O(p_104_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_113
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(q6_reg_i_40_0[1]),
        .I2(q6_reg_i_56_0[1]),
        .I3(x_assign_30_reg_32903[1]),
        .I4(x_assign_30_reg_32903[7]),
        .I5(x_assign_33_reg_32921[7]),
        .O(p_101_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_114
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(q6_reg_i_42_0[1]),
        .I2(q6_reg_i_58_1[1]),
        .I3(x_assign_78_reg_33547[1]),
        .I4(x_assign_81_reg_33569[7]),
        .I5(x_assign_78_reg_33547[7]),
        .O(q6_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_115
       (.I0(q6_reg_i_42_1[1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(q6_reg_i_58_0[1]),
        .I3(x_assign_54_reg_33211[1]),
        .I4(x_assign_57_reg_33233[7]),
        .I5(x_assign_54_reg_33211[7]),
        .O(q6_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_116
       (.I0(q6_reg_i_43_1[1]),
        .I1(\reg_2406_reg[7] [1]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [1]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q6_reg_i_117
       (.I0(q1_reg_i_184_0[1]),
        .I1(q6_reg_i_43_0[1]),
        .I2(\reg_2446_reg[7] [1]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_118
       (.I0(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I1(q6_reg_i_43_2[1]),
        .I2(x_assign_201_reg_35093[7]),
        .I3(x_assign_198_reg_35071[7]),
        .I4(x_assign_198_reg_35071[1]),
        .I5(q6_reg_i_59_0[1]),
        .O(q6_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_119
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(q6_reg_i_40_0[0]),
        .I2(q6_reg_i_56_0[0]),
        .I3(x_assign_30_reg_32903[0]),
        .I4(x_assign_30_reg_32903[6]),
        .I5(x_assign_33_reg_32921[6]),
        .O(p_101_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_120
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(q6_reg_i_42_0[0]),
        .I2(q6_reg_i_58_1[0]),
        .I3(x_assign_78_reg_33547[0]),
        .I4(x_assign_81_reg_33569[6]),
        .I5(x_assign_78_reg_33547[6]),
        .O(q6_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_121
       (.I0(q6_reg_i_42_1[0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(q6_reg_i_58_0[0]),
        .I3(x_assign_54_reg_33211[0]),
        .I4(x_assign_57_reg_33233[6]),
        .I5(x_assign_54_reg_33211[6]),
        .O(p_102_in[0]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q6_reg_i_122
       (.I0(q6_reg_i_43_1[0]),
        .I1(\reg_2406_reg[7] [0]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [0]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_123
       (.I0(q1_reg_i_184_0[0]),
        .I1(q6_reg_i_43_0[0]),
        .I2(\reg_2446_reg[7] [0]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_124
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(q6_reg_i_43_2[0]),
        .I2(x_assign_201_reg_35093[6]),
        .I3(x_assign_198_reg_35071[6]),
        .I4(x_assign_198_reg_35071[0]),
        .I5(q6_reg_i_59_0[0]),
        .O(q6_reg_i_124_n_0));
  LUT4 #(
    .INIT(16'hEEEA)) 
    q6_reg_i_20
       (.I0(clefia_s0_address2112_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[8]),
        .I3(q1_reg_24[1]),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q6_reg_i_24
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[1]),
        .O(ce43));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q6_reg_i_25__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[2]),
        .O(ce25));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_40
       (.I0(q6_reg_22[7]),
        .I1(q6_reg_23[7]),
        .I2(q6_reg_i_77_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[7] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_42
       (.I0(q6_reg_i_78_n_0),
        .I1(p_102_in[7]),
        .I2(q6_reg_21[7]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[7] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q6_reg_i_43
       (.I0(q6_reg_i_80_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_81_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_104_in[7]),
        .O(\xor_ln124_251_reg_34887_reg[7] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_44
       (.I0(q6_reg_22[6]),
        .I1(q6_reg_23[6]),
        .I2(p_101_in[6]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[6] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_46
       (.I0(q6_reg_i_84_n_0),
        .I1(q6_reg_i_85_n_0),
        .I2(q6_reg_21[6]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[6] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q6_reg_i_47
       (.I0(q6_reg_i_86_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_87_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_104_in[6]),
        .O(\xor_ln124_251_reg_34887_reg[6] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_48
       (.I0(q6_reg_22[5]),
        .I1(q6_reg_23[5]),
        .I2(p_101_in[5]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[5] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_50
       (.I0(p_103_in[5]),
        .I1(q6_reg_i_91_n_0),
        .I2(q6_reg_21[5]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[5] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q6_reg_i_51
       (.I0(q6_reg_i_92_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_93_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_104_in[5]),
        .O(\xor_ln124_251_reg_34887_reg[5] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_52
       (.I0(q6_reg_22[4]),
        .I1(q6_reg_23[4]),
        .I2(p_101_in[4]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[4] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_54
       (.I0(q6_reg_i_96_n_0),
        .I1(p_102_in[4]),
        .I2(q6_reg_21[4]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[4] ));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q6_reg_i_55
       (.I0(q6_reg_i_98_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_99_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q6_reg_i_100_n_0),
        .O(\xor_ln124_251_reg_34887_reg[4] ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_56
       (.I0(q6_reg_22[3]),
        .I1(q6_reg_23[3]),
        .I2(q6_reg_i_101_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[3] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_58
       (.I0(p_103_in[3]),
        .I1(p_102_in[3]),
        .I2(q6_reg_21[3]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[3] ));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q6_reg_i_59
       (.I0(q6_reg_i_104_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_105_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q6_reg_i_106_n_0),
        .O(\xor_ln124_251_reg_34887_reg[3] ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_60
       (.I0(q6_reg_22[2]),
        .I1(q6_reg_23[2]),
        .I2(q6_reg_i_107_n_0),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[2] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_62
       (.I0(q6_reg_i_108_n_0),
        .I1(q6_reg_i_109_n_0),
        .I2(q6_reg_21[2]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[2] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q6_reg_i_63
       (.I0(q6_reg_i_110_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_111_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(p_104_in[2]),
        .O(\xor_ln124_251_reg_34887_reg[2] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q6_reg_i_64
       (.I0(q6_reg_22[1]),
        .I1(q6_reg_23[1]),
        .I2(p_101_in[1]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[1] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_66
       (.I0(q6_reg_i_114_n_0),
        .I1(q6_reg_i_115_n_0),
        .I2(q6_reg_21[1]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[1] ));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q6_reg_i_67
       (.I0(q6_reg_i_116_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_117_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q6_reg_i_118_n_0),
        .O(\xor_ln124_251_reg_34887_reg[1] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q6_reg_i_68
       (.I0(q6_reg_22[0]),
        .I1(q6_reg_23[0]),
        .I2(p_101_in[0]),
        .I3(clefia_s0_address218_out),
        .I4(ce25),
        .I5(clefia_s0_address21),
        .O(\xor_ln124_59_reg_33047_reg[0] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q6_reg_i_70
       (.I0(q6_reg_i_120_n_0),
        .I1(p_102_in[0]),
        .I2(q6_reg_21[0]),
        .I3(clefia_s0_address2111_out),
        .I4(clefia_s0_address219_out),
        .I5(clefia_s0_address2110_out),
        .O(\xor_ln124_91_reg_33383_reg[0] ));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q6_reg_i_71
       (.I0(q6_reg_i_122_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(q6_reg_i_123_n_0),
        .I3(clefia_s0_address2113_out),
        .I4(q6_reg_i_124_n_0),
        .O(\xor_ln124_251_reg_34887_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_77
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(q6_reg_i_40_0[7]),
        .I2(or_ln134_20_reg_32915[1]),
        .I3(x_assign_30_reg_32903[7]),
        .I4(x_assign_30_reg_32903[5]),
        .I5(x_assign_33_reg_32921[5]),
        .O(q6_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_78
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(q6_reg_i_42_0[7]),
        .I2(or_ln134_52_fu_11346_p3[1]),
        .I3(x_assign_78_reg_33547[7]),
        .I4(x_assign_81_reg_33569[5]),
        .I5(x_assign_78_reg_33547[5]),
        .O(q6_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_79
       (.I0(q6_reg_i_42_1[7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(or_ln134_36_fu_9074_p3[1]),
        .I3(x_assign_54_reg_33211[7]),
        .I4(x_assign_57_reg_33233[5]),
        .I5(x_assign_54_reg_33211[5]),
        .O(p_102_in[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_80
       (.I0(q6_reg_i_43_1[7]),
        .I1(\reg_2406_reg[7] [7]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [7]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_81
       (.I0(q1_reg_i_184_0[7]),
        .I1(q6_reg_i_43_0[7]),
        .I2(\reg_2446_reg[7] [7]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_82
       (.I0(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I1(q6_reg_i_43_2[7]),
        .I2(x_assign_201_reg_35093[5]),
        .I3(x_assign_198_reg_35071[5]),
        .I4(x_assign_198_reg_35071[7]),
        .I5(or_ln134_132_fu_22728_p3[1]),
        .O(p_104_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_83
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(q6_reg_i_40_0[6]),
        .I2(or_ln134_20_reg_32915[0]),
        .I3(x_assign_30_reg_32903[6]),
        .I4(x_assign_30_reg_32903[4]),
        .I5(x_assign_33_reg_32921[4]),
        .O(p_101_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_84
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(q6_reg_i_42_0[6]),
        .I2(or_ln134_52_fu_11346_p3[0]),
        .I3(x_assign_78_reg_33547[6]),
        .I4(x_assign_81_reg_33569[4]),
        .I5(x_assign_78_reg_33547[4]),
        .O(q6_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_85
       (.I0(q6_reg_i_42_1[6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(or_ln134_36_fu_9074_p3[0]),
        .I3(x_assign_54_reg_33211[6]),
        .I4(x_assign_57_reg_33233[4]),
        .I5(x_assign_54_reg_33211[4]),
        .O(q6_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_86
       (.I0(q6_reg_i_43_1[6]),
        .I1(\reg_2406_reg[7] [6]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [6]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_87
       (.I0(q1_reg_i_184_0[6]),
        .I1(q6_reg_i_43_0[6]),
        .I2(\reg_2446_reg[7] [6]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_88
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(q6_reg_i_43_2[6]),
        .I2(x_assign_201_reg_35093[4]),
        .I3(x_assign_198_reg_35071[4]),
        .I4(x_assign_198_reg_35071[6]),
        .I5(or_ln134_132_fu_22728_p3[0]),
        .O(p_104_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_89
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(q6_reg_i_40_0[5]),
        .I2(or_ln134_20_reg_32915[7]),
        .I3(x_assign_30_reg_32903[5]),
        .I4(q2_reg_i_62__0_0[3]),
        .I5(q2_reg_i_62__0_1[3]),
        .O(p_101_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_90
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(q6_reg_i_42_0[5]),
        .I2(or_ln134_52_fu_11346_p3[7]),
        .I3(x_assign_78_reg_33547[5]),
        .I4(q2_reg_i_64_0[3]),
        .I5(q2_reg_i_64_1[3]),
        .O(p_103_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_91
       (.I0(q6_reg_i_42_1[5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(or_ln134_36_fu_9074_p3[7]),
        .I3(x_assign_54_reg_33211[5]),
        .I4(q2_reg_i_62__0_2[3]),
        .I5(q2_reg_i_62__0_3[3]),
        .O(q6_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_92
       (.I0(q6_reg_i_43_1[5]),
        .I1(\reg_2406_reg[7] [5]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [5]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q6_reg_i_93
       (.I0(q1_reg_i_184_0[5]),
        .I1(q6_reg_i_43_0[5]),
        .I2(\reg_2446_reg[7] [5]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_94
       (.I0(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I1(q6_reg_i_43_2[5]),
        .I2(q2_reg_i_65_0[3]),
        .I3(q2_reg_i_65_1[3]),
        .I4(x_assign_198_reg_35071[5]),
        .I5(or_ln134_132_fu_22728_p3[7]),
        .O(p_104_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_95
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(q6_reg_i_40_0[4]),
        .I2(or_ln134_20_reg_32915[6]),
        .I3(x_assign_30_reg_32903[4]),
        .I4(q2_reg_i_62__0_0[2]),
        .I5(q2_reg_i_62__0_1[2]),
        .O(p_101_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_96
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(q6_reg_i_42_0[4]),
        .I2(or_ln134_52_fu_11346_p3[6]),
        .I3(x_assign_78_reg_33547[4]),
        .I4(q2_reg_i_64_0[2]),
        .I5(q2_reg_i_64_1[2]),
        .O(q6_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q6_reg_i_97
       (.I0(q6_reg_i_42_1[4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(or_ln134_36_fu_9074_p3[6]),
        .I3(x_assign_54_reg_33211[4]),
        .I4(q2_reg_i_62__0_2[2]),
        .I5(q2_reg_i_62__0_3[2]),
        .O(p_102_in[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_98
       (.I0(q6_reg_i_43_1[4]),
        .I1(\reg_2406_reg[7] [4]),
        .I2(\xor_ln124_330_reg_35539_reg[7] [4]),
        .I3(clefia_s0_address2112_out),
        .I4(clefia_s0_address416_out),
        .I5(clefia_s0_address417_out),
        .O(q6_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_99
       (.I0(q1_reg_i_184_0[4]),
        .I1(q6_reg_i_43_0[4]),
        .I2(\reg_2446_reg[7] [4]),
        .I3(clefia_s0_address415_out),
        .I4(clefia_s0_address413_out),
        .I5(clefia_s0_address414_out),
        .O(q6_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[0]_i_1 
       (.I0(q1_reg_1[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[0]),
        .I4(reg_2400125_out),
        .I5(DOADO[0]),
        .O(q1_reg_11[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[1]_i_1 
       (.I0(q1_reg_1[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[1]),
        .I4(reg_2400125_out),
        .I5(clefia_s1_q6[1]),
        .O(q1_reg_11[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[2]_i_1 
       (.I0(q1_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[2]),
        .I4(reg_2400125_out),
        .I5(clefia_s1_q6[2]),
        .O(q1_reg_11[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[3]_i_1 
       (.I0(q1_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[3]),
        .I4(reg_2400125_out),
        .I5(clefia_s1_q6[3]),
        .O(q1_reg_11[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[4]_i_1 
       (.I0(q1_reg_1[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[4]),
        .I4(reg_2400125_out),
        .I5(DOADO[1]),
        .O(q1_reg_11[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[5]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[5]),
        .I4(reg_2400125_out),
        .I5(DOADO[2]),
        .O(q1_reg_11[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[6]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[6]),
        .I4(reg_2400125_out),
        .I5(DOADO[3]),
        .O(q1_reg_11[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2400[7]_i_2 
       (.I0(q1_reg_1[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q1_reg_24[9]),
        .I3(q6_reg_0[7]),
        .I4(reg_2400125_out),
        .I5(DOADO[4]),
        .O(q1_reg_11[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[0]_i_1 
       (.I0(q1_reg_1[0]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[0]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[0]_i_2_n_0 ),
        .O(q1_reg_2[0]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[0]_i_2 
       (.I0(DOADO[0]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[0]),
        .O(\reg_2412[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[1]_i_1 
       (.I0(q1_reg_1[1]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[1]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[1]_i_2_n_0 ),
        .O(q1_reg_2[1]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[1]_i_2 
       (.I0(clefia_s1_q6[1]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[1]),
        .O(\reg_2412[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[2]_i_1 
       (.I0(q1_reg_1[2]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[2]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[2]_i_2_n_0 ),
        .O(q1_reg_2[2]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[2]_i_2 
       (.I0(clefia_s1_q6[2]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[2]),
        .O(\reg_2412[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[3]_i_1 
       (.I0(q1_reg_1[3]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[3]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[3]_i_2_n_0 ),
        .O(q1_reg_2[3]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[3]_i_2 
       (.I0(clefia_s1_q6[3]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[3]),
        .O(\reg_2412[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[4]_i_1 
       (.I0(q1_reg_1[4]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[4]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[4]_i_2_n_0 ),
        .O(q1_reg_2[4]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[4]_i_2 
       (.I0(DOADO[1]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[4]),
        .O(\reg_2412[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[5]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[5]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[5]_i_2_n_0 ),
        .O(q1_reg_2[5]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[5]_i_2 
       (.I0(DOADO[2]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[5]),
        .O(\reg_2412[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[6]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[6]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[6]_i_2_n_0 ),
        .O(q1_reg_2[6]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[6]_i_2 
       (.I0(DOADO[3]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[6]),
        .O(\reg_2412[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2412[7]_i_2 
       (.I0(q1_reg_1[7]),
        .I1(reg_2412123_out),
        .I2(q2_reg_1[7]),
        .I3(reg_2400125_out),
        .I4(\reg_2412[7]_i_8_n_0 ),
        .O(q1_reg_2[7]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2412[7]_i_8 
       (.I0(DOADO[4]),
        .I1(q1_reg_24[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_24[12]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q6_reg_0[7]),
        .O(\reg_2412[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[0]_i_1 
       (.I0(\reg_2419[0]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[0]),
        .O(ap_enable_reg_pp0_iter3_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[0]),
        .I3(DOADO[0]),
        .I4(reg_24191),
        .I5(q1_reg_1[0]),
        .O(\reg_2419[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[0]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[0]),
        .I5(reg_2419120_out),
        .O(\reg_2419[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[1]_i_1 
       (.I0(\reg_2419[1]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[1]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[1]),
        .O(ap_enable_reg_pp0_iter3_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[1]),
        .I3(clefia_s1_q6[1]),
        .I4(reg_24191),
        .I5(q1_reg_1[1]),
        .O(\reg_2419[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[1]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[1]),
        .I5(reg_2419120_out),
        .O(\reg_2419[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[2]_i_1 
       (.I0(\reg_2419[2]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[2]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[2]),
        .O(ap_enable_reg_pp0_iter3_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[2]),
        .I3(clefia_s1_q6[2]),
        .I4(reg_24191),
        .I5(q1_reg_1[2]),
        .O(\reg_2419[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[2]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[2]),
        .I5(reg_2419120_out),
        .O(\reg_2419[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[3]_i_1 
       (.I0(\reg_2419[3]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[3]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[3]),
        .O(ap_enable_reg_pp0_iter3_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[3]),
        .I3(clefia_s1_q6[3]),
        .I4(reg_24191),
        .I5(q1_reg_1[3]),
        .O(\reg_2419[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[3]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[3]),
        .I5(reg_2419120_out),
        .O(\reg_2419[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[4]_i_1 
       (.I0(\reg_2419[4]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[4]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[4]),
        .O(ap_enable_reg_pp0_iter3_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[4]),
        .I3(DOADO[1]),
        .I4(reg_24191),
        .I5(q1_reg_1[4]),
        .O(\reg_2419[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[4]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[4]),
        .I5(reg_2419120_out),
        .O(\reg_2419[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[5]_i_1 
       (.I0(\reg_2419[5]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[5]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[5]),
        .O(ap_enable_reg_pp0_iter3_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[5]),
        .I3(DOADO[2]),
        .I4(reg_24191),
        .I5(q1_reg_1[5]),
        .O(\reg_2419[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[5]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[5]),
        .I5(reg_2419120_out),
        .O(\reg_2419[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[6]_i_1 
       (.I0(\reg_2419[6]_i_2_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[6]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[6]),
        .O(ap_enable_reg_pp0_iter3_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[6]),
        .I3(DOADO[3]),
        .I4(reg_24191),
        .I5(q1_reg_1[6]),
        .O(\reg_2419[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[6]_i_3 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[6]),
        .I5(reg_2419120_out),
        .O(\reg_2419[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2419[7]_i_2 
       (.I0(\reg_2419[7]_i_5_n_0 ),
        .I1(\reg_2419_reg[0] ),
        .I2(\reg_2419[7]_i_7_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[1]),
        .I5(q2_reg_1[7]),
        .O(ap_enable_reg_pp0_iter3_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2419[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q6_reg_0[7]),
        .I3(DOADO[4]),
        .I4(reg_24191),
        .I5(q1_reg_1[7]),
        .O(\reg_2419[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF000008880888)) 
    \reg_2419[7]_i_7 
       (.I0(reg_2412123_out),
        .I1(q2_reg_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q1_reg_24[1]),
        .I4(q1_reg_0[7]),
        .I5(reg_2419120_out),
        .O(\reg_2419[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[0]_i_1 
       (.I0(\reg_2436[0]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[0]),
        .O(ap_enable_reg_pp0_iter3_reg_1[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[0]_i_2 
       (.I0(q6_reg_0[0]),
        .I1(q1_reg_0[0]),
        .I2(q0_reg_0[0]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[0]),
        .I3(DOADO[0]),
        .I4(reg_24361),
        .I5(q1_reg_1[0]),
        .O(\reg_2436[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[1]_i_1 
       (.I0(\reg_2436[1]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[1]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[1]),
        .O(ap_enable_reg_pp0_iter3_reg_1[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[1]_i_2 
       (.I0(q6_reg_0[1]),
        .I1(q1_reg_0[1]),
        .I2(q0_reg_0[1]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[1]),
        .I3(clefia_s1_q6[1]),
        .I4(reg_24361),
        .I5(q1_reg_1[1]),
        .O(\reg_2436[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[2]_i_1 
       (.I0(\reg_2436[2]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[2]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[2]),
        .O(ap_enable_reg_pp0_iter3_reg_1[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[2]_i_2 
       (.I0(q6_reg_0[2]),
        .I1(q1_reg_0[2]),
        .I2(q0_reg_0[2]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[2]),
        .I3(clefia_s1_q6[2]),
        .I4(reg_24361),
        .I5(q1_reg_1[2]),
        .O(\reg_2436[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[3]_i_1 
       (.I0(\reg_2436[3]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[3]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[3]),
        .O(ap_enable_reg_pp0_iter3_reg_1[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[3]_i_2 
       (.I0(q6_reg_0[3]),
        .I1(q1_reg_0[3]),
        .I2(q0_reg_0[3]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[3]),
        .I3(clefia_s1_q6[3]),
        .I4(reg_24361),
        .I5(q1_reg_1[3]),
        .O(\reg_2436[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[4]_i_1 
       (.I0(\reg_2436[4]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[4]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[4]),
        .O(ap_enable_reg_pp0_iter3_reg_1[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[4]_i_2 
       (.I0(q6_reg_0[4]),
        .I1(q1_reg_0[4]),
        .I2(q0_reg_0[4]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[4]),
        .I3(DOADO[1]),
        .I4(reg_24361),
        .I5(q1_reg_1[4]),
        .O(\reg_2436[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[5]_i_1 
       (.I0(\reg_2436[5]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[5]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[5]),
        .O(ap_enable_reg_pp0_iter3_reg_1[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[5]_i_2 
       (.I0(q6_reg_0[5]),
        .I1(q1_reg_0[5]),
        .I2(q0_reg_0[5]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[5]),
        .I3(DOADO[2]),
        .I4(reg_24361),
        .I5(q1_reg_1[5]),
        .O(\reg_2436[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[6]_i_1 
       (.I0(\reg_2436[6]_i_2_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[6]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[6]),
        .O(ap_enable_reg_pp0_iter3_reg_1[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[6]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(q1_reg_0[6]),
        .I2(q0_reg_0[6]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[6]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[6]),
        .I3(DOADO[3]),
        .I4(reg_24361),
        .I5(q1_reg_1[6]),
        .O(\reg_2436[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    \reg_2436[7]_i_2 
       (.I0(\reg_2436[7]_i_7_n_0 ),
        .I1(\reg_2436_reg[0] ),
        .I2(\reg_2436[7]_i_9_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q2_reg_0[7]),
        .O(ap_enable_reg_pp0_iter3_reg_1[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \reg_2436[7]_i_7 
       (.I0(q6_reg_0[7]),
        .I1(q1_reg_0[7]),
        .I2(q0_reg_0[7]),
        .I3(clefia_s0_address0115_out),
        .I4(reg_23941),
        .I5(reg_2419120_out),
        .O(\reg_2436[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2436[7]_i_9 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[3]),
        .I2(q2_reg_1[7]),
        .I3(DOADO[4]),
        .I4(reg_24361),
        .I5(q1_reg_1[7]),
        .O(\reg_2436[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[0]_i_1 
       (.I0(\reg_2469[0]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[0]),
        .O(ap_enable_reg_pp0_iter3_reg_2[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[0]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[0]),
        .I2(q1_reg_1[0]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[0]),
        .O(\reg_2469[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[0]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[0]),
        .I3(reg_24193),
        .I4(q0_reg_0[0]),
        .I5(reg_23941),
        .O(\reg_2469[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[1]_i_1 
       (.I0(\reg_2469[1]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[1]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[1]),
        .O(ap_enable_reg_pp0_iter3_reg_2[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[1]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[1]),
        .I2(q1_reg_1[1]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[1]),
        .O(\reg_2469[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[1]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[1]),
        .I3(reg_24193),
        .I4(q0_reg_0[1]),
        .I5(reg_23941),
        .O(\reg_2469[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[2]_i_1 
       (.I0(\reg_2469[2]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[2]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[2]),
        .O(ap_enable_reg_pp0_iter3_reg_2[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[2]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[2]),
        .I2(q1_reg_1[2]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[2]),
        .O(\reg_2469[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[2]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[2]),
        .I3(reg_24193),
        .I4(q0_reg_0[2]),
        .I5(reg_23941),
        .O(\reg_2469[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[3]_i_1 
       (.I0(\reg_2469[3]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[3]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[3]),
        .O(ap_enable_reg_pp0_iter3_reg_2[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[3]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[3]),
        .I2(q1_reg_1[3]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[3]),
        .O(\reg_2469[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[3]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[3]),
        .I3(reg_24193),
        .I4(q0_reg_0[3]),
        .I5(reg_23941),
        .O(\reg_2469[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[4]_i_1 
       (.I0(\reg_2469[4]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[4]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[4]),
        .O(ap_enable_reg_pp0_iter3_reg_2[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[4]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[4]),
        .I2(q1_reg_1[4]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[4]),
        .O(\reg_2469[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[4]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[4]),
        .I3(reg_24193),
        .I4(q0_reg_0[4]),
        .I5(reg_23941),
        .O(\reg_2469[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[5]_i_1 
       (.I0(\reg_2469[5]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[5]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[5]),
        .O(ap_enable_reg_pp0_iter3_reg_2[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[5]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[5]),
        .I2(q1_reg_1[5]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[5]),
        .O(\reg_2469[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[5]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[5]),
        .I3(reg_24193),
        .I4(q0_reg_0[5]),
        .I5(reg_23941),
        .O(\reg_2469[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[6]_i_1 
       (.I0(\reg_2469[6]_i_2_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[6]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[6]),
        .O(ap_enable_reg_pp0_iter3_reg_2[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[6]_i_2 
       (.I0(reg_24691),
        .I1(q2_reg_0[6]),
        .I2(q1_reg_1[6]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[6]),
        .O(\reg_2469[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[6]_i_3 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[6]),
        .I3(reg_24193),
        .I4(q0_reg_0[6]),
        .I5(reg_23941),
        .O(\reg_2469[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE2E2E2E2E2E2E2)) 
    \reg_2469[7]_i_2 
       (.I0(\reg_2469[7]_i_4_n_0 ),
        .I1(\reg_2469_reg[0] ),
        .I2(\reg_2469[7]_i_6_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q1_reg_24[4]),
        .I5(q1_reg_0[7]),
        .O(ap_enable_reg_pp0_iter3_reg_2[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2469[7]_i_4 
       (.I0(reg_24691),
        .I1(q2_reg_0[7]),
        .I2(q1_reg_1[7]),
        .I3(reg_246914_out),
        .I4(q6_reg_0[7]),
        .O(\reg_2469[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000E000E0)) 
    \reg_2469[7]_i_6 
       (.I0(clefia_s0_address0115_out),
        .I1(reg_24122),
        .I2(q2_reg_1[7]),
        .I3(reg_24193),
        .I4(q0_reg_0[7]),
        .I5(reg_23941),
        .O(\reg_2469[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[0]_i_1 
       (.I0(\reg_2478[0]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[0]),
        .I5(q1_reg_0[0]),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[0]),
        .I3(q2_reg_1[0]),
        .I4(reg_24781),
        .I5(q2_reg_0[0]),
        .O(\reg_2478[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[1]_i_1 
       (.I0(\reg_2478[1]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[1]),
        .I5(q1_reg_0[1]),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[1]),
        .I3(q2_reg_1[1]),
        .I4(reg_24781),
        .I5(q2_reg_0[1]),
        .O(\reg_2478[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[2]_i_1 
       (.I0(\reg_2478[2]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[2]),
        .I5(q1_reg_0[2]),
        .O(\ap_CS_fsm_reg[5] [2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[2]),
        .I3(q2_reg_1[2]),
        .I4(reg_24781),
        .I5(q2_reg_0[2]),
        .O(\reg_2478[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[3]_i_1 
       (.I0(\reg_2478[3]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[3]),
        .I5(q1_reg_0[3]),
        .O(\ap_CS_fsm_reg[5] [3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[3]),
        .I3(q2_reg_1[3]),
        .I4(reg_24781),
        .I5(q2_reg_0[3]),
        .O(\reg_2478[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[4]_i_1 
       (.I0(\reg_2478[4]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[4]),
        .I5(q1_reg_0[4]),
        .O(\ap_CS_fsm_reg[5] [4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[4]),
        .I3(q2_reg_1[4]),
        .I4(reg_24781),
        .I5(q2_reg_0[4]),
        .O(\reg_2478[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[5]_i_1 
       (.I0(\reg_2478[5]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[5]),
        .I5(q1_reg_0[5]),
        .O(\ap_CS_fsm_reg[5] [5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[5]),
        .I3(q2_reg_1[5]),
        .I4(reg_24781),
        .I5(q2_reg_0[5]),
        .O(\reg_2478[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[6]_i_1 
       (.I0(\reg_2478[6]_i_2_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[6]),
        .I5(q1_reg_0[6]),
        .O(\ap_CS_fsm_reg[5] [6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[6]),
        .I3(q2_reg_1[6]),
        .I4(reg_24781),
        .I5(q2_reg_0[6]),
        .O(\reg_2478[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF2A00EA002A)) 
    \reg_2478[7]_i_2 
       (.I0(\reg_2478[7]_i_6_n_0 ),
        .I1(q1_reg_24[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(reg_247813_out),
        .I4(q0_reg_0[7]),
        .I5(q1_reg_0[7]),
        .O(\ap_CS_fsm_reg[5] [7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2478[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q1_reg_24[11]),
        .I2(q1_reg_1[7]),
        .I3(q2_reg_1[7]),
        .I4(reg_24781),
        .I5(q2_reg_0[7]),
        .O(\reg_2478[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(reg_247813_out),
        .I2(\reg_2486[0]_i_2_n_0 ),
        .O(q0_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[0]_i_2 
       (.I0(q1_reg_0[0]),
        .I1(reg_24861),
        .I2(q2_reg_0[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[0]),
        .O(\reg_2486[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(reg_247813_out),
        .I2(\reg_2486[1]_i_2_n_0 ),
        .O(q0_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[1]_i_2 
       (.I0(q1_reg_0[1]),
        .I1(reg_24861),
        .I2(q2_reg_0[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[1]),
        .O(\reg_2486[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(reg_247813_out),
        .I2(\reg_2486[2]_i_2_n_0 ),
        .O(q0_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[2]_i_2 
       (.I0(q1_reg_0[2]),
        .I1(reg_24861),
        .I2(q2_reg_0[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[2]),
        .O(\reg_2486[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(reg_247813_out),
        .I2(\reg_2486[3]_i_2_n_0 ),
        .O(q0_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[3]_i_2 
       (.I0(q1_reg_0[3]),
        .I1(reg_24861),
        .I2(q2_reg_0[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[3]),
        .O(\reg_2486[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(reg_247813_out),
        .I2(\reg_2486[4]_i_2_n_0 ),
        .O(q0_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[4]_i_2 
       (.I0(q1_reg_0[4]),
        .I1(reg_24861),
        .I2(q2_reg_0[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[4]),
        .O(\reg_2486[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(reg_247813_out),
        .I2(\reg_2486[5]_i_2_n_0 ),
        .O(q0_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[5]_i_2 
       (.I0(q1_reg_0[5]),
        .I1(reg_24861),
        .I2(q2_reg_0[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[5]),
        .O(\reg_2486[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(reg_247813_out),
        .I2(\reg_2486[6]_i_2_n_0 ),
        .O(q0_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[6]_i_2 
       (.I0(q1_reg_0[6]),
        .I1(reg_24861),
        .I2(q2_reg_0[6]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[6]),
        .O(\reg_2486[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_2486[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(reg_247813_out),
        .I2(\reg_2486[7]_i_5_n_0 ),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2486[7]_i_5 
       (.I0(q1_reg_0[7]),
        .I1(reg_24861),
        .I2(q2_reg_0[7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_24[11]),
        .I5(q1_reg_1[7]),
        .O(\reg_2486[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[0]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[0]),
        .I4(reg_24861),
        .I5(q2_reg_0[0]),
        .O(q1_reg_3[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[1]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[1]),
        .I4(reg_24861),
        .I5(q2_reg_0[1]),
        .O(q1_reg_3[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[2]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[2]),
        .I4(reg_24861),
        .I5(q2_reg_0[2]),
        .O(q1_reg_3[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[3]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[3]),
        .I4(reg_24861),
        .I5(q2_reg_0[3]),
        .O(q1_reg_3[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[4]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[4]),
        .I4(reg_24861),
        .I5(q2_reg_0[4]),
        .O(q1_reg_3[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[5]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[5]),
        .I4(reg_24861),
        .I5(q2_reg_0[5]),
        .O(q1_reg_3[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[6]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[6]),
        .I4(reg_24861),
        .I5(q2_reg_0[6]),
        .O(q1_reg_3[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2499[7]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q1_reg_24[11]),
        .I3(q0_reg_0[7]),
        .I4(reg_24861),
        .I5(q2_reg_0[7]),
        .O(q1_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(q1_reg_0[0]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(q1_reg_0[3]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(q1_reg_0[4]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q1_reg_0[5]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q1_reg_0[6]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_2510[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_24[11]),
        .O(q0_reg_15[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_117_reg_33115[1]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q1_reg_1[7]),
        .O(q1_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_117_reg_33115[2]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q1_reg_1[0]),
        .I2(q1_reg_1[6]),
        .O(q1_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_117_reg_33115[3]_i_1 
       (.I0(q1_reg_1[5]),
        .I1(q1_reg_1[7]),
        .I2(q1_reg_1[1]),
        .I3(q1_reg_1[6]),
        .O(q1_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_117_reg_33115[4]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[2]),
        .I2(q1_reg_1[7]),
        .O(q1_reg_5[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_119_reg_33125[1]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[7]),
        .O(q2_reg_19[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_33125[2]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[0]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_19[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_119_reg_33125[3]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[6]),
        .O(q2_reg_19[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_119_reg_33125[4]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[7]),
        .O(q2_reg_17[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_119_reg_33125[5]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[3]),
        .O(q2_reg_16));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_124_reg_33287[1]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[0]),
        .O(q2_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_124_reg_33287[2]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[7]),
        .O(q2_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_127_reg_33313[1]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[0]),
        .O(q1_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_127_reg_33313[2]_i_1 
       (.I0(q1_reg_1[6]),
        .I1(q1_reg_1[1]),
        .I2(q1_reg_1[7]),
        .O(q1_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_19_reg_32362[5]_i_1 
       (.I0(DOADO[4]),
        .I1(clefia_s1_q6[3]),
        .O(q6_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_204_reg_33959[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_204_reg_33959[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_207_reg_33985[1]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[0]),
        .O(q1_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_207_reg_33985[2]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_277_reg_34438[1]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[7]),
        .O(q6_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_277_reg_34438[2]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[0]),
        .I2(q6_reg_0[6]),
        .O(q6_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_277_reg_34438[3]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q6_reg_0[7]),
        .I2(q6_reg_0[1]),
        .I3(q6_reg_0[6]),
        .O(q6_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_277_reg_34438[4]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[2]),
        .I2(q6_reg_0[7]),
        .O(q6_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_279_reg_34448[1]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_279_reg_34448[2]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[0]),
        .I2(q2_reg_1[6]),
        .O(q2_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_279_reg_34448[3]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[7]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[6]),
        .O(q2_reg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_279_reg_34448[4]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[2]),
        .I2(q2_reg_1[7]),
        .O(q2_reg_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_279_reg_34448[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_24));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_37_reg_32457[1]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .O(q6_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_32457[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(DOADO[3]),
        .O(q6_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_37_reg_32457[3]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .I2(clefia_s1_q6[1]),
        .I3(DOADO[3]),
        .O(q6_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_37_reg_32457[4]_i_1 
       (.I0(DOADO[3]),
        .I1(clefia_s1_q6[2]),
        .I2(DOADO[4]),
        .O(q6_reg_12[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_439_reg_35657[1]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_439_reg_35657[2]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_439_reg_35657[3]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_12[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_439_reg_35657[4]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_4_reg_32265[1]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[0]),
        .O(q6_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_4_reg_32265[2]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q6_reg_0[1]),
        .I2(q6_reg_0[7]),
        .O(q6_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_517_reg_36302[1]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .O(q1_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_517_reg_36302[2]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[0]),
        .I2(q1_reg_0[6]),
        .O(q1_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_517_reg_36302[3]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[6]),
        .O(q1_reg_12[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_517_reg_36302[4]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_12[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_517_reg_36302[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .O(q1_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_144_reg_34270[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(q0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_162_reg_34410[2]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_12[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_162_reg_34410[3]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_12[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_165_reg_34432[2]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[1]),
        .O(q6_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_165_reg_34432[3]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[2]),
        .O(q6_reg_8[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_32259[4]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q6_reg_0[3]),
        .O(q6_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_32451[2]_i_1 
       (.I0(DOADO[4]),
        .I1(clefia_s1_q6[1]),
        .O(q6_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_32451[3]_i_1 
       (.I0(DOADO[4]),
        .I1(clefia_s1_q6[2]),
        .O(q6_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_261_reg_35641[2]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .O(q1_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_261_reg_35641[3]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[2]),
        .O(q1_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_306_reg_36280[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_306_reg_36280[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_50_reg_32957[4]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[3]),
        .O(q1_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_66_reg_33087[2]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[1]),
        .O(q2_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_66_reg_33087[3]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[2]),
        .O(q2_reg_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_33109[2]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[1]),
        .O(q1_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_33109[3]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[2]),
        .O(q1_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[0]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [0]),
        .I2(x_assign_69_reg_33109[4]),
        .I3(or_ln134_46_fu_8134_p3[0]),
        .I4(\xor_ln124_100_reg_33160_reg[3] [0]),
        .I5(x_assign_67_reg_33093[0]),
        .O(\reg_2428_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[1]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [1]),
        .I2(x_assign_69_reg_33109[5]),
        .I3(or_ln134_46_fu_8134_p3[1]),
        .I4(\xor_ln124_100_reg_33160_reg[3] [1]),
        .I5(x_assign_67_reg_33093[1]),
        .O(\reg_2428_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[2]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [2]),
        .I2(or_ln134_45_fu_8128_p3[0]),
        .I3(or_ln134_46_fu_8134_p3[2]),
        .I4(\xor_ln124_100_reg_33160_reg[3] [2]),
        .I5(x_assign_67_reg_33093[2]),
        .O(\reg_2428_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[3]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [3]),
        .I2(or_ln134_45_fu_8128_p3[1]),
        .I3(or_ln134_46_fu_8134_p3[3]),
        .I4(\xor_ln124_100_reg_33160_reg[3] [3]),
        .I5(x_assign_67_reg_33093[3]),
        .O(\reg_2428_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[4]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [4]),
        .I2(or_ln134_45_fu_8128_p3[2]),
        .I3(or_ln134_46_fu_8134_p3[4]),
        .I4(or_ln134_46_fu_8134_p3[6]),
        .I5(x_assign_67_reg_33093[4]),
        .O(\reg_2428_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[5]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [5]),
        .I2(or_ln134_45_fu_8128_p3[3]),
        .I3(or_ln134_46_fu_8134_p3[5]),
        .I4(or_ln134_46_fu_8134_p3[7]),
        .I5(x_assign_67_reg_33093[5]),
        .O(\reg_2428_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[6]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [6]),
        .I2(or_ln134_45_fu_8128_p3[4]),
        .I3(or_ln134_46_fu_8134_p3[6]),
        .I4(or_ln134_46_fu_8134_p3[0]),
        .I5(x_assign_67_reg_33093[6]),
        .O(\reg_2428_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_100_reg_33160[7]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(\xor_ln124_100_reg_33160_reg[7] [7]),
        .I2(or_ln134_45_fu_8128_p3[5]),
        .I3(or_ln134_46_fu_8134_p3[7]),
        .I4(or_ln134_46_fu_8134_p3[1]),
        .I5(x_assign_67_reg_33093[7]),
        .O(\reg_2428_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[0]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [0]),
        .I2(x_assign_69_reg_33109[4]),
        .I3(or_ln134_46_fu_8134_p3[0]),
        .I4(x_assign_69_reg_33109[0]),
        .I5(x_assign_64_reg_33071[0]),
        .O(\reg_2446_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[1]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [1]),
        .I2(x_assign_69_reg_33109[5]),
        .I3(or_ln134_46_fu_8134_p3[1]),
        .I4(x_assign_69_reg_33109[1]),
        .I5(x_assign_64_reg_33071[1]),
        .O(\reg_2446_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[2]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [2]),
        .I2(or_ln134_45_fu_8128_p3[0]),
        .I3(or_ln134_46_fu_8134_p3[2]),
        .I4(x_assign_69_reg_33109[2]),
        .I5(x_assign_64_reg_33071[2]),
        .O(\reg_2446_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[3]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [3]),
        .I2(or_ln134_45_fu_8128_p3[1]),
        .I3(or_ln134_46_fu_8134_p3[3]),
        .I4(x_assign_69_reg_33109[3]),
        .I5(x_assign_64_reg_33071[3]),
        .O(\reg_2446_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[4]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [4]),
        .I2(or_ln134_45_fu_8128_p3[2]),
        .I3(or_ln134_46_fu_8134_p3[4]),
        .I4(or_ln134_45_fu_8128_p3[4]),
        .I5(x_assign_64_reg_33071[4]),
        .O(\reg_2446_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[5]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [5]),
        .I2(or_ln134_45_fu_8128_p3[3]),
        .I3(or_ln134_46_fu_8134_p3[5]),
        .I4(or_ln134_45_fu_8128_p3[5]),
        .I5(x_assign_64_reg_33071[5]),
        .O(\reg_2446_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[6]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [6]),
        .I2(or_ln134_45_fu_8128_p3[4]),
        .I3(or_ln134_46_fu_8134_p3[6]),
        .I4(x_assign_69_reg_33109[4]),
        .I5(x_assign_64_reg_33071[6]),
        .O(\reg_2446_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_102_reg_33170[7]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(\xor_ln124_102_reg_33170_reg[7] [7]),
        .I2(or_ln134_45_fu_8128_p3[5]),
        .I3(or_ln134_46_fu_8134_p3[7]),
        .I4(x_assign_69_reg_33109[5]),
        .I5(x_assign_64_reg_33071[7]),
        .O(\reg_2446_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[0]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [0]),
        .I1(q1_reg_i_124_0[0]),
        .I2(q6_reg_i_58_0[0]),
        .I3(\xor_ln124_107_reg_33343[0]_i_2_n_0 ),
        .I4(x_assign_52_reg_33195[4]),
        .I5(or_ln134_36_fu_9074_p3[0]),
        .O(\reg_2469_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[0]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(x_assign_54_reg_33211[0]),
        .I2(or_ln134_47_fu_9244_p3[0]),
        .I3(x_assign_74_reg_33281[7]),
        .I4(or_ln134_50_fu_9262_p3[0]),
        .I5(x_assign_74_reg_33281[0]),
        .O(\xor_ln124_107_reg_33343[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[4]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [4]),
        .I1(q1_reg_i_124_0[4]),
        .I2(or_ln134_36_fu_9074_p3[6]),
        .I3(\xor_ln124_107_reg_33343[4]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[2]),
        .I5(or_ln134_36_fu_9074_p3[4]),
        .O(\reg_2469_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[4]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(x_assign_54_reg_33211[4]),
        .I2(or_ln134_47_fu_9244_p3[4]),
        .I3(\xor_ln124_107_reg_33343_reg[4] [2]),
        .I4(or_ln134_50_fu_9262_p3[4]),
        .I5(x_assign_74_reg_33281[4]),
        .O(\xor_ln124_107_reg_33343[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[6]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [6]),
        .I1(q1_reg_i_124_0[6]),
        .I2(or_ln134_36_fu_9074_p3[0]),
        .I3(\xor_ln124_107_reg_33343[6]_i_2_n_0 ),
        .I4(or_ln134_35_fu_9068_p3[4]),
        .I5(or_ln134_36_fu_9074_p3[6]),
        .O(\reg_2469_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_107_reg_33343[6]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(x_assign_54_reg_33211[6]),
        .I2(or_ln134_47_fu_9244_p3[6]),
        .I3(x_assign_74_reg_33281[5]),
        .I4(or_ln134_50_fu_9262_p3[6]),
        .I5(x_assign_74_reg_33281[6]),
        .O(\xor_ln124_107_reg_33343[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[1]_i_1 
       (.I0(q2_reg_39[1]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I2(x_assign_52_reg_33195[1]),
        .I3(\xor_ln124_109_reg_33353[1]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [1]),
        .I5(x_assign_57_reg_33233[1]),
        .O(\xor_ln124_45_reg_32690_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[1]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[1]),
        .I1(x_assign_52_reg_33195[5]),
        .I2(or_ln134_50_fu_9262_p3[0]),
        .I3(or_ln134_49_fu_9256_p3[1]),
        .I4(x_assign_72_reg_33259[0]),
        .I5(x_assign_74_reg_33281[1]),
        .O(\xor_ln124_109_reg_33353[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[2]_i_1 
       (.I0(q2_reg_39[2]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I2(x_assign_52_reg_33195[2]),
        .I3(\xor_ln124_109_reg_33353[2]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [2]),
        .I5(x_assign_57_reg_33233[2]),
        .O(\xor_ln124_45_reg_32690_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[2]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[2]),
        .I1(or_ln134_35_fu_9068_p3[0]),
        .I2(or_ln134_50_fu_9262_p3[1]),
        .I3(or_ln134_49_fu_9256_p3[2]),
        .I4(x_assign_72_reg_33259[1]),
        .I5(x_assign_74_reg_33281[2]),
        .O(\xor_ln124_109_reg_33353[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[4]_i_1 
       (.I0(q2_reg_39[4]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I2(or_ln134_35_fu_9068_p3[4]),
        .I3(\xor_ln124_109_reg_33353[4]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [4]),
        .I5(x_assign_57_reg_33233[4]),
        .O(\xor_ln124_45_reg_32690_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[4]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[4]),
        .I1(or_ln134_35_fu_9068_p3[2]),
        .I2(or_ln134_50_fu_9262_p3[3]),
        .I3(or_ln134_49_fu_9256_p3[4]),
        .I4(or_ln134_50_fu_9262_p3[4]),
        .I5(x_assign_74_reg_33281[4]),
        .O(\xor_ln124_109_reg_33353[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[5]_i_1 
       (.I0(q2_reg_39[5]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I2(or_ln134_35_fu_9068_p3[5]),
        .I3(\xor_ln124_109_reg_33353[5]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [5]),
        .I5(x_assign_57_reg_33233[5]),
        .O(\xor_ln124_45_reg_32690_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_33353[5]_i_2 
       (.I0(or_ln134_36_fu_9074_p3[5]),
        .I1(or_ln134_35_fu_9068_p3[3]),
        .I2(or_ln134_50_fu_9262_p3[4]),
        .I3(or_ln134_49_fu_9256_p3[5]),
        .I4(or_ln134_50_fu_9262_p3[5]),
        .I5(x_assign_74_reg_33281[5]),
        .O(\xor_ln124_109_reg_33353[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[0]_i_1 
       (.I0(\xor_ln124_123_reg_33719_reg[7] [0]),
        .I1(q2_reg_1[6]),
        .I2(q6_reg_0[7]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(\xor_ln124_99_reg_33155_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[1]_i_1 
       (.I0(\xor_ln124_123_reg_33719_reg[7] [1]),
        .I1(q2_reg_1[7]),
        .I2(q6_reg_0[0]),
        .I3(q2_reg_1[0]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [1]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_99_reg_33155_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_123_reg_33719[2]_i_1 
       (.I0(\xor_ln124_123_reg_33719[2]_i_2_n_0 ),
        .I1(\xor_ln124_123_reg_33719_reg[7] [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [0]),
        .O(\xor_ln124_99_reg_33155_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[2]_i_2 
       (.I0(\xor_ln124_45_reg_32690_reg[7] [2]),
        .I1(q2_reg_11[0]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[7]),
        .I4(q6_reg_8[0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(\xor_ln124_123_reg_33719[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_123_reg_33719[3]_i_3 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_123_reg_33719[4]_i_3 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_123_reg_33719[5]_i_1 
       (.I0(\xor_ln124_123_reg_33719_reg[7] [3]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_235_reg_34587_reg[5] ),
        .O(\xor_ln124_99_reg_33155_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[6]_i_1 
       (.I0(\xor_ln124_123_reg_33719_reg[7] [4]),
        .I1(q2_reg_1[4]),
        .I2(q6_reg_0[5]),
        .I3(q2_reg_1[5]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [4]),
        .O(\xor_ln124_99_reg_33155_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_123_reg_33719[7]_i_1 
       (.I0(\xor_ln124_123_reg_33719_reg[7] [5]),
        .I1(q2_reg_1[5]),
        .I2(q6_reg_0[6]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [5]),
        .O(\xor_ln124_99_reg_33155_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1248_reg_36322[0]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q1_reg_14[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1248_reg_36322[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .O(q1_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1248_reg_36322[2]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [1]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q1_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1248_reg_36322[3]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [2]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q1_reg_14[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1248_reg_36322[4]_i_1 
       (.I0(q1_reg_0[3]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [3]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q1_reg_14[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1248_reg_36322[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .O(q1_reg_14[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1248_reg_36322[6]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .O(q1_reg_14[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1248_reg_36322[7]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .O(q1_reg_14[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[3]_i_2 
       (.I0(q6_reg_0[3]),
        .I1(\xor_ln124_124_reg_33725_reg[4] [0]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(q6_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_33725[4]_i_2 
       (.I0(q6_reg_0[4]),
        .I1(\xor_ln124_124_reg_33725_reg[4] [1]),
        .I2(q2_reg_1[2]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [2]),
        .O(q6_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_124_reg_33725[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .I2(\xor_ln124_124_reg_33725_reg[5] ),
        .O(q2_reg_6));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[0]_i_1 
       (.I0(\xor_ln124_125_reg_33731_reg[7] [0]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I4(q6_reg_0[6]),
        .I5(q2_reg_1[7]),
        .O(\xor_ln124_101_reg_33165_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[1]_i_1 
       (.I0(\xor_ln124_125_reg_33731_reg[7] [1]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I4(q6_reg_0[7]),
        .I5(q2_reg_1[0]),
        .O(\xor_ln124_101_reg_33165_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_125_reg_33731[2]_i_1 
       (.I0(\xor_ln124_125_reg_33731[2]_i_2_n_0 ),
        .I1(\xor_ln124_125_reg_33731_reg[7] [2]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_101_reg_33165_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[2]_i_2 
       (.I0(q6_reg_0[0]),
        .I1(\xor_ln124_284_reg_35255_reg[2] ),
        .I2(q2_reg_1[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I4(q6_reg_8[0]),
        .I5(q2_reg_1[1]),
        .O(\xor_ln124_125_reg_33731[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_125_reg_33731[3]_i_1 
       (.I0(\xor_ln124_125_reg_33731[3]_i_2_n_0 ),
        .I1(\xor_ln124_125_reg_33731_reg[7] [3]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_101_reg_33165_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[3]_i_2 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_93_reg_33395_reg[4] ),
        .I2(q2_reg_1[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I4(\xor_ln124_125_reg_33731_reg[3] ),
        .I5(q2_reg_1[2]),
        .O(\xor_ln124_125_reg_33731[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_125_reg_33731[4]_i_1 
       (.I0(\xor_ln124_125_reg_33731[4]_i_2_n_0 ),
        .I1(\xor_ln124_125_reg_33731_reg[7] [4]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_101_reg_33165_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[4]_i_2 
       (.I0(q6_reg_0[2]),
        .I1(\xor_ln124_93_reg_33395_reg[4] ),
        .I2(q2_reg_1[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I4(\xor_ln124_93_reg_33395_reg[4]_0 ),
        .I5(q2_reg_1[3]),
        .O(\xor_ln124_125_reg_33731[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[5]_i_2 
       (.I0(q6_reg_0[7]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [3]),
        .I3(q6_reg_0[4]),
        .I4(q6_reg_0[3]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [7]),
        .O(q6_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[6]_i_1 
       (.I0(\xor_ln124_125_reg_33731_reg[7] [5]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I2(q6_reg_0[5]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(q6_reg_0[4]),
        .I5(q2_reg_1[5]),
        .O(\xor_ln124_101_reg_33165_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_33731[7]_i_1 
       (.I0(\xor_ln124_125_reg_33731_reg[7] [6]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I4(q6_reg_0[5]),
        .I5(q2_reg_1[6]),
        .O(\xor_ln124_101_reg_33165_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_126_reg_33737[2]_i_1 
       (.I0(\xor_ln124_285_reg_35261[2]_i_2_n_0 ),
        .I1(\xor_ln124_126_reg_33737_reg[5] [0]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\xor_ln124_102_reg_33170_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_126_reg_33737[3]_i_1 
       (.I0(\xor_ln124_285_reg_35261[3]_i_2_n_0 ),
        .I1(\xor_ln124_126_reg_33737_reg[5] [1]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_102_reg_33170_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_126_reg_33737[4]_i_1 
       (.I0(\xor_ln124_285_reg_35261[4]_i_2_n_0 ),
        .I1(\xor_ln124_126_reg_33737_reg[5] [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_102_reg_33170_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_126_reg_33737[5]_i_1 
       (.I0(\xor_ln124_126_reg_33737_reg[5] [3]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\xor_ln124_102_reg_33170_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[0]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(x_assign_91_reg_33429[0]),
        .I3(\xor_ln124_132_reg_33496_reg[3] [0]),
        .I4(or_ln134_62_fu_10406_p3[0]),
        .I5(x_assign_93_reg_33445[4]),
        .O(\xor_ln124_92_reg_33389_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[1]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(x_assign_91_reg_33429[1]),
        .I3(\xor_ln124_132_reg_33496_reg[3] [1]),
        .I4(or_ln134_62_fu_10406_p3[1]),
        .I5(x_assign_93_reg_33445[5]),
        .O(\xor_ln124_92_reg_33389_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[2]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(x_assign_91_reg_33429[2]),
        .I3(\xor_ln124_132_reg_33496_reg[3] [2]),
        .I4(or_ln134_62_fu_10406_p3[2]),
        .I5(or_ln134_61_fu_10400_p3[0]),
        .O(\xor_ln124_92_reg_33389_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[3]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(x_assign_91_reg_33429[3]),
        .I3(\xor_ln124_132_reg_33496_reg[3] [3]),
        .I4(or_ln134_62_fu_10406_p3[3]),
        .I5(or_ln134_61_fu_10400_p3[1]),
        .O(\xor_ln124_92_reg_33389_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[4]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(x_assign_91_reg_33429[4]),
        .I3(or_ln134_62_fu_10406_p3[6]),
        .I4(or_ln134_62_fu_10406_p3[4]),
        .I5(or_ln134_61_fu_10400_p3[2]),
        .O(\xor_ln124_92_reg_33389_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[5]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(x_assign_91_reg_33429[5]),
        .I3(or_ln134_62_fu_10406_p3[7]),
        .I4(or_ln134_62_fu_10406_p3[5]),
        .I5(or_ln134_61_fu_10400_p3[3]),
        .O(\xor_ln124_92_reg_33389_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[6]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(x_assign_91_reg_33429[6]),
        .I3(or_ln134_62_fu_10406_p3[0]),
        .I4(or_ln134_62_fu_10406_p3[6]),
        .I5(or_ln134_61_fu_10400_p3[4]),
        .O(\xor_ln124_92_reg_33389_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_132_reg_33496[7]_i_1 
       (.I0(\xor_ln124_132_reg_33496_reg[7] [7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(x_assign_91_reg_33429[7]),
        .I3(or_ln134_62_fu_10406_p3[1]),
        .I4(or_ln134_62_fu_10406_p3[7]),
        .I5(or_ln134_61_fu_10400_p3[5]),
        .O(\xor_ln124_92_reg_33389_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[0]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [0]),
        .I2(x_assign_88_reg_33407[0]),
        .I3(x_assign_93_reg_33445[0]),
        .I4(or_ln134_62_fu_10406_p3[0]),
        .I5(x_assign_93_reg_33445[4]),
        .O(\reg_2454_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[1]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [1]),
        .I2(x_assign_88_reg_33407[1]),
        .I3(x_assign_93_reg_33445[1]),
        .I4(or_ln134_62_fu_10406_p3[1]),
        .I5(x_assign_93_reg_33445[5]),
        .O(\reg_2454_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[2]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [2]),
        .I2(x_assign_88_reg_33407[2]),
        .I3(x_assign_93_reg_33445[2]),
        .I4(or_ln134_62_fu_10406_p3[2]),
        .I5(or_ln134_61_fu_10400_p3[0]),
        .O(\reg_2454_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[3]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [3]),
        .I2(x_assign_88_reg_33407[3]),
        .I3(x_assign_93_reg_33445[3]),
        .I4(or_ln134_62_fu_10406_p3[3]),
        .I5(or_ln134_61_fu_10400_p3[1]),
        .O(\reg_2454_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[4]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [4]),
        .I2(x_assign_88_reg_33407[4]),
        .I3(or_ln134_61_fu_10400_p3[4]),
        .I4(or_ln134_62_fu_10406_p3[4]),
        .I5(or_ln134_61_fu_10400_p3[2]),
        .O(\reg_2454_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[5]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [5]),
        .I2(x_assign_88_reg_33407[5]),
        .I3(or_ln134_61_fu_10400_p3[5]),
        .I4(or_ln134_62_fu_10406_p3[5]),
        .I5(or_ln134_61_fu_10400_p3[3]),
        .O(\reg_2454_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[6]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [6]),
        .I2(x_assign_88_reg_33407[6]),
        .I3(x_assign_93_reg_33445[4]),
        .I4(or_ln134_62_fu_10406_p3[6]),
        .I5(or_ln134_61_fu_10400_p3[4]),
        .O(\reg_2454_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_134_reg_33506[7]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(\xor_ln124_134_reg_33506_reg[7]_0 [7]),
        .I2(x_assign_88_reg_33407[7]),
        .I3(x_assign_93_reg_33445[5]),
        .I4(or_ln134_62_fu_10406_p3[7]),
        .I5(or_ln134_61_fu_10400_p3[5]),
        .O(\reg_2454_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[0]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [0]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I2(x_assign_78_reg_33547[0]),
        .I3(\xor_ln124_139_reg_33679[0]_i_2_n_0 ),
        .I4(q1_reg_i_123_0[0]),
        .I5(q6_reg_i_58_1[0]),
        .O(\reg_2412_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[0]_i_2 
       (.I0(x_assign_76_reg_33531[4]),
        .I1(or_ln134_52_fu_11346_p3[0]),
        .I2(x_assign_98_reg_33617[7]),
        .I3(or_ln134_63_fu_11516_p3[0]),
        .I4(x_assign_98_reg_33617[0]),
        .I5(or_ln134_66_fu_11534_p3[0]),
        .O(\xor_ln124_139_reg_33679[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[1]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [1]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I2(x_assign_78_reg_33547[1]),
        .I3(\xor_ln124_139_reg_33679[1]_i_2_n_0 ),
        .I4(q1_reg_i_123_0[1]),
        .I5(q6_reg_i_58_1[1]),
        .O(\reg_2412_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[1]_i_2 
       (.I0(x_assign_76_reg_33531[5]),
        .I1(or_ln134_52_fu_11346_p3[1]),
        .I2(x_assign_98_reg_33617[0]),
        .I3(or_ln134_63_fu_11516_p3[1]),
        .I4(x_assign_98_reg_33617[1]),
        .I5(x_assign_96_reg_33595[0]),
        .O(\xor_ln124_139_reg_33679[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[4]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [4]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I2(x_assign_78_reg_33547[4]),
        .I3(\xor_ln124_139_reg_33679[4]_i_2_n_0 ),
        .I4(q1_reg_i_123_0[4]),
        .I5(or_ln134_52_fu_11346_p3[6]),
        .O(\reg_2412_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[4]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[2]),
        .I1(or_ln134_52_fu_11346_p3[4]),
        .I2(\xor_ln124_139_reg_33679_reg[4] [2]),
        .I3(or_ln134_63_fu_11516_p3[4]),
        .I4(x_assign_98_reg_33617[4]),
        .I5(or_ln134_66_fu_11534_p3[4]),
        .O(\xor_ln124_139_reg_33679[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[6]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [6]),
        .I1(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I2(x_assign_78_reg_33547[6]),
        .I3(\xor_ln124_139_reg_33679[6]_i_2_n_0 ),
        .I4(q1_reg_i_123_0[6]),
        .I5(or_ln134_52_fu_11346_p3[0]),
        .O(\reg_2412_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_139_reg_33679[6]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[4]),
        .I1(or_ln134_52_fu_11346_p3[6]),
        .I2(x_assign_98_reg_33617[5]),
        .I3(or_ln134_63_fu_11516_p3[6]),
        .I4(x_assign_98_reg_33617[6]),
        .I5(or_ln134_66_fu_11534_p3[6]),
        .O(\xor_ln124_139_reg_33679[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[2]_i_1 
       (.I0(q2_reg_i_86__0_0[2]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I2(x_assign_76_reg_33531[2]),
        .I3(\xor_ln124_141_reg_33689[2]_i_2_n_0 ),
        .I4(\xor_ln124_396_reg_36216_reg[7] [2]),
        .I5(x_assign_81_reg_33569[2]),
        .O(\xor_ln124_77_reg_33017_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_33689[2]_i_2 
       (.I0(or_ln134_51_fu_11340_p3[0]),
        .I1(or_ln134_52_fu_11346_p3[2]),
        .I2(or_ln134_65_fu_11528_p3[2]),
        .I3(or_ln134_66_fu_11534_p3[1]),
        .I4(x_assign_98_reg_33617[2]),
        .I5(x_assign_96_reg_33595[1]),
        .O(\xor_ln124_141_reg_33689[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[0]_i_1 
       (.I0(\xor_ln124_155_reg_34055_reg[7] [0]),
        .I1(q1_reg_1[7]),
        .I2(q2_reg_0[6]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[0]),
        .I5(q2_reg_0[7]),
        .O(\xor_ln124_131_reg_33491_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[1]_i_1 
       (.I0(\xor_ln124_155_reg_34055_reg[7] [1]),
        .I1(q1_reg_1[0]),
        .I2(q2_reg_0[7]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I4(DOBDO[1]),
        .I5(q2_reg_0[0]),
        .O(\xor_ln124_131_reg_33491_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_155_reg_34055[2]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(\xor_ln124_155_reg_34055[2]_i_2_n_0 ),
        .I2(DOBDO[2]),
        .I3(\xor_ln124_155_reg_34055_reg[7] [2]),
        .I4(q2_reg_0[1]),
        .O(\xor_ln124_131_reg_33491_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[2]_i_2 
       (.I0(q1_reg_1[1]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [0]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[0]),
        .O(\xor_ln124_155_reg_34055[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[3]_i_2 
       (.I0(q1_reg_1[2]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[1]),
        .O(q1_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[4]_i_2 
       (.I0(q1_reg_1[3]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[2]),
        .O(q1_reg_8));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[5]_i_2 
       (.I0(q2_reg_0[4]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[3]),
        .I4(DOBDO[5]),
        .I5(q1_reg_1[4]),
        .O(q2_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[6]_i_1 
       (.I0(\xor_ln124_155_reg_34055_reg[7] [3]),
        .I1(q1_reg_1[5]),
        .I2(q2_reg_0[4]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I4(DOBDO[6]),
        .I5(q2_reg_0[5]),
        .O(\xor_ln124_131_reg_33491_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_155_reg_34055[7]_i_1 
       (.I0(\xor_ln124_155_reg_34055_reg[7] [4]),
        .I1(q1_reg_1[6]),
        .I2(q2_reg_0[5]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [5]),
        .I4(DOBDO[7]),
        .I5(q2_reg_0[6]),
        .O(\xor_ln124_131_reg_33491_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_156_reg_34061[5]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[3]),
        .I2(\xor_ln124_156_reg_34061_reg[5] ),
        .O(q2_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[0]_i_1 
       (.I0(\xor_ln124_157_reg_34067_reg[7] [0]),
        .I1(q1_reg_1[7]),
        .I2(DOBDO[6]),
        .I3(q1_reg_1[6]),
        .I4(q2_reg_0[7]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [0]),
        .O(\xor_ln124_133_reg_33501_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[1]_i_1 
       (.I0(\xor_ln124_157_reg_34067_reg[7] [1]),
        .I1(q1_reg_1[0]),
        .I2(DOBDO[7]),
        .I3(q1_reg_1[7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [1]),
        .O(\xor_ln124_133_reg_33501_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_157_reg_34067[2]_i_1 
       (.I0(\xor_ln124_157_reg_34067[2]_i_2_n_0 ),
        .I1(\xor_ln124_157_reg_34067_reg[7] [2]),
        .I2(q2_reg_0[7]),
        .O(\xor_ln124_133_reg_33501_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[2]_i_2 
       (.I0(q2_reg_0[1]),
        .I1(q1_reg_7[0]),
        .I2(q1_reg_1[0]),
        .I3(q1_reg_1[6]),
        .I4(\xor_ln124_380_reg_36258_reg[2] ),
        .I5(\xor_ln124_348_reg_35927_reg[7] [2]),
        .O(\xor_ln124_157_reg_34067[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_157_reg_34067[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_380_reg_36258_reg[3] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I3(\xor_ln124_157_reg_34067_reg[7] [3]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_133_reg_33501_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_157_reg_34067[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_380_reg_36258_reg[4] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I3(\xor_ln124_157_reg_34067_reg[7] [4]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_133_reg_33501_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_157_reg_34067[5]_i_1 
       (.I0(\xor_ln124_157_reg_34067_reg[7] [5]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[5] ),
        .O(\xor_ln124_133_reg_33501_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[6]_i_1 
       (.I0(\xor_ln124_157_reg_34067_reg[7] [6]),
        .I1(q1_reg_1[5]),
        .I2(DOBDO[4]),
        .I3(q1_reg_1[4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(\xor_ln124_133_reg_33501_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_34067[7]_i_1 
       (.I0(\xor_ln124_157_reg_34067_reg[7] [7]),
        .I1(q1_reg_1[6]),
        .I2(DOBDO[5]),
        .I3(q1_reg_1[5]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [7]),
        .O(\xor_ln124_133_reg_33501_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_158_reg_34073[5]_i_1 
       (.I0(\xor_ln124_158_reg_34073_reg[5] ),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_349_reg_35933_reg[5]_0 ),
        .O(\xor_ln124_134_reg_33506_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[0]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [0]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [0]),
        .I2(x_assign_117_reg_33781[6]),
        .I3(x_assign_114_reg_33759[4]),
        .I4(\xor_ln124_164_reg_33832_reg[3] [0]),
        .I5(x_assign_114_reg_33759[0]),
        .O(\xor_ln124_124_reg_33725_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[1]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [1]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [1]),
        .I2(x_assign_117_reg_33781[7]),
        .I3(x_assign_114_reg_33759[5]),
        .I4(\xor_ln124_164_reg_33832_reg[3] [1]),
        .I5(x_assign_114_reg_33759[1]),
        .O(\xor_ln124_124_reg_33725_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[2]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [2]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [2]),
        .I2(\xor_ln124_166_reg_33842_reg[5] [0]),
        .I3(or_ln134_78_fu_12678_p3[0]),
        .I4(\xor_ln124_164_reg_33832_reg[3] [2]),
        .I5(x_assign_114_reg_33759[2]),
        .O(\xor_ln124_124_reg_33725_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[3]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [3]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [3]),
        .I2(\xor_ln124_166_reg_33842_reg[5] [1]),
        .I3(or_ln134_78_fu_12678_p3[1]),
        .I4(\xor_ln124_164_reg_33832_reg[3] [3]),
        .I5(x_assign_114_reg_33759[3]),
        .O(\xor_ln124_124_reg_33725_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[4]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [4]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [4]),
        .I2(\xor_ln124_166_reg_33842_reg[5] [2]),
        .I3(or_ln134_78_fu_12678_p3[2]),
        .I4(or_ln134_76_fu_12666_p3[2]),
        .I5(or_ln134_78_fu_12678_p3[4]),
        .O(\xor_ln124_124_reg_33725_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[5]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [5]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [5]),
        .I2(\xor_ln124_166_reg_33842_reg[5] [3]),
        .I3(or_ln134_78_fu_12678_p3[3]),
        .I4(or_ln134_76_fu_12666_p3[3]),
        .I5(or_ln134_78_fu_12678_p3[5]),
        .O(\xor_ln124_124_reg_33725_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[6]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [6]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [6]),
        .I2(x_assign_117_reg_33781[4]),
        .I3(or_ln134_78_fu_12678_p3[4]),
        .I4(or_ln134_76_fu_12666_p3[0]),
        .I5(x_assign_114_reg_33759[4]),
        .O(\xor_ln124_124_reg_33725_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_164_reg_33832[7]_i_1 
       (.I0(\xor_ln124_164_reg_33832_reg[7] [7]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [7]),
        .I2(x_assign_117_reg_33781[5]),
        .I3(or_ln134_78_fu_12678_p3[5]),
        .I4(or_ln134_76_fu_12666_p3[1]),
        .I5(x_assign_114_reg_33759[5]),
        .O(\xor_ln124_124_reg_33725_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[0]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [0]),
        .I2(x_assign_117_reg_33781[0]),
        .I3(x_assign_112_reg_33743[0]),
        .I4(x_assign_117_reg_33781[6]),
        .I5(x_assign_114_reg_33759[4]),
        .O(\reg_2428_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[1]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [1]),
        .I2(x_assign_117_reg_33781[1]),
        .I3(x_assign_112_reg_33743[1]),
        .I4(x_assign_117_reg_33781[7]),
        .I5(x_assign_114_reg_33759[5]),
        .O(\reg_2428_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[2]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [2]),
        .I2(x_assign_117_reg_33781[2]),
        .I3(x_assign_112_reg_33743[2]),
        .I4(\xor_ln124_166_reg_33842_reg[5] [0]),
        .I5(or_ln134_78_fu_12678_p3[0]),
        .O(\reg_2428_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[3]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [3]),
        .I2(x_assign_117_reg_33781[3]),
        .I3(x_assign_112_reg_33743[3]),
        .I4(\xor_ln124_166_reg_33842_reg[5] [1]),
        .I5(or_ln134_78_fu_12678_p3[1]),
        .O(\reg_2428_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[4]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [4]),
        .I2(x_assign_117_reg_33781[4]),
        .I3(or_ln134_75_fu_12660_p3[0]),
        .I4(\xor_ln124_166_reg_33842_reg[5] [2]),
        .I5(or_ln134_78_fu_12678_p3[2]),
        .O(\reg_2428_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[5]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [5]),
        .I2(x_assign_117_reg_33781[5]),
        .I3(or_ln134_75_fu_12660_p3[1]),
        .I4(\xor_ln124_166_reg_33842_reg[5] [3]),
        .I5(or_ln134_78_fu_12678_p3[3]),
        .O(\reg_2428_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[6]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [6]),
        .I2(x_assign_117_reg_33781[6]),
        .I3(x_assign_112_reg_33743[4]),
        .I4(x_assign_117_reg_33781[4]),
        .I5(or_ln134_78_fu_12678_p3[4]),
        .O(\reg_2428_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_166_reg_33842[7]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(\xor_ln124_166_reg_33842_reg[7]_0 [7]),
        .I2(x_assign_117_reg_33781[7]),
        .I3(x_assign_112_reg_33743[5]),
        .I4(x_assign_117_reg_33781[5]),
        .I5(or_ln134_78_fu_12678_p3[5]),
        .O(\reg_2428_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[0]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [0]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [0]),
        .I2(x_assign_102_reg_33883[0]),
        .I3(\xor_ln124_171_reg_34015[0]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[6]),
        .I5(x_assign_103_reg_33889[6]),
        .O(\reg_2412_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[0]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(x_assign_103_reg_33889[0]),
        .I2(x_assign_121_reg_33937),
        .I3(or_ln134_80_fu_13794_p3[0]),
        .I4(or_ln134_82_fu_13806_p3[1]),
        .I5(or_ln134_80_fu_13794_p3[1]),
        .O(\xor_ln124_171_reg_34015[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[1]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [1]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [1]),
        .I2(x_assign_102_reg_33883[1]),
        .I3(\xor_ln124_171_reg_34015[1]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[7]),
        .I5(x_assign_103_reg_33889[7]),
        .O(\reg_2412_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[1]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(x_assign_103_reg_33889[1]),
        .I2(or_ln134_79_fu_13788_p3[0]),
        .I3(or_ln134_80_fu_13794_p3[1]),
        .I4(\xor_ln124_173_reg_34025_reg[3]_0 [0]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_1 [0]),
        .O(\xor_ln124_171_reg_34015[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[3]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [3]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [3]),
        .I2(x_assign_102_reg_33883[3]),
        .I3(\xor_ln124_171_reg_34015[3]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [1]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [1]),
        .O(\reg_2412_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[3]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(x_assign_103_reg_33889[3]),
        .I2(or_ln134_79_fu_13788_p3[2]),
        .I3(or_ln134_80_fu_13794_p3[3]),
        .I4(\xor_ln124_173_reg_34025_reg[3]_0 [2]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_1 [2]),
        .O(\xor_ln124_171_reg_34015[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[4]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [4]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [4]),
        .I2(or_ln134_70_fu_13630_p3[4]),
        .I3(\xor_ln124_171_reg_34015[4]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [2]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [2]),
        .O(\reg_2412_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[4]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(x_assign_103_reg_33889[4]),
        .I2(or_ln134_79_fu_13788_p3[3]),
        .I3(or_ln134_80_fu_13794_p3[4]),
        .I4(or_ln134_82_fu_13806_p3[5]),
        .I5(or_ln134_80_fu_13794_p3[5]),
        .O(\xor_ln124_171_reg_34015[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[5]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [5]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [5]),
        .I2(or_ln134_70_fu_13630_p3[5]),
        .I3(\xor_ln124_171_reg_34015[5]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [3]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [3]),
        .O(\reg_2412_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[5]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(x_assign_103_reg_33889[5]),
        .I2(or_ln134_79_fu_13788_p3[4]),
        .I3(or_ln134_80_fu_13794_p3[5]),
        .I4(or_ln134_82_fu_13806_p3[6]),
        .I5(or_ln134_80_fu_13794_p3[6]),
        .O(\xor_ln124_171_reg_34015[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[7]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [7]),
        .I1(\xor_ln124_171_reg_34015_reg[7]_1 [7]),
        .I2(x_assign_102_reg_33883[5]),
        .I3(\xor_ln124_171_reg_34015[7]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[5]),
        .I5(x_assign_103_reg_33889[5]),
        .O(\reg_2412_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_171_reg_34015[7]_i_2 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(x_assign_103_reg_33889[7]),
        .I2(or_ln134_79_fu_13788_p3[6]),
        .I3(or_ln134_80_fu_13794_p3[7]),
        .I4(or_ln134_82_fu_13806_p3[0]),
        .I5(or_ln134_80_fu_13794_p3[0]),
        .O(\xor_ln124_171_reg_34015[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[0]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [0]),
        .I1(q0_reg_i_43__0_0[0]),
        .I2(x_assign_100_reg_33867[0]),
        .I3(\xor_ln124_173_reg_34025[0]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[6]),
        .I5(x_assign_103_reg_33889[6]),
        .O(\reg_2419_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[0]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(\xor_ln124_173_reg_34025_reg[3] [0]),
        .I2(x_assign_123_reg_33969[4]),
        .I3(or_ln134_82_fu_13806_p3[0]),
        .I4(or_ln134_82_fu_13806_p3[1]),
        .I5(or_ln134_80_fu_13794_p3[1]),
        .O(\xor_ln124_173_reg_34025[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[2]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [2]),
        .I1(q0_reg_i_43__0_0[2]),
        .I2(x_assign_100_reg_33867[2]),
        .I3(\xor_ln124_173_reg_34025[2]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [0]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [0]),
        .O(\reg_2419_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[2]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(\xor_ln124_173_reg_34025_reg[3] [2]),
        .I2(\xor_ln124_173_reg_34025_reg[4] [0]),
        .I3(or_ln134_82_fu_13806_p3[2]),
        .I4(\xor_ln124_173_reg_34025_reg[3]_0 [1]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_1 [1]),
        .O(\xor_ln124_173_reg_34025[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[3]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [3]),
        .I1(q0_reg_i_43__0_0[3]),
        .I2(x_assign_100_reg_33867[3]),
        .I3(\xor_ln124_173_reg_34025[3]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [1]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [1]),
        .O(\reg_2419_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[3]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(\xor_ln124_173_reg_34025_reg[3] [3]),
        .I2(\xor_ln124_173_reg_34025_reg[4] [1]),
        .I3(or_ln134_82_fu_13806_p3[3]),
        .I4(\xor_ln124_173_reg_34025_reg[3]_0 [2]),
        .I5(\xor_ln124_173_reg_34025_reg[3]_1 [2]),
        .O(\xor_ln124_173_reg_34025[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[4]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [4]),
        .I1(q0_reg_i_43__0_0[4]),
        .I2(x_assign_100_reg_33867[4]),
        .I3(\xor_ln124_173_reg_34025[4]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [2]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [2]),
        .O(\reg_2419_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[4]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(or_ln134_69_fu_13624_p3[6]),
        .I2(\xor_ln124_173_reg_34025_reg[4] [2]),
        .I3(or_ln134_82_fu_13806_p3[4]),
        .I4(or_ln134_82_fu_13806_p3[5]),
        .I5(or_ln134_80_fu_13794_p3[5]),
        .O(\xor_ln124_173_reg_34025[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[5]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [5]),
        .I1(q0_reg_i_43__0_0[5]),
        .I2(x_assign_100_reg_33867[5]),
        .I3(\xor_ln124_173_reg_34025[5]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_34025_reg[5] [3]),
        .I5(\xor_ln124_173_reg_34025_reg[5]_0 [3]),
        .O(\reg_2419_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[5]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(or_ln134_69_fu_13624_p3[7]),
        .I2(x_assign_123_reg_33969[1]),
        .I3(or_ln134_82_fu_13806_p3[5]),
        .I4(or_ln134_82_fu_13806_p3[6]),
        .I5(or_ln134_80_fu_13794_p3[6]),
        .O(\xor_ln124_173_reg_34025[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[6]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [6]),
        .I1(q0_reg_i_43__0_0[6]),
        .I2(x_assign_100_reg_33867[6]),
        .I3(\xor_ln124_173_reg_34025[6]_i_2_n_0 ),
        .I4(x_assign_100_reg_33867[4]),
        .I5(x_assign_103_reg_33889[4]),
        .O(\reg_2419_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_34025[6]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(or_ln134_69_fu_13624_p3[0]),
        .I2(x_assign_123_reg_33969[2]),
        .I3(or_ln134_82_fu_13806_p3[6]),
        .I4(or_ln134_82_fu_13806_p3[7]),
        .I5(or_ln134_80_fu_13794_p3[7]),
        .O(\xor_ln124_173_reg_34025[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[0]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_187_reg_34330_reg[7] [0]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .O(q0_reg_3[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[1]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q1_reg_0[0]),
        .I2(\xor_ln124_187_reg_34330_reg[7] [1]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [1]),
        .O(q0_reg_3[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_187_reg_34330[2]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(\xor_ln124_187_reg_34330_reg[2] ),
        .I2(q0_reg_0[1]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[7]),
        .O(q0_reg_3[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_187_reg_34330[3]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\xor_ln124_187_reg_34330_reg[3] ),
        .I2(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[2]),
        .O(q0_reg_3[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_187_reg_34330[4]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_187_reg_34330_reg[4] ),
        .I2(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[3]),
        .O(q0_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_187_reg_34330[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_187_reg_34330_reg[5] ),
        .O(q0_reg_3[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[6]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_187_reg_34330_reg[7] [2]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [4]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .O(q0_reg_3[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_187_reg_34330[7]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q1_reg_0[6]),
        .I2(\xor_ln124_187_reg_34330_reg[7] [3]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q0_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_188_reg_34336[5]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .I2(\xor_ln124_188_reg_34336_reg[5] ),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[0]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [0]),
        .I1(q0_reg_0[7]),
        .I2(q1_reg_0[6]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I4(q1_reg_0[7]),
        .I5(\xor_ln124_189_reg_34342_reg[7] [0]),
        .O(q0_reg_6[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[1]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [1]),
        .I1(q0_reg_0[0]),
        .I2(q1_reg_0[7]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I4(q1_reg_0[0]),
        .I5(\xor_ln124_189_reg_34342_reg[7] [1]),
        .O(q0_reg_6[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_34342[2]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\xor_ln124_189_reg_34342[2]_i_2_n_0 ),
        .I2(\xor_ln124_189_reg_34342_reg[7] [2]),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [2]),
        .O(q0_reg_6[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[2]_i_2 
       (.I0(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I2(q1_reg_0[6]),
        .I3(q0_reg_0[1]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[1]),
        .O(\xor_ln124_189_reg_34342[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_34342[3]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(\xor_ln124_189_reg_34342_reg[3] ),
        .I2(\xor_ln124_189_reg_34342_reg[7] [3]),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [3]),
        .O(q0_reg_6[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_34342[4]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(\xor_ln124_189_reg_34342_reg[4] ),
        .I2(\xor_ln124_189_reg_34342_reg[7] [4]),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [4]),
        .O(q0_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_189_reg_34342[5]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_189_reg_34342_reg[5] ),
        .O(q0_reg_6[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[6]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I1(q0_reg_0[5]),
        .I2(q1_reg_0[4]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I4(q1_reg_0[5]),
        .I5(\xor_ln124_189_reg_34342_reg[7] [5]),
        .O(q0_reg_6[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_34342[7]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I1(q0_reg_0[6]),
        .I2(q1_reg_0[5]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .I4(q1_reg_0[6]),
        .I5(\xor_ln124_189_reg_34342_reg[7] [6]),
        .O(q0_reg_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_190_reg_34348[2]_i_1 
       (.I0(\xor_ln124_254_reg_34905_reg[2] ),
        .I1(\xor_ln124_190_reg_34348_reg[2] ),
        .I2(q1_reg_0[6]),
        .I3(q0_reg_0[2]),
        .O(q1_reg_19[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_190_reg_34348[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .I2(\xor_ln124_190_reg_34348_reg[5] ),
        .O(q1_reg_19[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[0]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [0]),
        .I2(x_assign_139_reg_34101[0]),
        .I3(x_assign_138_reg_34095[0]),
        .I4(x_assign_138_reg_34095[4]),
        .I5(or_ln134_93_fu_14944_p3[0]),
        .O(\reg_2446_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[1]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [1]),
        .I2(x_assign_139_reg_34101[1]),
        .I3(x_assign_138_reg_34095[1]),
        .I4(x_assign_138_reg_34095[5]),
        .I5(or_ln134_93_fu_14944_p3[1]),
        .O(\reg_2446_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[2]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [2]),
        .I2(x_assign_139_reg_34101[2]),
        .I3(x_assign_138_reg_34095[2]),
        .I4(or_ln134_94_fu_14950_p3[0]),
        .I5(or_ln134_93_fu_14944_p3[2]),
        .O(\reg_2446_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[3]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [3]),
        .I2(x_assign_139_reg_34101[3]),
        .I3(x_assign_138_reg_34095[3]),
        .I4(or_ln134_94_fu_14950_p3[1]),
        .I5(or_ln134_93_fu_14944_p3[3]),
        .O(\reg_2446_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[4]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [4]),
        .I2(x_assign_139_reg_34101[4]),
        .I3(or_ln134_94_fu_14950_p3[4]),
        .I4(or_ln134_94_fu_14950_p3[2]),
        .I5(or_ln134_93_fu_14944_p3[4]),
        .O(\reg_2446_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[5]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [5]),
        .I2(x_assign_139_reg_34101[5]),
        .I3(or_ln134_94_fu_14950_p3[5]),
        .I4(or_ln134_94_fu_14950_p3[3]),
        .I5(or_ln134_93_fu_14944_p3[5]),
        .O(\reg_2446_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[6]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [6]),
        .I2(x_assign_139_reg_34101[6]),
        .I3(x_assign_138_reg_34095[4]),
        .I4(or_ln134_94_fu_14950_p3[4]),
        .I5(or_ln134_93_fu_14944_p3[6]),
        .O(\reg_2446_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_196_reg_34169[7]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(\xor_ln124_196_reg_34169_reg[7] [7]),
        .I2(x_assign_139_reg_34101[7]),
        .I3(x_assign_138_reg_34095[5]),
        .I4(or_ln134_94_fu_14950_p3[5]),
        .I5(or_ln134_93_fu_14944_p3[7]),
        .O(\reg_2446_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[0]_i_1 
       (.I0(x_assign_144_reg_34270[0]),
        .I1(q2_reg_1[6]),
        .I2(x_assign_126_reg_34207[0]),
        .I3(\xor_ln124_203_reg_34306_reg[0] ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_0 [0]),
        .I5(\xor_ln124_203_reg_34306_reg[7]_1 [0]),
        .O(\x_assign_144_reg_34270_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[1]_i_1 
       (.I0(x_assign_144_reg_34270[1]),
        .I1(q2_reg_1[7]),
        .I2(x_assign_126_reg_34207[1]),
        .I3(\xor_ln124_203_reg_34306_reg[1] ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_0 [1]),
        .I5(\xor_ln124_203_reg_34306_reg[7]_1 [1]),
        .O(\x_assign_144_reg_34270_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_203_reg_34306[2]_i_1 
       (.I0(\xor_ln124_203_reg_34306_reg[2] ),
        .I1(\xor_ln124_203_reg_34306[2]_i_3_n_0 ),
        .I2(or_ln134_84_fu_15659_p3[0]),
        .I3(q2_reg_1[7]),
        .O(\x_assign_144_reg_34270_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[2]_i_3 
       (.I0(x_assign_126_reg_34207[2]),
        .I1(\xor_ln124_203_reg_34306_reg[7]_1 [2]),
        .I2(q2_reg_1[0]),
        .I3(q2_reg_1[6]),
        .I4(x_assign_127_reg_34213[2]),
        .I5(or_ln134_83_fu_15653_p3[2]),
        .O(\xor_ln124_203_reg_34306[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_203_reg_34306[3]_i_1 
       (.I0(\xor_ln124_203_reg_34306_reg[3] ),
        .I1(\xor_ln124_203_reg_34306[3]_i_3_n_0 ),
        .I2(or_ln134_84_fu_15659_p3[1]),
        .I3(q2_reg_1[2]),
        .O(\x_assign_144_reg_34270_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[3]_i_3 
       (.I0(x_assign_126_reg_34207[3]),
        .I1(\xor_ln124_203_reg_34306_reg[7]_1 [3]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[6]),
        .I4(x_assign_127_reg_34213[3]),
        .I5(or_ln134_83_fu_15653_p3[3]),
        .O(\xor_ln124_203_reg_34306[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_203_reg_34306[4]_i_1 
       (.I0(\xor_ln124_203_reg_34306_reg[4] ),
        .I1(\xor_ln124_203_reg_34306[4]_i_3_n_0 ),
        .I2(or_ln134_84_fu_15659_p3[2]),
        .I3(q2_reg_1[3]),
        .O(\x_assign_144_reg_34270_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[4]_i_3 
       (.I0(x_assign_126_reg_34207[4]),
        .I1(\xor_ln124_203_reg_34306_reg[7]_1 [4]),
        .I2(q2_reg_1[2]),
        .I3(q2_reg_1[6]),
        .I4(or_ln134_84_fu_15659_p3[3]),
        .I5(or_ln134_83_fu_15653_p3[4]),
        .O(\xor_ln124_203_reg_34306[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_203_reg_34306[5]_i_1 
       (.I0(\xor_ln124_203_reg_34306[5]_i_2_n_0 ),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_203_reg_34306_reg[5] ),
        .O(\x_assign_144_reg_34270_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[5]_i_2 
       (.I0(x_assign_144_reg_34270[2]),
        .I1(q2_reg_1[3]),
        .I2(x_assign_126_reg_34207[5]),
        .I3(or_ln134_84_fu_15659_p3[4]),
        .I4(\xor_ln124_203_reg_34306_reg[7]_0 [2]),
        .I5(\xor_ln124_203_reg_34306_reg[7]_1 [5]),
        .O(\xor_ln124_203_reg_34306[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[6]_i_1 
       (.I0(x_assign_144_reg_34270[3]),
        .I1(q2_reg_1[4]),
        .I2(x_assign_126_reg_34207[6]),
        .I3(\xor_ln124_203_reg_34306_reg[6] ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_0 [3]),
        .I5(\xor_ln124_203_reg_34306_reg[7]_1 [6]),
        .O(\x_assign_144_reg_34270_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_203_reg_34306[7]_i_1 
       (.I0(x_assign_144_reg_34270[4]),
        .I1(q2_reg_1[5]),
        .I2(x_assign_126_reg_34207[7]),
        .I3(\xor_ln124_203_reg_34306_reg[7] ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_0 [4]),
        .I5(\xor_ln124_203_reg_34306_reg[7]_1 [7]),
        .O(\x_assign_144_reg_34270_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[2]_i_3 
       (.I0(\xor_ln124_206_reg_34324_reg[5]_1 [0]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I2(q2_reg_1[6]),
        .I3(q2_reg_1[0]),
        .I4(x_assign_126_reg_34207[2]),
        .I5(x_assign_127_reg_34213[2]),
        .O(\trunc_ln134_217_reg_34235_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[3]_i_3 
       (.I0(\xor_ln124_206_reg_34324_reg[5]_1 [1]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I2(q2_reg_1[6]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_126_reg_34207[3]),
        .I5(x_assign_127_reg_34213[3]),
        .O(\trunc_ln134_217_reg_34235_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_34312[4]_i_3 
       (.I0(\xor_ln124_206_reg_34324_reg[5]_1 [2]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I2(q2_reg_1[6]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_126_reg_34207[4]),
        .I5(or_ln134_84_fu_15659_p3[3]),
        .O(\trunc_ln134_217_reg_34235_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_34324[5]_i_2 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [5]),
        .I1(\xor_ln124_206_reg_34324_reg[5]_0 [3]),
        .I2(x_assign_129_reg_34229[5]),
        .I3(or_ln134_83_fu_15653_p3[6]),
        .I4(\xor_ln124_206_reg_34324_reg[5]_1 [3]),
        .I5(q0_reg_i_9__0_2[5]),
        .O(\reg_2505_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[0]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [0]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .O(q0_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[1]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q1_reg_0[0]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [1]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [1]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34611[2]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(\xor_ln124_219_reg_34611_reg[2] ),
        .I2(q0_reg_0[1]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[7]),
        .O(q0_reg_5[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34611[3]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\xor_ln124_219_reg_34611_reg[3] ),
        .I2(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[2]),
        .O(q0_reg_5[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_219_reg_34611[4]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_219_reg_34611_reg[4] ),
        .I2(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[3]),
        .O(q0_reg_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_219_reg_34611[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_219_reg_34611_reg[5] ),
        .O(q0_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[6]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [2]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [4]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .O(q0_reg_5[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_219_reg_34611[7]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q1_reg_0[6]),
        .I2(\xor_ln124_219_reg_34611_reg[7] [3]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(q0_reg_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_220_reg_34617[5]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .I2(\xor_ln124_220_reg_34617_reg[5] ),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34623[0]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7]_0 [0]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [0]),
        .O(\xor_ln124_197_reg_34174_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34623[1]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7]_0 [1]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [1]),
        .O(\xor_ln124_197_reg_34174_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_221_reg_34623[2]_i_1 
       (.I0(\xor_ln124_253_reg_34899[2]_i_2_n_0 ),
        .I1(\xor_ln124_221_reg_34623_reg[7]_0 [2]),
        .I2(q1_reg_0[0]),
        .O(\xor_ln124_197_reg_34174_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_221_reg_34623[5]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7]_0 [3]),
        .I1(q0_reg_0[4]),
        .I2(\xor_ln124_253_reg_34899[5]_i_2_n_0 ),
        .O(\xor_ln124_197_reg_34174_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34623[6]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7]_0 [4]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I2(q1_reg_0[5]),
        .I3(q1_reg_0[4]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [6]),
        .O(\xor_ln124_197_reg_34174_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_34623[7]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7]_0 [5]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .I2(q1_reg_0[6]),
        .I3(q1_reg_0[5]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [7]),
        .O(\xor_ln124_197_reg_34174_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_222_reg_34629[5]_i_1 
       (.I0(q2_reg_31[5]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_222_reg_34629_reg[5] ),
        .O(\xor_ln124_198_reg_34180_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[0]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [0]),
        .I2(or_ln134_110_fu_17699_p3[0]),
        .I3(x_assign_165_reg_34432[4]),
        .I4(\xor_ln124_228_reg_34532_reg[3] [0]),
        .I5(x_assign_163_reg_34416[0]),
        .O(\reg_2446_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[1]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [1]),
        .I2(or_ln134_110_fu_17699_p3[1]),
        .I3(x_assign_165_reg_34432[5]),
        .I4(\xor_ln124_228_reg_34532_reg[3] [1]),
        .I5(x_assign_163_reg_34416[1]),
        .O(\reg_2446_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[2]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [2]),
        .I2(or_ln134_110_fu_17699_p3[2]),
        .I3(or_ln134_109_fu_17693_p3[0]),
        .I4(\xor_ln124_228_reg_34532_reg[3] [2]),
        .I5(x_assign_163_reg_34416[2]),
        .O(\reg_2446_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[3]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [3]),
        .I2(or_ln134_110_fu_17699_p3[3]),
        .I3(or_ln134_109_fu_17693_p3[1]),
        .I4(\xor_ln124_228_reg_34532_reg[3] [3]),
        .I5(x_assign_163_reg_34416[3]),
        .O(\reg_2446_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[4]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [4]),
        .I2(or_ln134_110_fu_17699_p3[4]),
        .I3(or_ln134_109_fu_17693_p3[2]),
        .I4(or_ln134_110_fu_17699_p3[6]),
        .I5(x_assign_163_reg_34416[4]),
        .O(\reg_2446_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[5]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [5]),
        .I2(or_ln134_110_fu_17699_p3[5]),
        .I3(or_ln134_109_fu_17693_p3[3]),
        .I4(or_ln134_110_fu_17699_p3[7]),
        .I5(x_assign_163_reg_34416[5]),
        .O(\reg_2446_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[6]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [6]),
        .I2(or_ln134_110_fu_17699_p3[6]),
        .I3(or_ln134_109_fu_17693_p3[4]),
        .I4(or_ln134_110_fu_17699_p3[0]),
        .I5(x_assign_163_reg_34416[6]),
        .O(\reg_2446_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_228_reg_34532[7]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(\xor_ln124_228_reg_34532_reg[7]_0 [7]),
        .I2(or_ln134_110_fu_17699_p3[7]),
        .I3(or_ln134_109_fu_17693_p3[5]),
        .I4(or_ln134_110_fu_17699_p3[1]),
        .I5(x_assign_163_reg_34416[7]),
        .O(\reg_2446_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[0]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [0]),
        .I2(or_ln134_110_fu_17699_p3[0]),
        .I3(x_assign_165_reg_34432[4]),
        .I4(x_assign_165_reg_34432[0]),
        .I5(x_assign_160_reg_34394[0]),
        .O(\reg_2454_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[1]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [1]),
        .I2(or_ln134_110_fu_17699_p3[1]),
        .I3(x_assign_165_reg_34432[5]),
        .I4(x_assign_165_reg_34432[1]),
        .I5(x_assign_160_reg_34394[1]),
        .O(\reg_2454_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[2]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [2]),
        .I2(or_ln134_110_fu_17699_p3[2]),
        .I3(or_ln134_109_fu_17693_p3[0]),
        .I4(x_assign_165_reg_34432[2]),
        .I5(x_assign_160_reg_34394[2]),
        .O(\reg_2454_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[3]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [3]),
        .I2(or_ln134_110_fu_17699_p3[3]),
        .I3(or_ln134_109_fu_17693_p3[1]),
        .I4(x_assign_165_reg_34432[3]),
        .I5(x_assign_160_reg_34394[3]),
        .O(\reg_2454_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[4]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [4]),
        .I2(or_ln134_110_fu_17699_p3[4]),
        .I3(or_ln134_109_fu_17693_p3[2]),
        .I4(or_ln134_109_fu_17693_p3[4]),
        .I5(x_assign_160_reg_34394[4]),
        .O(\reg_2454_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[5]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [5]),
        .I2(or_ln134_110_fu_17699_p3[5]),
        .I3(or_ln134_109_fu_17693_p3[3]),
        .I4(or_ln134_109_fu_17693_p3[5]),
        .I5(x_assign_160_reg_34394[5]),
        .O(\reg_2454_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[6]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [6]),
        .I2(or_ln134_110_fu_17699_p3[6]),
        .I3(or_ln134_109_fu_17693_p3[4]),
        .I4(x_assign_165_reg_34432[4]),
        .I5(x_assign_160_reg_34394[6]),
        .O(\reg_2454_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_230_reg_34542[7]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(\xor_ln124_230_reg_34542_reg[7] [7]),
        .I2(or_ln134_110_fu_17699_p3[7]),
        .I3(or_ln134_109_fu_17693_p3[5]),
        .I4(x_assign_165_reg_34432[5]),
        .I5(x_assign_160_reg_34394[7]),
        .O(\reg_2454_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[0]_i_1 
       (.I0(\xor_ln124_235_reg_34587_reg[7] [0]),
        .I1(\xor_ln124_268_reg_34875_reg[7]_0 [0]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(\xor_ln124_235_reg_34587[0]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[0]),
        .I5(x_assign_151_reg_34485[0]),
        .O(\xor_ln124_171_reg_34015_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[0]_i_2 
       (.I0(q2_reg_1[7]),
        .I1(x_assign_151_reg_34485[4]),
        .I2(q2_reg_1[6]),
        .I3(q6_reg_0[7]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [0]),
        .O(\xor_ln124_235_reg_34587[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[1]_i_1 
       (.I0(\xor_ln124_235_reg_34587_reg[7] [1]),
        .I1(\xor_ln124_268_reg_34875_reg[7]_0 [1]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(\xor_ln124_235_reg_34587[1]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[1]),
        .I5(x_assign_151_reg_34485[1]),
        .O(\xor_ln124_171_reg_34015_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[1]_i_2 
       (.I0(q2_reg_1[0]),
        .I1(x_assign_151_reg_34485[5]),
        .I2(q2_reg_1[7]),
        .I3(q6_reg_0[0]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [1]),
        .O(\xor_ln124_235_reg_34587[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_235_reg_34587[2]_i_1 
       (.I0(\xor_ln124_235_reg_34587[2]_i_2_n_0 ),
        .I1(\xor_ln124_235_reg_34587[2]_i_3_n_0 ),
        .I2(\xor_ln124_45_reg_32690_reg[7] [2]),
        .I3(x_assign_150_reg_34479[2]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [0]),
        .O(\xor_ln124_171_reg_34015_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[2]_i_2 
       (.I0(q2_reg_1[7]),
        .I1(or_ln134_100_fu_17863_p3[0]),
        .I2(\xor_ln124_235_reg_34587_reg[7] [2]),
        .I3(\xor_ln124_268_reg_34875_reg[7]_0 [2]),
        .I4(q2_reg_1[1]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(\xor_ln124_235_reg_34587[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[2]_i_3 
       (.I0(q2_reg_1[0]),
        .I1(q2_reg_1[6]),
        .I2(x_assign_151_reg_34485[2]),
        .I3(or_ln134_99_fu_17857_p3[2]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[1]),
        .O(\xor_ln124_235_reg_34587[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[3]_i_3 
       (.I0(q2_reg_1[1]),
        .I1(q2_reg_1[6]),
        .I2(x_assign_151_reg_34485[3]),
        .I3(or_ln134_99_fu_17857_p3[3]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[2]),
        .O(q2_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[4]_i_3 
       (.I0(q2_reg_1[2]),
        .I1(q2_reg_1[6]),
        .I2(or_ln134_100_fu_17863_p3[4]),
        .I3(or_ln134_99_fu_17857_p3[4]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[3]),
        .O(q2_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_235_reg_34587[5]_i_1 
       (.I0(\xor_ln124_235_reg_34587[5]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34875_reg[7]_0 [5]),
        .I2(\xor_ln124_235_reg_34587_reg[5] ),
        .O(\xor_ln124_171_reg_34015_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[5]_i_2 
       (.I0(x_assign_150_reg_34479[5]),
        .I1(\xor_ln124_235_reg_34587_reg[7] [3]),
        .I2(or_ln134_100_fu_17863_p3[3]),
        .I3(q2_reg_1[4]),
        .I4(or_ln134_100_fu_17863_p3[5]),
        .I5(or_ln134_99_fu_17857_p3[5]),
        .O(\xor_ln124_235_reg_34587[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[6]_i_1 
       (.I0(\xor_ln124_235_reg_34587_reg[7] [4]),
        .I1(\xor_ln124_268_reg_34875_reg[7]_0 [6]),
        .I2(or_ln134_99_fu_17857_p3[6]),
        .I3(\xor_ln124_235_reg_34587[6]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_151_reg_34485[4]),
        .O(\xor_ln124_171_reg_34015_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[6]_i_2 
       (.I0(q2_reg_1[5]),
        .I1(or_ln134_100_fu_17863_p3[4]),
        .I2(q2_reg_1[4]),
        .I3(q6_reg_0[5]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [6]),
        .O(\xor_ln124_235_reg_34587[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[7]_i_1 
       (.I0(\xor_ln124_235_reg_34587_reg[7] [5]),
        .I1(\xor_ln124_268_reg_34875_reg[7]_0 [7]),
        .I2(or_ln134_99_fu_17857_p3[7]),
        .I3(\xor_ln124_235_reg_34587[7]_i_2_n_0 ),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_151_reg_34485[5]),
        .O(\xor_ln124_171_reg_34015_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_235_reg_34587[7]_i_2 
       (.I0(q2_reg_1[6]),
        .I1(or_ln134_100_fu_17863_p3[5]),
        .I2(q2_reg_1[5]),
        .I3(q6_reg_0[6]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [5]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [7]),
        .O(\xor_ln124_235_reg_34587[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[0]_i_2 
       (.I0(x_assign_153_reg_34501[6]),
        .I1(x_assign_150_reg_34479[6]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(x_assign_150_reg_34479[0]),
        .I5(x_assign_151_reg_34485[0]),
        .O(\x_assign_153_reg_34501_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[1]_i_2 
       (.I0(x_assign_153_reg_34501[7]),
        .I1(x_assign_150_reg_34479[7]),
        .I2(q6_reg_0[1]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I4(x_assign_150_reg_34479[1]),
        .I5(x_assign_151_reg_34485[1]),
        .O(\x_assign_153_reg_34501_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[2]_i_2 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I2(q2_reg_1[0]),
        .I3(q2_reg_1[6]),
        .I4(q1_reg_i_17_0[2]),
        .I5(\xor_ln124_238_reg_34605_reg[5] [0]),
        .O(\reg_2505_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34593[3]_i_1 
       (.I0(\xor_ln124_236_reg_34593[3]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34593_reg[3] ),
        .I2(x_assign_150_reg_34479[3]),
        .I3(q2_reg_1[1]),
        .I4(\xor_ln124_238_reg_34605_reg[5]_0 [1]),
        .O(\x_assign_150_reg_34479_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[3]_i_2 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[6]),
        .I4(q1_reg_i_17_0[3]),
        .I5(\xor_ln124_238_reg_34605_reg[5] [1]),
        .O(\xor_ln124_236_reg_34593[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_236_reg_34593[4]_i_1 
       (.I0(\xor_ln124_236_reg_34593[4]_i_2_n_0 ),
        .I1(\xor_ln124_236_reg_34593_reg[4] ),
        .I2(x_assign_150_reg_34479[4]),
        .I3(q2_reg_1[2]),
        .I4(\xor_ln124_238_reg_34605_reg[5]_0 [2]),
        .O(\x_assign_150_reg_34479_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[4]_i_2 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[6]),
        .I4(q1_reg_i_17_0[4]),
        .I5(\xor_ln124_238_reg_34605_reg[5] [2]),
        .O(\xor_ln124_236_reg_34593[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[6]_i_2 
       (.I0(x_assign_153_reg_34501[4]),
        .I1(x_assign_150_reg_34479[4]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I4(x_assign_150_reg_34479[6]),
        .I5(x_assign_151_reg_34485[4]),
        .O(\x_assign_153_reg_34501_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_34593[7]_i_2 
       (.I0(x_assign_153_reg_34501[5]),
        .I1(x_assign_150_reg_34479[5]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [5]),
        .I4(x_assign_150_reg_34479[7]),
        .I5(x_assign_151_reg_34485[5]),
        .O(\x_assign_153_reg_34501_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[0]_i_1 
       (.I0(\xor_ln124_237_reg_34599_reg[7] [0]),
        .I1(\xor_ln124_237_reg_34599_reg[7]_0 [0]),
        .I2(or_ln134_99_fu_17857_p3[0]),
        .I3(\xor_ln124_237_reg_34599[0]_i_2_n_0 ),
        .I4(\xor_ln124_237_reg_34599_reg[3]_0 [0]),
        .I5(x_assign_153_reg_34501[0]),
        .O(\z_102_reg_34458_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[0]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I1(x_assign_151_reg_34485[4]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I3(q6_reg_0[7]),
        .I4(q2_reg_1[7]),
        .I5(q6_reg_0[6]),
        .O(\xor_ln124_237_reg_34599[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[1]_i_1 
       (.I0(\xor_ln124_237_reg_34599_reg[7] [1]),
        .I1(\xor_ln124_237_reg_34599_reg[7]_0 [1]),
        .I2(or_ln134_99_fu_17857_p3[1]),
        .I3(\xor_ln124_237_reg_34599[1]_i_2_n_0 ),
        .I4(\xor_ln124_237_reg_34599_reg[3]_0 [1]),
        .I5(x_assign_153_reg_34501[1]),
        .O(\z_102_reg_34458_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[1]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I1(x_assign_151_reg_34485[5]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I3(q6_reg_0[0]),
        .I4(q2_reg_1[0]),
        .I5(q6_reg_0[7]),
        .O(\xor_ln124_237_reg_34599[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34599[2]_i_1 
       (.I0(\xor_ln124_237_reg_34599[2]_i_2_n_0 ),
        .I1(\xor_ln124_237_reg_34599_reg[2] ),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_237_reg_34599_reg[3]_0 [2]),
        .I4(q6_reg_0[6]),
        .O(\z_102_reg_34458_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[2]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I1(or_ln134_100_fu_17863_p3[0]),
        .I2(\xor_ln124_237_reg_34599_reg[7] [2]),
        .I3(\xor_ln124_237_reg_34599_reg[7]_0 [2]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[1]),
        .O(\xor_ln124_237_reg_34599[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34599[3]_i_1 
       (.I0(\xor_ln124_237_reg_34599[3]_i_2_n_0 ),
        .I1(\xor_ln124_237_reg_34599_reg[3]_1 ),
        .I2(q6_reg_0[1]),
        .I3(\xor_ln124_237_reg_34599_reg[3]_0 [3]),
        .I4(q6_reg_0[6]),
        .O(\z_102_reg_34458_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[3]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I1(or_ln134_100_fu_17863_p3[1]),
        .I2(\xor_ln124_237_reg_34599_reg[7] [3]),
        .I3(\xor_ln124_237_reg_34599_reg[7]_0 [3]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[2]),
        .O(\xor_ln124_237_reg_34599[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_237_reg_34599[4]_i_1 
       (.I0(\xor_ln124_237_reg_34599[4]_i_2_n_0 ),
        .I1(\xor_ln124_237_reg_34599_reg[4] ),
        .I2(q6_reg_0[2]),
        .I3(or_ln134_99_fu_17857_p3[6]),
        .I4(q6_reg_0[6]),
        .O(\z_102_reg_34458_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[4]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I1(or_ln134_100_fu_17863_p3[2]),
        .I2(\xor_ln124_237_reg_34599_reg[7] [4]),
        .I3(\xor_ln124_237_reg_34599_reg[7]_0 [4]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[3]),
        .O(\xor_ln124_237_reg_34599[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[6]_i_1 
       (.I0(\xor_ln124_237_reg_34599_reg[7] [5]),
        .I1(\xor_ln124_237_reg_34599_reg[7]_0 [5]),
        .I2(or_ln134_99_fu_17857_p3[6]),
        .I3(\xor_ln124_237_reg_34599[6]_i_2_n_0 ),
        .I4(or_ln134_99_fu_17857_p3[0]),
        .I5(x_assign_153_reg_34501[6]),
        .O(\z_102_reg_34458_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[6]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I1(or_ln134_100_fu_17863_p3[4]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I3(q6_reg_0[5]),
        .I4(q2_reg_1[5]),
        .I5(q6_reg_0[4]),
        .O(\xor_ln124_237_reg_34599[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[7]_i_1 
       (.I0(\xor_ln124_237_reg_34599_reg[7] [6]),
        .I1(\xor_ln124_237_reg_34599_reg[7]_0 [6]),
        .I2(or_ln134_99_fu_17857_p3[7]),
        .I3(\xor_ln124_237_reg_34599[7]_i_2_n_0 ),
        .I4(or_ln134_99_fu_17857_p3[1]),
        .I5(x_assign_153_reg_34501[7]),
        .O(\z_102_reg_34458_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_34599[7]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I1(or_ln134_100_fu_17863_p3[5]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I3(q6_reg_0[6]),
        .I4(q2_reg_1[6]),
        .I5(q6_reg_0[5]),
        .O(\xor_ln124_237_reg_34599[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_238_reg_34605[2]_i_1 
       (.I0(\xor_ln124_238_reg_34605[2]_i_2_n_0 ),
        .I1(\xor_ln124_238_reg_34605_reg[2] ),
        .I2(q2_reg_1[2]),
        .I3(\xor_ln124_238_reg_34605_reg[5] [0]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\reg_2515_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[2]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(x_assign_153_reg_34501[2]),
        .I2(q0_reg_i_9__0_1[2]),
        .I3(q0_reg_i_9__0_0[2]),
        .I4(q6_reg_0[0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_238_reg_34605[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[3]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(x_assign_153_reg_34501[3]),
        .I2(q0_reg_i_9__0_1[3]),
        .I3(q0_reg_i_9__0_0[3]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[1]),
        .O(q6_reg_18));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[4]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(x_assign_153_reg_34501[4]),
        .I2(q0_reg_i_9__0_1[4]),
        .I3(q0_reg_i_9__0_0[4]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[2]),
        .O(q6_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_238_reg_34605[5]_i_1 
       (.I0(\xor_ln124_238_reg_34605[5]_i_2_n_0 ),
        .I1(q0_reg_i_9__0_0[5]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\reg_2515_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_34605[5]_i_2 
       (.I0(\xor_ln124_238_reg_34605_reg[5] [3]),
        .I1(q0_reg_i_9__0_1[5]),
        .I2(x_assign_153_reg_34501[5]),
        .I3(q6_reg_0[7]),
        .I4(\xor_ln124_238_reg_34605_reg[5]_0 [3]),
        .I5(or_ln134_99_fu_17857_p3[7]),
        .O(\xor_ln124_238_reg_34605[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[0]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .I5(\xor_ln124_251_reg_34887_reg[7]_0 [0]),
        .O(q0_reg_14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[1]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q1_reg_0[0]),
        .I2(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I3(q0_reg_0[0]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [1]),
        .I5(\xor_ln124_251_reg_34887_reg[7]_0 [1]),
        .O(q0_reg_14[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34887[2]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(\xor_ln124_251_reg_34887_reg[2]_0 ),
        .I2(q0_reg_0[7]),
        .I3(q1_reg_0[7]),
        .I4(\xor_ln124_251_reg_34887_reg[7]_0 [2]),
        .O(q0_reg_14[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34887[3]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\xor_ln124_251_reg_34887_reg[3]_0 ),
        .I2(q0_reg_0[2]),
        .I3(q1_reg_0[7]),
        .I4(\xor_ln124_251_reg_34887_reg[7]_0 [3]),
        .O(q0_reg_14[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_251_reg_34887[4]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_251_reg_34887_reg[4]_0 ),
        .I2(q0_reg_0[3]),
        .I3(q1_reg_0[7]),
        .I4(\xor_ln124_251_reg_34887_reg[7]_0 [4]),
        .O(q0_reg_14[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_251_reg_34887[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_251_reg_34887_reg[5]_0 ),
        .O(q0_reg_14[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[6]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_221_reg_34623_reg[7] [4]),
        .I3(q0_reg_0[5]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I5(\xor_ln124_251_reg_34887_reg[7]_0 [5]),
        .O(q0_reg_14[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_251_reg_34887[7]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q1_reg_0[6]),
        .I2(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I3(q0_reg_0[6]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I5(\xor_ln124_251_reg_34887_reg[7]_0 [6]),
        .O(q0_reg_14[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34893[2]_i_1 
       (.I0(\xor_ln124_252_reg_34893_reg[4] [0]),
        .I1(\xor_ln124_252_reg_34893_reg[2] ),
        .I2(q0_reg_0[0]),
        .I3(q1_reg_0[2]),
        .I4(q0_reg_0[6]),
        .O(\xor_ln124_228_reg_34532_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34893[3]_i_1 
       (.I0(\xor_ln124_252_reg_34893_reg[4] [1]),
        .I1(\xor_ln124_252_reg_34893_reg[3] ),
        .I2(q0_reg_0[7]),
        .I3(q1_reg_0[3]),
        .I4(q0_reg_0[6]),
        .O(\xor_ln124_228_reg_34532_reg[4] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_252_reg_34893[4]_i_1 
       (.I0(\xor_ln124_252_reg_34893_reg[4] [2]),
        .I1(\xor_ln124_252_reg_34893_reg[4]_0 ),
        .I2(q0_reg_0[7]),
        .I3(q1_reg_0[4]),
        .I4(q0_reg_0[6]),
        .O(\xor_ln124_228_reg_34532_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[0]_i_1 
       (.I0(\xor_ln124_253_reg_34899_reg[7] [0]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [0]),
        .O(\xor_ln124_229_reg_34537_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[1]_i_1 
       (.I0(\xor_ln124_253_reg_34899_reg[7] [1]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[7]),
        .I4(q0_reg_0[0]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [1]),
        .O(\xor_ln124_229_reg_34537_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_253_reg_34899[2]_i_1 
       (.I0(\xor_ln124_253_reg_34899[2]_i_2_n_0 ),
        .I1(\xor_ln124_253_reg_34899_reg[7] [2]),
        .I2(q1_reg_0[0]),
        .O(\xor_ln124_229_reg_34537_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[2]_i_2 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [2]),
        .I1(\xor_ln124_221_reg_34623_reg[2] ),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[7]),
        .I4(q1_reg_16[0]),
        .I5(q1_reg_0[6]),
        .O(\xor_ln124_253_reg_34899[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_253_reg_34899[5]_i_1 
       (.I0(\xor_ln124_253_reg_34899_reg[7] [3]),
        .I1(q0_reg_0[4]),
        .I2(\xor_ln124_253_reg_34899[5]_i_2_n_0 ),
        .O(\xor_ln124_229_reg_34537_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[5]_i_2 
       (.I0(q1_reg_0[3]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [3]),
        .I3(q1_reg_0[4]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I5(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .O(\xor_ln124_253_reg_34899[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[6]_i_1 
       (.I0(\xor_ln124_253_reg_34899_reg[7] [4]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I2(q1_reg_0[5]),
        .I3(q1_reg_0[4]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [6]),
        .O(\xor_ln124_229_reg_34537_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_34899[7]_i_1 
       (.I0(\xor_ln124_253_reg_34899_reg[7] [5]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .I2(q1_reg_0[6]),
        .I3(q1_reg_0[5]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [7]),
        .O(\xor_ln124_229_reg_34537_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_254_reg_34905[2]_i_1 
       (.I0(\xor_ln124_254_reg_34905_reg[2] ),
        .I1(\xor_ln124_254_reg_34905_reg[2]_0 ),
        .I2(q1_reg_0[6]),
        .I3(q0_reg_0[2]),
        .O(q1_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_254_reg_34905[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .I2(\xor_ln124_254_reg_34905_reg[5] ),
        .O(q1_reg_18[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[0]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [0]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [0]),
        .I2(or_ln134_126_fu_19982_p3[0]),
        .I3(x_assign_189_reg_34713[4]),
        .I4(x_assign_187_reg_34697[0]),
        .I5(\xor_ln124_260_reg_34808_reg[3] [0]),
        .O(\reg_2406_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[1]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [1]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [1]),
        .I2(or_ln134_126_fu_19982_p3[1]),
        .I3(x_assign_189_reg_34713[5]),
        .I4(x_assign_187_reg_34697[1]),
        .I5(\xor_ln124_260_reg_34808_reg[3] [1]),
        .O(\reg_2406_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[2]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [2]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [2]),
        .I2(or_ln134_126_fu_19982_p3[2]),
        .I3(or_ln134_125_fu_19976_p3[0]),
        .I4(x_assign_187_reg_34697[2]),
        .I5(\xor_ln124_260_reg_34808_reg[3] [2]),
        .O(\reg_2406_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[3]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [3]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [3]),
        .I2(or_ln134_126_fu_19982_p3[3]),
        .I3(or_ln134_125_fu_19976_p3[1]),
        .I4(x_assign_187_reg_34697[3]),
        .I5(\xor_ln124_260_reg_34808_reg[3] [3]),
        .O(\reg_2406_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[4]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [4]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [4]),
        .I2(or_ln134_126_fu_19982_p3[4]),
        .I3(or_ln134_125_fu_19976_p3[2]),
        .I4(x_assign_187_reg_34697[4]),
        .I5(or_ln134_126_fu_19982_p3[6]),
        .O(\reg_2406_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[5]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [5]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [5]),
        .I2(or_ln134_126_fu_19982_p3[5]),
        .I3(or_ln134_125_fu_19976_p3[3]),
        .I4(x_assign_187_reg_34697[5]),
        .I5(or_ln134_126_fu_19982_p3[7]),
        .O(\reg_2406_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[6]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [6]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [6]),
        .I2(or_ln134_126_fu_19982_p3[6]),
        .I3(or_ln134_125_fu_19976_p3[4]),
        .I4(x_assign_187_reg_34697[6]),
        .I5(or_ln134_126_fu_19982_p3[0]),
        .O(\reg_2406_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_260_reg_34808[7]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [7]),
        .I1(\xor_ln124_260_reg_34808_reg[7] [7]),
        .I2(or_ln134_126_fu_19982_p3[7]),
        .I3(or_ln134_125_fu_19976_p3[5]),
        .I4(x_assign_187_reg_34697[7]),
        .I5(or_ln134_126_fu_19982_p3[1]),
        .O(\reg_2406_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[0]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [0]),
        .I2(or_ln134_126_fu_19982_p3[0]),
        .I3(x_assign_189_reg_34713[4]),
        .I4(x_assign_189_reg_34713[0]),
        .I5(x_assign_184_reg_34675[0]),
        .O(\reg_2446_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[1]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [1]),
        .I2(or_ln134_126_fu_19982_p3[1]),
        .I3(x_assign_189_reg_34713[5]),
        .I4(x_assign_189_reg_34713[1]),
        .I5(x_assign_184_reg_34675[1]),
        .O(\reg_2446_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[2]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [2]),
        .I2(or_ln134_126_fu_19982_p3[2]),
        .I3(or_ln134_125_fu_19976_p3[0]),
        .I4(x_assign_189_reg_34713[2]),
        .I5(x_assign_184_reg_34675[2]),
        .O(\reg_2446_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[3]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [3]),
        .I2(or_ln134_126_fu_19982_p3[3]),
        .I3(or_ln134_125_fu_19976_p3[1]),
        .I4(x_assign_189_reg_34713[3]),
        .I5(x_assign_184_reg_34675[3]),
        .O(\reg_2446_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[4]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [4]),
        .I2(or_ln134_126_fu_19982_p3[4]),
        .I3(or_ln134_125_fu_19976_p3[2]),
        .I4(or_ln134_125_fu_19976_p3[4]),
        .I5(x_assign_184_reg_34675[4]),
        .O(\reg_2446_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[5]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [5]),
        .I2(or_ln134_126_fu_19982_p3[5]),
        .I3(or_ln134_125_fu_19976_p3[3]),
        .I4(or_ln134_125_fu_19976_p3[5]),
        .I5(x_assign_184_reg_34675[5]),
        .O(\reg_2446_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[6]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [6]),
        .I2(or_ln134_126_fu_19982_p3[6]),
        .I3(or_ln134_125_fu_19976_p3[4]),
        .I4(x_assign_189_reg_34713[4]),
        .I5(x_assign_184_reg_34675[6]),
        .O(\reg_2446_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_262_reg_34818[7]_i_1 
       (.I0(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I1(\xor_ln124_262_reg_34818_reg[7] [7]),
        .I2(or_ln134_126_fu_19982_p3[7]),
        .I3(or_ln134_125_fu_19976_p3[5]),
        .I4(x_assign_189_reg_34713[5]),
        .I5(x_assign_184_reg_34675[7]),
        .O(\reg_2446_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[0]_i_2 
       (.I0(x_assign_175_reg_34761[0]),
        .I1(x_assign_174_reg_34755[0]),
        .I2(q2_reg_1[6]),
        .I3(q6_reg_0[7]),
        .I4(or_ln134_115_fu_20134_p3[0]),
        .I5(x_assign_175_reg_34761[4]),
        .O(\x_assign_175_reg_34761_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[1]_i_2 
       (.I0(x_assign_175_reg_34761[1]),
        .I1(x_assign_174_reg_34755[1]),
        .I2(q2_reg_1[7]),
        .I3(q6_reg_0[0]),
        .I4(or_ln134_115_fu_20134_p3[1]),
        .I5(x_assign_175_reg_34761[5]),
        .O(\x_assign_175_reg_34761_reg[1] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_266_reg_34863[2]_i_1 
       (.I0(\xor_ln124_266_reg_34863[2]_i_2_n_0 ),
        .I1(\xor_ln124_266_reg_34863[2]_i_3_n_0 ),
        .I2(or_ln134_116_fu_20140_p3[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(or_ln134_115_fu_20134_p3[2]),
        .O(q2_reg_8[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[2]_i_2 
       (.I0(\xor_ln124_266_reg_34863_reg[2] ),
        .I1(q6_reg_i_43_0[2]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_174_reg_34755[2]),
        .I5(x_assign_175_reg_34761[2]),
        .O(\xor_ln124_266_reg_34863[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[2]_i_3 
       (.I0(q2_reg_1[0]),
        .I1(q2_reg_1[6]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [2]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[1]),
        .O(\xor_ln124_266_reg_34863[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[3]_i_3 
       (.I0(q2_reg_1[1]),
        .I1(q2_reg_1[6]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [3]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[2]),
        .O(q2_reg_29));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[4]_i_3 
       (.I0(q2_reg_1[2]),
        .I1(q2_reg_1[6]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[3]),
        .O(q2_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_266_reg_34863[5]_i_1 
       (.I0(\xor_ln124_266_reg_34863_reg[5] ),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_266_reg_34863[5]_i_3_n_0 ),
        .O(q2_reg_8[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[5]_i_3 
       (.I0(or_ln134_115_fu_20134_p3[3]),
        .I1(or_ln134_116_fu_20140_p3[5]),
        .I2(q2_reg_1[3]),
        .I3(q6_reg_0[4]),
        .I4(or_ln134_116_fu_20140_p3[3]),
        .I5(q2_reg_1[7]),
        .O(\xor_ln124_266_reg_34863[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[6]_i_2 
       (.I0(x_assign_175_reg_34761[4]),
        .I1(x_assign_174_reg_34755[6]),
        .I2(q2_reg_1[4]),
        .I3(q6_reg_0[5]),
        .I4(or_ln134_115_fu_20134_p3[4]),
        .I5(or_ln134_116_fu_20140_p3[4]),
        .O(\x_assign_175_reg_34761_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_266_reg_34863[7]_i_2 
       (.I0(x_assign_175_reg_34761[5]),
        .I1(x_assign_174_reg_34755[7]),
        .I2(q2_reg_1[5]),
        .I3(q6_reg_0[6]),
        .I4(or_ln134_115_fu_20134_p3[5]),
        .I5(or_ln134_116_fu_20140_p3[5]),
        .O(\x_assign_175_reg_34761_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[0]_i_2 
       (.I0(x_assign_177_reg_34777[6]),
        .I1(x_assign_174_reg_34755[6]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(x_assign_174_reg_34755[0]),
        .I5(x_assign_175_reg_34761[0]),
        .O(\x_assign_177_reg_34777_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[1]_i_2 
       (.I0(x_assign_177_reg_34777[7]),
        .I1(x_assign_174_reg_34755[7]),
        .I2(q6_reg_0[1]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I4(x_assign_174_reg_34755[1]),
        .I5(x_assign_175_reg_34761[1]),
        .O(\x_assign_177_reg_34777_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[2]_i_2 
       (.I0(q1_reg_i_19_0[2]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I2(q2_reg_1[0]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_0 [0]),
        .O(\xor_ln124_204_reg_34312_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34869[3]_i_1 
       (.I0(\xor_ln124_267_reg_34869[3]_i_2_n_0 ),
        .I1(\xor_ln124_267_reg_34869_reg[3] ),
        .I2(x_assign_174_reg_34755[3]),
        .I3(q2_reg_1[1]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_1 [1]),
        .O(\x_assign_174_reg_34755_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[3]_i_2 
       (.I0(q1_reg_i_19_0[3]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_0 [1]),
        .O(\xor_ln124_267_reg_34869[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_267_reg_34869[4]_i_1 
       (.I0(\xor_ln124_267_reg_34869[4]_i_2_n_0 ),
        .I1(\xor_ln124_267_reg_34869_reg[4] ),
        .I2(x_assign_174_reg_34755[4]),
        .I3(q2_reg_1[2]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_1 [2]),
        .O(\x_assign_174_reg_34755_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[4]_i_2 
       (.I0(q1_reg_i_19_0[4]),
        .I1(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I5(\xor_ln124_269_reg_34881_reg[5]_0 [2]),
        .O(\xor_ln124_267_reg_34869[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[6]_i_2 
       (.I0(x_assign_177_reg_34777[4]),
        .I1(x_assign_174_reg_34755[4]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I4(x_assign_174_reg_34755[6]),
        .I5(x_assign_175_reg_34761[4]),
        .O(\x_assign_177_reg_34777_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_267_reg_34869[7]_i_2 
       (.I0(x_assign_177_reg_34777[5]),
        .I1(x_assign_174_reg_34755[5]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [5]),
        .I4(x_assign_174_reg_34755[7]),
        .I5(x_assign_175_reg_34761[5]),
        .O(\x_assign_177_reg_34777_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[0]_i_1 
       (.I0(\xor_ln124_268_reg_34875_reg[7]_0 [0]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [0]),
        .I2(or_ln134_115_fu_20134_p3[0]),
        .I3(\xor_ln124_268_reg_34875[0]_i_2_n_0 ),
        .I4(x_assign_177_reg_34777[0]),
        .I5(\xor_ln124_269_reg_34881_reg[3] [0]),
        .O(\reg_2510_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[0]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I1(x_assign_175_reg_34761[4]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I3(q6_reg_0[7]),
        .I4(q2_reg_1[7]),
        .I5(q6_reg_0[6]),
        .O(\xor_ln124_268_reg_34875[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[1]_i_1 
       (.I0(\xor_ln124_268_reg_34875_reg[7]_0 [1]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [1]),
        .I2(or_ln134_115_fu_20134_p3[1]),
        .I3(\xor_ln124_268_reg_34875[1]_i_2_n_0 ),
        .I4(x_assign_177_reg_34777[1]),
        .I5(\xor_ln124_269_reg_34881_reg[3] [1]),
        .O(\reg_2510_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[1]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I1(x_assign_175_reg_34761[5]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I3(q6_reg_0[0]),
        .I4(q2_reg_1[0]),
        .I5(q6_reg_0[7]),
        .O(\xor_ln124_268_reg_34875[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34875[2]_i_1 
       (.I0(\xor_ln124_268_reg_34875[2]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34875_reg[2] ),
        .I2(q6_reg_0[0]),
        .I3(x_assign_177_reg_34777[2]),
        .I4(q6_reg_0[6]),
        .O(\reg_2510_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[2]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I1(or_ln134_116_fu_20140_p3[0]),
        .I2(\xor_ln124_268_reg_34875_reg[7]_0 [2]),
        .I3(\xor_ln124_268_reg_34875_reg[7] [2]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[1]),
        .O(\xor_ln124_268_reg_34875[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34875[3]_i_1 
       (.I0(\xor_ln124_268_reg_34875[3]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34875_reg[3] ),
        .I2(q6_reg_0[1]),
        .I3(x_assign_177_reg_34777[3]),
        .I4(q6_reg_0[6]),
        .O(\reg_2510_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[3]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I1(or_ln134_116_fu_20140_p3[1]),
        .I2(\xor_ln124_268_reg_34875_reg[7]_0 [3]),
        .I3(\xor_ln124_268_reg_34875_reg[7] [3]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[2]),
        .O(\xor_ln124_268_reg_34875[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_268_reg_34875[4]_i_1 
       (.I0(\xor_ln124_268_reg_34875[4]_i_2_n_0 ),
        .I1(\xor_ln124_268_reg_34875_reg[4] ),
        .I2(q6_reg_0[2]),
        .I3(x_assign_177_reg_34777[4]),
        .I4(q6_reg_0[6]),
        .O(\reg_2510_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[4]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I1(or_ln134_116_fu_20140_p3[2]),
        .I2(\xor_ln124_268_reg_34875_reg[7]_0 [4]),
        .I3(\xor_ln124_268_reg_34875_reg[7] [4]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[3]),
        .O(\xor_ln124_268_reg_34875[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[6]_i_1 
       (.I0(\xor_ln124_268_reg_34875_reg[7]_0 [6]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [6]),
        .I2(or_ln134_115_fu_20134_p3[4]),
        .I3(\xor_ln124_268_reg_34875[6]_i_2_n_0 ),
        .I4(x_assign_177_reg_34777[6]),
        .I5(or_ln134_115_fu_20134_p3[0]),
        .O(\reg_2510_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[6]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I1(or_ln134_116_fu_20140_p3[4]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I3(q6_reg_0[5]),
        .I4(q2_reg_1[5]),
        .I5(q6_reg_0[4]),
        .O(\xor_ln124_268_reg_34875[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[7]_i_1 
       (.I0(\xor_ln124_268_reg_34875_reg[7]_0 [7]),
        .I1(\xor_ln124_268_reg_34875_reg[7] [7]),
        .I2(or_ln134_115_fu_20134_p3[5]),
        .I3(\xor_ln124_268_reg_34875[7]_i_2_n_0 ),
        .I4(x_assign_177_reg_34777[7]),
        .I5(or_ln134_115_fu_20134_p3[1]),
        .O(\reg_2510_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_34875[7]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I1(or_ln134_116_fu_20140_p3[5]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I3(q6_reg_0[6]),
        .I4(q2_reg_1[6]),
        .I5(q6_reg_0[5]),
        .O(\xor_ln124_268_reg_34875[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_269_reg_34881[2]_i_1 
       (.I0(\xor_ln124_269_reg_34881[2]_i_2_n_0 ),
        .I1(\xor_ln124_269_reg_34881_reg[2] ),
        .I2(q2_reg_1[2]),
        .I3(\xor_ln124_269_reg_34881_reg[5]_0 [0]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\xor_ln124_206_reg_34324_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[2]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_269_reg_34881_reg[3] [2]),
        .I2(q0_reg_i_9__0_0[2]),
        .I3(q0_reg_i_11__0_0[2]),
        .I4(q6_reg_0[0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_269_reg_34881[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[3]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_269_reg_34881_reg[3] [3]),
        .I2(q0_reg_i_9__0_0[3]),
        .I3(q0_reg_i_11__0_0[3]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[1]),
        .O(q6_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[4]_i_2 
       (.I0(q6_reg_0[6]),
        .I1(or_ln134_115_fu_20134_p3[4]),
        .I2(q0_reg_i_9__0_0[4]),
        .I3(q0_reg_i_11__0_0[4]),
        .I4(q6_reg_0[7]),
        .I5(q6_reg_0[2]),
        .O(q6_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_269_reg_34881[5]_i_1 
       (.I0(\xor_ln124_269_reg_34881[5]_i_2_n_0 ),
        .I1(q0_reg_i_11__0_0[5]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\xor_ln124_206_reg_34324_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_34881[5]_i_2 
       (.I0(\xor_ln124_269_reg_34881_reg[5]_0 [3]),
        .I1(q0_reg_i_9__0_0[5]),
        .I2(or_ln134_115_fu_20134_p3[5]),
        .I3(q6_reg_0[7]),
        .I4(\xor_ln124_269_reg_34881_reg[5]_1 [3]),
        .I5(x_assign_177_reg_34777[5]),
        .O(\xor_ln124_269_reg_34881[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[0]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7]_0 [0]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [0]),
        .I2(DOADO[4]),
        .I3(or_ln134_10_reg_32672[1]),
        .I4(x_assign_13_reg_32707[7]),
        .I5(DOADO[3]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[1]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7]_0 [1]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [1]),
        .I2(DOADO[0]),
        .I3(\xor_ln124_29_reg_32755_reg[3] [0]),
        .I4(x_assign_13_reg_32707[0]),
        .I5(DOADO[4]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_27_reg_32743[2]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [2]),
        .I1(\xor_ln124_27_reg_32743_reg[7]_0 [2]),
        .I2(\xor_ln124_27_reg_32743[2]_i_2_n_0 ),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[2]_i_2 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_27_reg_32743_reg[4] [0]),
        .I2(clefia_s1_q6[1]),
        .I3(\xor_ln124_29_reg_32755_reg[3] [1]),
        .I4(DOADO[0]),
        .I5(DOADO[4]),
        .O(\xor_ln124_27_reg_32743[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[3]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [3]),
        .I1(clefia_s1_q6[1]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_27_reg_32743[3]_i_2_n_0 ),
        .I4(\xor_ln124_27_reg_32743_reg[7]_0 [3]),
        .I5(\xor_ln124_27_reg_32743_reg[4] [1]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_27_reg_32743[3]_i_2 
       (.I0(clefia_s1_q6[2]),
        .I1(\xor_ln124_29_reg_32755_reg[3] [2]),
        .O(\xor_ln124_27_reg_32743[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[4]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [4]),
        .I1(clefia_s1_q6[2]),
        .I2(DOADO[3]),
        .I3(\xor_ln124_27_reg_32743[4]_i_2_n_0 ),
        .I4(\xor_ln124_27_reg_32743_reg[7]_0 [4]),
        .I5(\xor_ln124_27_reg_32743_reg[4] [2]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_27_reg_32743[4]_i_2 
       (.I0(clefia_s1_q6[3]),
        .I1(or_ln134_10_reg_32672[5]),
        .O(\xor_ln124_27_reg_32743[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[5]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [5]),
        .I1(q6_reg_11),
        .I2(or_ln134_10_reg_32672[6]),
        .I3(DOADO[1]),
        .I4(\xor_ln124_27_reg_32743_reg[7]_0 [5]),
        .I5(x_assign_13_reg_32707[4]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[6]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7]_0 [6]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [6]),
        .I2(DOADO[2]),
        .I3(or_ln134_10_reg_32672[7]),
        .I4(x_assign_13_reg_32707[5]),
        .I5(DOADO[1]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_27_reg_32743[7]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7]_0 [7]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [7]),
        .I2(DOADO[3]),
        .I3(or_ln134_10_reg_32672[0]),
        .I4(x_assign_13_reg_32707[6]),
        .I5(DOADO[2]),
        .O(\ct_load_reg_32141_pp0_iter1_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[0]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q2_reg_1[6]),
        .I2(\xor_ln124_282_reg_35243_reg[7] [0]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(q6_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[1]_i_1 
       (.I0(q6_reg_0[0]),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_282_reg_35243_reg[7] [1]),
        .I3(q2_reg_1[0]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [1]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(q6_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_282_reg_35243[2]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_282_reg_35243_reg[2] ),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[6]),
        .I4(q2_reg_1[7]),
        .O(q6_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_282_reg_35243[3]_i_1 
       (.I0(q6_reg_0[2]),
        .I1(\xor_ln124_282_reg_35243_reg[3] ),
        .I2(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I3(q2_reg_1[6]),
        .I4(q2_reg_1[2]),
        .O(q6_reg_2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_282_reg_35243[4]_i_1 
       (.I0(q6_reg_0[3]),
        .I1(\xor_ln124_282_reg_35243_reg[4] ),
        .I2(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I3(q2_reg_1[6]),
        .I4(q2_reg_1[3]),
        .O(q6_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_282_reg_35243[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .I2(\xor_ln124_282_reg_35243_reg[5] ),
        .O(q6_reg_2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[6]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_282_reg_35243_reg[7] [2]),
        .I3(q2_reg_1[5]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [4]),
        .O(q6_reg_2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_282_reg_35243[7]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q2_reg_1[5]),
        .I2(\xor_ln124_282_reg_35243_reg[7] [3]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [5]),
        .O(q6_reg_2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[3]_i_2 
       (.I0(q6_reg_0[3]),
        .I1(\xor_ln124_283_reg_35249_reg[4] [0]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(q6_reg_16));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_283_reg_35249[4]_i_2 
       (.I0(q6_reg_0[4]),
        .I1(\xor_ln124_283_reg_35249_reg[4] [1]),
        .I2(q2_reg_1[2]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [2]),
        .O(q6_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_283_reg_35249[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .I2(\xor_ln124_283_reg_35249_reg[5] ),
        .O(q2_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[0]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q6_reg_0[6]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I4(q6_reg_0[7]),
        .I5(\xor_ln124_284_reg_35255_reg[7] [0]),
        .O(q2_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[1]_i_1 
       (.I0(q2_reg_1[0]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I4(q6_reg_0[0]),
        .I5(\xor_ln124_284_reg_35255_reg[7] [1]),
        .O(q2_reg_13[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[2]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_284_reg_35255[2]_i_2_n_0 ),
        .I2(\xor_ln124_284_reg_35255_reg[2] ),
        .I3(\xor_ln124_284_reg_35255_reg[7] [2]),
        .I4(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I5(q6_reg_0[0]),
        .O(q2_reg_13[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_284_reg_35255[2]_i_2 
       (.I0(q6_reg_0[1]),
        .I1(q6_reg_0[7]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[1]),
        .O(\xor_ln124_284_reg_35255[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_284_reg_35255[3]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_284_reg_35255_reg[3] ),
        .I2(\xor_ln124_284_reg_35255_reg[7] [3]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I4(q6_reg_0[1]),
        .O(q2_reg_13[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_284_reg_35255[4]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(\xor_ln124_284_reg_35255_reg[4] ),
        .I2(\xor_ln124_284_reg_35255_reg[7] [4]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [4]),
        .I4(q6_reg_0[2]),
        .O(q2_reg_13[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_284_reg_35255[5]_i_1 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [5]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_284_reg_35255[5]_i_2_n_0 ),
        .O(q2_reg_13[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[5]_i_2 
       (.I0(q6_reg_0[3]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_45_reg_32690_reg[7] [3]),
        .I3(q6_reg_0[4]),
        .I4(\xor_ln124_284_reg_35255_reg[7] [5]),
        .I5(\xor_ln124_45_reg_32690_reg[7] [7]),
        .O(\xor_ln124_284_reg_35255[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[6]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q6_reg_0[4]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I4(q6_reg_0[5]),
        .I5(\xor_ln124_284_reg_35255_reg[7] [6]),
        .O(q2_reg_13[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_35255[7]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q6_reg_0[5]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I4(q6_reg_0[6]),
        .I5(\xor_ln124_284_reg_35255_reg[7] [7]),
        .O(q2_reg_13[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_285_reg_35261[2]_i_1 
       (.I0(\xor_ln124_285_reg_35261[2]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_35261_reg[5] [0]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\xor_ln124_262_reg_34818_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[2]_i_2 
       (.I0(q2_reg_1[2]),
        .I1(\xor_ln124_284_reg_35255_reg[2] ),
        .I2(q6_reg_0[0]),
        .I3(q6_reg_0[6]),
        .I4(\xor_ln124_285_reg_35261_reg[2] ),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_285_reg_35261[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_285_reg_35261[3]_i_1 
       (.I0(\xor_ln124_285_reg_35261[3]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_35261_reg[5] [1]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_262_reg_34818_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[3]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [2]),
        .I1(\xor_ln124_285_reg_35261[3]_i_3_n_0 ),
        .I2(q6_reg_0[7]),
        .I3(q6_reg_0[6]),
        .I4(\xor_ln124_285_reg_35261_reg[3] ),
        .I5(q6_reg_0[1]),
        .O(\xor_ln124_285_reg_35261[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_285_reg_35261[3]_i_3 
       (.I0(q2_reg_1[3]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .O(\xor_ln124_285_reg_35261[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_285_reg_35261[4]_i_1 
       (.I0(\xor_ln124_285_reg_35261[4]_i_2_n_0 ),
        .I1(\xor_ln124_285_reg_35261_reg[5] [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_262_reg_34818_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_35261[4]_i_2 
       (.I0(\xor_ln124_62_reg_33065_reg[4] [3]),
        .I1(\xor_ln124_285_reg_35261[4]_i_3_n_0 ),
        .I2(q6_reg_0[7]),
        .I3(q6_reg_0[6]),
        .I4(\xor_ln124_285_reg_35261_reg[4] ),
        .I5(q6_reg_0[2]),
        .O(\xor_ln124_285_reg_35261[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_285_reg_35261[4]_i_3 
       (.I0(q2_reg_1[4]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .O(\xor_ln124_285_reg_35261[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_285_reg_35261[5]_i_1 
       (.I0(\xor_ln124_285_reg_35261_reg[5] [3]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\xor_ln124_262_reg_34818_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[0]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7] [0]),
        .I1(\xor_ln124_28_reg_32749_reg[7]_0 [0]),
        .I2(x_assign_13_reg_32707[0]),
        .I3(or_ln134_8_fu_5218_p3[0]),
        .I4(x_assign_13_reg_32707[7]),
        .I5(DOADO[3]),
        .O(\reg_2400_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[1]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7] [1]),
        .I1(\xor_ln124_28_reg_32749_reg[7]_0 [1]),
        .I2(x_assign_13_reg_32707[1]),
        .I3(x_assign_15_reg_32610[0]),
        .I4(x_assign_13_reg_32707[0]),
        .I5(DOADO[4]),
        .O(\reg_2400_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[2]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7]_0 [2]),
        .I1(q6_reg_12[0]),
        .I2(x_assign_15_reg_32610[1]),
        .I3(x_assign_13_reg_32707[2]),
        .I4(\xor_ln124_28_reg_32749_reg[7] [2]),
        .I5(\xor_ln124_27_reg_32743_reg[4] [0]),
        .O(\reg_2400_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_28_reg_32749[3]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7]_0 [3]),
        .I1(\xor_ln124_28_reg_32749_reg[7] [3]),
        .I2(\xor_ln124_28_reg_32749[3]_i_2_n_0 ),
        .O(\reg_2400_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[3]_i_2 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_27_reg_32743_reg[4] [1]),
        .I2(x_assign_13_reg_32707[3]),
        .I3(x_assign_15_reg_32610[2]),
        .I4(DOADO[4]),
        .I5(clefia_s1_q6[1]),
        .O(\xor_ln124_28_reg_32749[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_28_reg_32749[4]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7]_0 [4]),
        .I1(\xor_ln124_28_reg_32749_reg[7] [4]),
        .I2(\xor_ln124_28_reg_32749[4]_i_2_n_0 ),
        .O(\reg_2400_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[4]_i_2 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_27_reg_32743_reg[4] [2]),
        .I2(x_assign_13_reg_32707[4]),
        .I3(or_ln134_8_fu_5218_p3[4]),
        .I4(DOADO[4]),
        .I5(clefia_s1_q6[2]),
        .O(\xor_ln124_28_reg_32749[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[5]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7]_0 [5]),
        .I1(q6_reg_11),
        .I2(or_ln134_8_fu_5218_p3[5]),
        .I3(x_assign_13_reg_32707[5]),
        .I4(\xor_ln124_28_reg_32749_reg[7] [5]),
        .I5(x_assign_13_reg_32707[4]),
        .O(\reg_2400_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[6]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7] [6]),
        .I1(\xor_ln124_28_reg_32749_reg[7]_0 [6]),
        .I2(x_assign_13_reg_32707[6]),
        .I3(or_ln134_8_fu_5218_p3[6]),
        .I4(x_assign_13_reg_32707[5]),
        .I5(DOADO[1]),
        .O(\reg_2400_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_32749[7]_i_1 
       (.I0(\xor_ln124_28_reg_32749_reg[7] [7]),
        .I1(\xor_ln124_28_reg_32749_reg[7]_0 [7]),
        .I2(x_assign_13_reg_32707[7]),
        .I3(x_assign_15_reg_32610[3]),
        .I4(x_assign_13_reg_32707[6]),
        .I5(DOADO[2]),
        .O(\reg_2400_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[0]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [0]),
        .I2(x_assign_211_reg_34958[0]),
        .I3(\xor_ln124_291_reg_35036_reg[3] [0]),
        .I4(or_ln134_142_fu_21906_p3[0]),
        .I5(x_assign_213_reg_34974[4]),
        .O(\reg_2428_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[1]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [1]),
        .I2(x_assign_211_reg_34958[1]),
        .I3(\xor_ln124_291_reg_35036_reg[3] [1]),
        .I4(or_ln134_142_fu_21906_p3[1]),
        .I5(x_assign_213_reg_34974[5]),
        .O(\reg_2428_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[2]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [2]),
        .I2(x_assign_211_reg_34958[2]),
        .I3(\xor_ln124_291_reg_35036_reg[3] [2]),
        .I4(or_ln134_142_fu_21906_p3[2]),
        .I5(or_ln134_141_fu_21900_p3[0]),
        .O(\reg_2428_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[3]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [3]),
        .I2(x_assign_211_reg_34958[3]),
        .I3(\xor_ln124_291_reg_35036_reg[3] [3]),
        .I4(or_ln134_142_fu_21906_p3[3]),
        .I5(or_ln134_141_fu_21900_p3[1]),
        .O(\reg_2428_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[4]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [4]),
        .I2(x_assign_211_reg_34958[4]),
        .I3(or_ln134_142_fu_21906_p3[6]),
        .I4(or_ln134_142_fu_21906_p3[4]),
        .I5(or_ln134_141_fu_21900_p3[2]),
        .O(\reg_2428_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[5]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [5]),
        .I2(x_assign_211_reg_34958[5]),
        .I3(or_ln134_142_fu_21906_p3[7]),
        .I4(or_ln134_142_fu_21906_p3[5]),
        .I5(or_ln134_141_fu_21900_p3[3]),
        .O(\reg_2428_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[6]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [6]),
        .I2(x_assign_211_reg_34958[6]),
        .I3(or_ln134_142_fu_21906_p3[0]),
        .I4(or_ln134_142_fu_21906_p3[6]),
        .I5(or_ln134_141_fu_21900_p3[4]),
        .O(\reg_2428_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_291_reg_35036[7]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(\xor_ln124_291_reg_35036_reg[7] [7]),
        .I2(x_assign_211_reg_34958[7]),
        .I3(or_ln134_142_fu_21906_p3[1]),
        .I4(or_ln134_142_fu_21906_p3[7]),
        .I5(or_ln134_141_fu_21900_p3[5]),
        .O(\reg_2428_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[0]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [0]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [0]),
        .I2(x_assign_208_reg_34936[0]),
        .I3(x_assign_213_reg_34974[0]),
        .I4(or_ln134_142_fu_21906_p3[0]),
        .I5(x_assign_213_reg_34974[4]),
        .O(\xor_ln124_254_reg_34905_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[1]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(x_assign_208_reg_34936[1]),
        .I3(x_assign_213_reg_34974[1]),
        .I4(or_ln134_142_fu_21906_p3[1]),
        .I5(x_assign_213_reg_34974[5]),
        .O(\xor_ln124_254_reg_34905_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[2]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [2]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [2]),
        .I2(x_assign_208_reg_34936[2]),
        .I3(x_assign_213_reg_34974[2]),
        .I4(or_ln134_142_fu_21906_p3[2]),
        .I5(or_ln134_141_fu_21900_p3[0]),
        .O(\xor_ln124_254_reg_34905_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[3]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [3]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [3]),
        .I2(x_assign_208_reg_34936[3]),
        .I3(x_assign_213_reg_34974[3]),
        .I4(or_ln134_142_fu_21906_p3[3]),
        .I5(or_ln134_141_fu_21900_p3[1]),
        .O(\xor_ln124_254_reg_34905_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[4]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(x_assign_208_reg_34936[4]),
        .I3(or_ln134_141_fu_21900_p3[4]),
        .I4(or_ln134_142_fu_21906_p3[4]),
        .I5(or_ln134_141_fu_21900_p3[2]),
        .O(\xor_ln124_254_reg_34905_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[5]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(x_assign_208_reg_34936[5]),
        .I3(or_ln134_141_fu_21900_p3[5]),
        .I4(or_ln134_142_fu_21906_p3[5]),
        .I5(or_ln134_141_fu_21900_p3[3]),
        .O(\xor_ln124_254_reg_34905_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[6]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(x_assign_208_reg_34936[6]),
        .I3(x_assign_213_reg_34974[4]),
        .I4(or_ln134_142_fu_21906_p3[6]),
        .I5(or_ln134_141_fu_21900_p3[4]),
        .O(\xor_ln124_254_reg_34905_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_35046[7]_i_1 
       (.I0(\xor_ln124_293_reg_35046_reg[7] [7]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [7]),
        .I2(x_assign_208_reg_34936[7]),
        .I3(x_assign_213_reg_34974[5]),
        .I4(or_ln134_142_fu_21906_p3[7]),
        .I5(or_ln134_141_fu_21900_p3[5]),
        .O(\xor_ln124_254_reg_34905_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[1]_i_1 
       (.I0(q1_reg_i_184_0[1]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [1]),
        .I2(q6_reg_i_59_0[1]),
        .I3(\xor_ln124_298_reg_35203[1]_i_2_n_0 ),
        .I4(\xor_ln124_171_reg_34015_reg[7]_0 [1]),
        .I5(x_assign_198_reg_35071[1]),
        .O(\xor_ln124_235_reg_34587_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[1]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[1]),
        .I1(x_assign_196_reg_35015[5]),
        .I2(x_assign_218_reg_35141[1]),
        .I3(x_assign_216_reg_35119[0]),
        .I4(or_ln134_143_fu_22898_p3[1]),
        .I5(x_assign_218_reg_35141[0]),
        .O(\xor_ln124_298_reg_35203[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[4]_i_1 
       (.I0(q1_reg_i_184_0[4]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [4]),
        .I2(or_ln134_132_fu_22728_p3[6]),
        .I3(\xor_ln124_298_reg_35203[4]_i_2_n_0 ),
        .I4(\xor_ln124_171_reg_34015_reg[7]_0 [4]),
        .I5(x_assign_198_reg_35071[4]),
        .O(\xor_ln124_235_reg_34587_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[4]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[4]),
        .I1(or_ln134_131_fu_22722_p3[2]),
        .I2(x_assign_218_reg_35141[4]),
        .I3(or_ln134_146_fu_22916_p3[4]),
        .I4(or_ln134_143_fu_22898_p3[4]),
        .I5(\xor_ln124_298_reg_35203_reg[4] [2]),
        .O(\xor_ln124_298_reg_35203[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[5]_i_1 
       (.I0(q1_reg_i_184_0[5]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [5]),
        .I2(or_ln134_132_fu_22728_p3[7]),
        .I3(\xor_ln124_298_reg_35203[5]_i_2_n_0 ),
        .I4(\xor_ln124_171_reg_34015_reg[7]_0 [5]),
        .I5(x_assign_198_reg_35071[5]),
        .O(\xor_ln124_235_reg_34587_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[5]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[5]),
        .I1(or_ln134_131_fu_22722_p3[3]),
        .I2(x_assign_218_reg_35141[5]),
        .I3(or_ln134_146_fu_22916_p3[5]),
        .I4(or_ln134_143_fu_22898_p3[5]),
        .I5(x_assign_218_reg_35141[4]),
        .O(\xor_ln124_298_reg_35203[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[6]_i_1 
       (.I0(q1_reg_i_184_0[6]),
        .I1(\xor_ln124_228_reg_34532_reg[7] [6]),
        .I2(or_ln134_132_fu_22728_p3[0]),
        .I3(\xor_ln124_298_reg_35203[6]_i_2_n_0 ),
        .I4(\xor_ln124_171_reg_34015_reg[7]_0 [6]),
        .I5(x_assign_198_reg_35071[6]),
        .O(\xor_ln124_235_reg_34587_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_298_reg_35203[6]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[6]),
        .I1(or_ln134_131_fu_22722_p3[4]),
        .I2(x_assign_218_reg_35141[6]),
        .I3(or_ln134_146_fu_22916_p3[6]),
        .I4(or_ln134_143_fu_22898_p3[6]),
        .I5(x_assign_218_reg_35141[5]),
        .O(\xor_ln124_298_reg_35203[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[0]_i_1 
       (.I0(\xor_ln124_29_reg_32755_reg[7] [0]),
        .I1(Q[0]),
        .I2(or_ln134_10_reg_32672[0]),
        .I3(x_assign_15_reg_32610[3]),
        .I4(DOADO[4]),
        .I5(or_ln134_10_reg_32672[1]),
        .O(\ct_load_2_reg_32187_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[1]_i_1 
       (.I0(\xor_ln124_29_reg_32755_reg[7] [1]),
        .I1(Q[1]),
        .I2(or_ln134_10_reg_32672[1]),
        .I3(or_ln134_8_fu_5218_p3[0]),
        .I4(DOADO[0]),
        .I5(\xor_ln124_29_reg_32755_reg[3] [0]),
        .O(\ct_load_2_reg_32187_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[2]_i_1 
       (.I0(Q[2]),
        .I1(\xor_ln124_29_reg_32755_reg[3] [1]),
        .I2(clefia_s1_q6[1]),
        .I3(\xor_ln124_29_reg_32755_reg[2] ),
        .I4(\xor_ln124_29_reg_32755_reg[7] [2]),
        .I5(DOADO[4]),
        .O(\ct_load_2_reg_32187_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[3]_i_1 
       (.I0(Q[3]),
        .I1(\xor_ln124_29_reg_32755_reg[3] [2]),
        .I2(clefia_s1_q6[2]),
        .I3(\xor_ln124_29_reg_32755_reg[3]_0 ),
        .I4(\xor_ln124_29_reg_32755_reg[7] [3]),
        .I5(DOADO[4]),
        .O(\ct_load_2_reg_32187_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[4]_i_1 
       (.I0(Q[4]),
        .I1(or_ln134_10_reg_32672[5]),
        .I2(clefia_s1_q6[3]),
        .I3(\xor_ln124_29_reg_32755_reg[4] ),
        .I4(\xor_ln124_29_reg_32755_reg[7] [4]),
        .I5(DOADO[4]),
        .O(\ct_load_2_reg_32187_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[5]_i_1 
       (.I0(\xor_ln124_29_reg_32755_reg[7] [5]),
        .I1(Q[5]),
        .I2(or_ln134_10_reg_32672[5]),
        .I3(or_ln134_8_fu_5218_p3[4]),
        .I4(DOADO[1]),
        .I5(or_ln134_10_reg_32672[6]),
        .O(\ct_load_2_reg_32187_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[6]_i_1 
       (.I0(\xor_ln124_29_reg_32755_reg[7] [6]),
        .I1(Q[6]),
        .I2(or_ln134_10_reg_32672[6]),
        .I3(or_ln134_8_fu_5218_p3[5]),
        .I4(DOADO[2]),
        .I5(or_ln134_10_reg_32672[7]),
        .O(\ct_load_2_reg_32187_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_32755[7]_i_1 
       (.I0(\xor_ln124_29_reg_32755_reg[7] [7]),
        .I1(Q[7]),
        .I2(or_ln134_10_reg_32672[7]),
        .I3(or_ln134_8_fu_5218_p3[6]),
        .I4(DOADO[3]),
        .I5(or_ln134_10_reg_32672[0]),
        .O(\ct_load_2_reg_32187_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[0]_i_1 
       (.I0(q2_reg_i_185__0_0[0]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I2(x_assign_201_reg_35093[0]),
        .I3(\xor_ln124_300_reg_35213[0]_i_2_n_0 ),
        .I4(\xor_ln124_77_reg_33017_reg[7] [0]),
        .I5(x_assign_196_reg_35015[0]),
        .O(\xor_ln124_237_reg_34599_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[0]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[0]),
        .I1(x_assign_196_reg_35015[4]),
        .I2(or_ln134_145_fu_22910_p3[0]),
        .I3(x_assign_216_reg_35119[3]),
        .I4(x_assign_218_reg_35141[0]),
        .I5(or_ln134_146_fu_22916_p3[0]),
        .O(\xor_ln124_300_reg_35213[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[2]_i_1 
       (.I0(q2_reg_i_185__0_0[2]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I2(x_assign_201_reg_35093[2]),
        .I3(\xor_ln124_300_reg_35213[2]_i_2_n_0 ),
        .I4(\xor_ln124_77_reg_33017_reg[7] [2]),
        .I5(x_assign_196_reg_35015[2]),
        .O(\xor_ln124_237_reg_34599_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[2]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[2]),
        .I1(or_ln134_131_fu_22722_p3[0]),
        .I2(or_ln134_145_fu_22910_p3[2]),
        .I3(or_ln134_146_fu_22916_p3[1]),
        .I4(x_assign_218_reg_35141[2]),
        .I5(x_assign_216_reg_35119[1]),
        .O(\xor_ln124_300_reg_35213[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[3]_i_1 
       (.I0(q2_reg_i_185__0_0[3]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I2(x_assign_201_reg_35093[3]),
        .I3(\xor_ln124_300_reg_35213[3]_i_2_n_0 ),
        .I4(\xor_ln124_77_reg_33017_reg[7] [3]),
        .I5(x_assign_196_reg_35015[3]),
        .O(\xor_ln124_237_reg_34599_reg[3] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_35213[3]_i_2 
       (.I0(or_ln134_132_fu_22728_p3[3]),
        .I1(or_ln134_131_fu_22722_p3[1]),
        .I2(or_ln134_145_fu_22910_p3[3]),
        .I3(or_ln134_146_fu_22916_p3[2]),
        .I4(x_assign_218_reg_35141[3]),
        .I5(x_assign_216_reg_35119[2]),
        .O(\xor_ln124_300_reg_35213[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[0]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(or_ln134_10_reg_32672[0]),
        .I3(x_assign_15_reg_32610[3]),
        .I4(x_assign_13_reg_32707[0]),
        .I5(or_ln134_8_fu_5218_p3[0]),
        .O(\ct_load_3_reg_32218_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[1]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [1]),
        .I1(clefia_s1_q6[1]),
        .I2(or_ln134_10_reg_32672[1]),
        .I3(or_ln134_8_fu_5218_p3[0]),
        .I4(x_assign_13_reg_32707[1]),
        .I5(x_assign_15_reg_32610[0]),
        .O(\ct_load_3_reg_32218_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[2]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [2]),
        .I1(clefia_s1_q6[2]),
        .I2(or_ln134_10_reg_32672[2]),
        .I3(or_ln134_8_fu_5218_p3[1]),
        .I4(x_assign_13_reg_32707[2]),
        .I5(x_assign_15_reg_32610[1]),
        .O(\ct_load_3_reg_32218_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[3]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [3]),
        .I1(clefia_s1_q6[3]),
        .I2(or_ln134_10_reg_32672[3]),
        .I3(or_ln134_8_fu_5218_p3[2]),
        .I4(x_assign_13_reg_32707[3]),
        .I5(x_assign_15_reg_32610[2]),
        .O(\ct_load_3_reg_32218_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[4]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [4]),
        .I1(DOADO[1]),
        .I2(or_ln134_10_reg_32672[4]),
        .I3(or_ln134_8_fu_5218_p3[3]),
        .I4(x_assign_13_reg_32707[4]),
        .I5(or_ln134_8_fu_5218_p3[4]),
        .O(\ct_load_3_reg_32218_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[5]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [5]),
        .I1(DOADO[2]),
        .I2(or_ln134_10_reg_32672[5]),
        .I3(or_ln134_8_fu_5218_p3[4]),
        .I4(x_assign_13_reg_32707[5]),
        .I5(or_ln134_8_fu_5218_p3[5]),
        .O(\ct_load_3_reg_32218_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[6]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [6]),
        .I1(DOADO[3]),
        .I2(or_ln134_10_reg_32672[6]),
        .I3(or_ln134_8_fu_5218_p3[5]),
        .I4(x_assign_13_reg_32707[6]),
        .I5(or_ln134_8_fu_5218_p3[6]),
        .O(\ct_load_3_reg_32218_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_32761[7]_i_1 
       (.I0(\xor_ln124_30_reg_32761_reg[7] [7]),
        .I1(DOADO[4]),
        .I2(or_ln134_10_reg_32672[7]),
        .I3(or_ln134_8_fu_5218_p3[6]),
        .I4(x_assign_13_reg_32707[7]),
        .I5(x_assign_15_reg_32610[3]),
        .O(\ct_load_3_reg_32218_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[0]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [0]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[0]),
        .I5(q2_reg_0[7]),
        .O(q2_reg_21[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[1]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q1_reg_1[0]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [1]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I4(DOBDO[1]),
        .I5(q2_reg_0[0]),
        .O(q2_reg_21[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_314_reg_35579[2]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_314_reg_35579[2]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [0]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_21[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[2]_i_2 
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[1]),
        .I4(DOBDO[2]),
        .I5(\xor_ln124_314_reg_35579_reg[7] [2]),
        .O(\xor_ln124_314_reg_35579[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_314_reg_35579[3]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(\xor_ln124_314_reg_35579[3]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_21[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[3]_i_2 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [1]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[2]),
        .I4(DOBDO[3]),
        .I5(\xor_ln124_314_reg_35579_reg[7] [3]),
        .O(\xor_ln124_314_reg_35579[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_314_reg_35579[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_314_reg_35579[4]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_21[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[4]_i_2 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [2]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[3]),
        .I4(DOBDO[4]),
        .I5(\xor_ln124_314_reg_35579_reg[7] [4]),
        .O(\xor_ln124_314_reg_35579[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_314_reg_35579[5]_i_1 
       (.I0(q1_reg_1[4]),
        .I1(q2_reg_0[7]),
        .I2(\xor_ln124_314_reg_35579_reg[5] ),
        .O(q2_reg_21[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[6]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(q1_reg_1[5]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [5]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I4(DOBDO[6]),
        .I5(q2_reg_0[5]),
        .O(q2_reg_21[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_314_reg_35579[7]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q1_reg_1[6]),
        .I2(\xor_ln124_314_reg_35579_reg[7] [6]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [5]),
        .I4(DOBDO[7]),
        .I5(q2_reg_0[6]),
        .O(q2_reg_21[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[2]_i_2 
       (.I0(q1_reg_1[2]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [1]),
        .I2(q2_reg_0[0]),
        .I3(q2_reg_0[6]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [0]),
        .O(q1_reg_21));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_315_reg_35585[3]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(\xor_ln124_315_reg_35585[3]_i_2_n_0 ),
        .I2(DOBDO[2]),
        .I3(\xor_ln124_315_reg_35585_reg[5] [0]),
        .I4(DOBDO[7]),
        .O(\xor_ln124_291_reg_35036_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[3]_i_2 
       (.I0(q1_reg_1[3]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [2]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[6]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [1]),
        .O(\xor_ln124_315_reg_35585[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_315_reg_35585[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_315_reg_35585[4]_i_2_n_0 ),
        .I2(DOBDO[3]),
        .I3(\xor_ln124_315_reg_35585_reg[5] [1]),
        .I4(DOBDO[7]),
        .O(\xor_ln124_291_reg_35036_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_315_reg_35585[4]_i_2 
       (.I0(q1_reg_1[4]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[6]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [2]),
        .O(\xor_ln124_315_reg_35585[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_315_reg_35585[5]_i_1 
       (.I0(\xor_ln124_315_reg_35585_reg[5] [2]),
        .I1(q2_reg_0[7]),
        .I2(\xor_ln124_315_reg_35585_reg[5]_0 ),
        .O(\xor_ln124_291_reg_35036_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35591[0]_i_1 
       (.I0(\xor_ln124_316_reg_35591_reg[7] [0]),
        .I1(q1_reg_1[7]),
        .I2(DOBDO[6]),
        .I3(q1_reg_1[6]),
        .I4(q2_reg_0[7]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [0]),
        .O(\xor_ln124_292_reg_35041_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35591[1]_i_1 
       (.I0(\xor_ln124_316_reg_35591_reg[7] [1]),
        .I1(q1_reg_1[0]),
        .I2(DOBDO[7]),
        .I3(q1_reg_1[7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [1]),
        .O(\xor_ln124_292_reg_35041_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_316_reg_35591[2]_i_1 
       (.I0(\xor_ln124_157_reg_34067[2]_i_2_n_0 ),
        .I1(\xor_ln124_316_reg_35591_reg[7] [2]),
        .I2(q2_reg_0[7]),
        .O(\xor_ln124_292_reg_35041_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_316_reg_35591[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_380_reg_36258_reg[3] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I3(\xor_ln124_316_reg_35591_reg[7] [3]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_292_reg_35041_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_316_reg_35591[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_380_reg_36258_reg[4] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I3(\xor_ln124_316_reg_35591_reg[7] [4]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_292_reg_35041_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_316_reg_35591[5]_i_1 
       (.I0(\xor_ln124_316_reg_35591_reg[7] [5]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[5] ),
        .O(\xor_ln124_292_reg_35041_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35591[6]_i_1 
       (.I0(\xor_ln124_316_reg_35591_reg[7] [6]),
        .I1(q1_reg_1[5]),
        .I2(DOBDO[4]),
        .I3(q1_reg_1[4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(\xor_ln124_292_reg_35041_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_35591[7]_i_1 
       (.I0(\xor_ln124_316_reg_35591_reg[7] [7]),
        .I1(q1_reg_1[6]),
        .I2(DOBDO[5]),
        .I3(q1_reg_1[5]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [7]),
        .O(\xor_ln124_292_reg_35041_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_317_reg_35597[5]_i_1 
       (.I0(q1_reg_1[7]),
        .I1(q1_reg_1[3]),
        .I2(\xor_ln124_317_reg_35597_reg[5] ),
        .O(q1_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[0]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [0]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [0]),
        .I2(x_assign_234_reg_35283[6]),
        .I3(x_assign_237_reg_35305[6]),
        .I4(x_assign_234_reg_35283[0]),
        .I5(x_assign_235_reg_35289[0]),
        .O(\xor_ln124_283_reg_35249_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[1]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [1]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [1]),
        .I2(x_assign_234_reg_35283[7]),
        .I3(x_assign_237_reg_35305[7]),
        .I4(x_assign_234_reg_35283[1]),
        .I5(x_assign_235_reg_35289[1]),
        .O(\xor_ln124_283_reg_35249_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[2]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [2]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [2]),
        .I2(\xor_ln124_325_reg_35366_reg[5]_0 [0]),
        .I3(\xor_ln124_325_reg_35366_reg[5]_1 [0]),
        .I4(x_assign_234_reg_35283[2]),
        .I5(x_assign_235_reg_35289[2]),
        .O(\xor_ln124_283_reg_35249_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[3]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [3]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [3]),
        .I2(\xor_ln124_325_reg_35366_reg[5]_0 [1]),
        .I3(\xor_ln124_325_reg_35366_reg[5]_1 [1]),
        .I4(x_assign_234_reg_35283[3]),
        .I5(x_assign_235_reg_35289[3]),
        .O(\xor_ln124_283_reg_35249_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[4]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [4]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [4]),
        .I2(\xor_ln124_325_reg_35366_reg[5]_0 [2]),
        .I3(\xor_ln124_325_reg_35366_reg[5]_1 [2]),
        .I4(x_assign_234_reg_35283[4]),
        .I5(or_ln134_156_fu_24048_p3[0]),
        .O(\xor_ln124_283_reg_35249_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[5]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [5]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [5]),
        .I2(\xor_ln124_325_reg_35366_reg[5]_0 [3]),
        .I3(\xor_ln124_325_reg_35366_reg[5]_1 [3]),
        .I4(x_assign_234_reg_35283[5]),
        .I5(or_ln134_156_fu_24048_p3[1]),
        .O(\xor_ln124_283_reg_35249_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[6]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [6]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [6]),
        .I2(x_assign_234_reg_35283[4]),
        .I3(x_assign_237_reg_35305[4]),
        .I4(x_assign_234_reg_35283[6]),
        .I5(x_assign_235_reg_35289[4]),
        .O(\xor_ln124_283_reg_35249_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_323_reg_35356[7]_i_1 
       (.I0(\xor_ln124_323_reg_35356_reg[7] [7]),
        .I1(\xor_ln124_27_reg_32743_reg[7] [7]),
        .I2(x_assign_234_reg_35283[5]),
        .I3(x_assign_237_reg_35305[5]),
        .I4(x_assign_234_reg_35283[7]),
        .I5(x_assign_235_reg_35289[5]),
        .O(\xor_ln124_283_reg_35249_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[0]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [0]),
        .I2(\xor_ln124_325_reg_35366_reg[3] [0]),
        .I3(x_assign_237_reg_35305[0]),
        .I4(x_assign_234_reg_35283[6]),
        .I5(x_assign_237_reg_35305[6]),
        .O(\reg_2428_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[1]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [1]),
        .I2(\xor_ln124_325_reg_35366_reg[3] [1]),
        .I3(x_assign_237_reg_35305[1]),
        .I4(x_assign_234_reg_35283[7]),
        .I5(x_assign_237_reg_35305[7]),
        .O(\reg_2428_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[2]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [2]),
        .I2(\xor_ln124_325_reg_35366_reg[3] [2]),
        .I3(x_assign_237_reg_35305[2]),
        .I4(\xor_ln124_325_reg_35366_reg[5]_0 [0]),
        .I5(\xor_ln124_325_reg_35366_reg[5]_1 [0]),
        .O(\reg_2428_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[3]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [3]),
        .I2(\xor_ln124_325_reg_35366_reg[3] [3]),
        .I3(x_assign_237_reg_35305[3]),
        .I4(\xor_ln124_325_reg_35366_reg[5]_0 [1]),
        .I5(\xor_ln124_325_reg_35366_reg[5]_1 [1]),
        .O(\reg_2428_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[4]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [4]),
        .I2(or_ln134_155_fu_24042_p3[2]),
        .I3(x_assign_237_reg_35305[4]),
        .I4(\xor_ln124_325_reg_35366_reg[5]_0 [2]),
        .I5(\xor_ln124_325_reg_35366_reg[5]_1 [2]),
        .O(\reg_2428_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[5]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [5]),
        .I2(or_ln134_155_fu_24042_p3[3]),
        .I3(x_assign_237_reg_35305[5]),
        .I4(\xor_ln124_325_reg_35366_reg[5]_0 [3]),
        .I5(\xor_ln124_325_reg_35366_reg[5]_1 [3]),
        .O(\reg_2428_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[6]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [6]),
        .I2(or_ln134_155_fu_24042_p3[0]),
        .I3(x_assign_237_reg_35305[6]),
        .I4(x_assign_234_reg_35283[4]),
        .I5(x_assign_237_reg_35305[4]),
        .O(\reg_2428_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_35366[7]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(\xor_ln124_325_reg_35366_reg[7] [7]),
        .I2(or_ln134_155_fu_24042_p3[1]),
        .I3(x_assign_237_reg_35305[7]),
        .I4(x_assign_234_reg_35283[5]),
        .I5(x_assign_237_reg_35305[5]),
        .O(\reg_2428_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[0]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [0]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I2(or_ln134_147_fu_24994_p3[0]),
        .I3(\xor_ln124_330_reg_35539[0]_i_2_n_0 ),
        .I4(\xor_ln124_330_reg_35539_reg[7] [0]),
        .I5(x_assign_223_reg_35413[4]),
        .O(\reg_2419_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[0]_i_2 
       (.I0(x_assign_222_reg_35407[0]),
        .I1(x_assign_223_reg_35413[0]),
        .I2(x_assign_242_reg_35477[3]),
        .I3(or_ln134_159_fu_25170_p3[0]),
        .I4(or_ln134_160_fu_25176_p3[0]),
        .I5(x_assign_240_reg_35455[0]),
        .O(\xor_ln124_330_reg_35539[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[4]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [4]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I2(or_ln134_147_fu_24994_p3[4]),
        .I3(\xor_ln124_330_reg_35539[4]_i_2_n_0 ),
        .I4(\xor_ln124_330_reg_35539_reg[7] [4]),
        .I5(or_ln134_148_fu_25000_p3[2]),
        .O(\reg_2419_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[4]_i_2 
       (.I0(x_assign_222_reg_35407[4]),
        .I1(or_ln134_148_fu_25000_p3[4]),
        .I2(or_ln134_160_fu_25176_p3[3]),
        .I3(or_ln134_159_fu_25170_p3[4]),
        .I4(or_ln134_160_fu_25176_p3[4]),
        .I5(x_assign_240_reg_35455[4]),
        .O(\xor_ln124_330_reg_35539[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[5]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [5]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I2(or_ln134_147_fu_24994_p3[5]),
        .I3(\xor_ln124_330_reg_35539[5]_i_2_n_0 ),
        .I4(\xor_ln124_330_reg_35539_reg[7] [5]),
        .I5(or_ln134_148_fu_25000_p3[3]),
        .O(\reg_2419_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[5]_i_2 
       (.I0(x_assign_222_reg_35407[5]),
        .I1(or_ln134_148_fu_25000_p3[5]),
        .I2(or_ln134_160_fu_25176_p3[4]),
        .I3(or_ln134_159_fu_25170_p3[5]),
        .I4(or_ln134_160_fu_25176_p3[5]),
        .I5(x_assign_240_reg_35455[5]),
        .O(\xor_ln124_330_reg_35539[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[6]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [6]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I2(or_ln134_147_fu_24994_p3[6]),
        .I3(\xor_ln124_330_reg_35539[6]_i_2_n_0 ),
        .I4(\xor_ln124_330_reg_35539_reg[7] [6]),
        .I5(or_ln134_148_fu_25000_p3[4]),
        .O(\reg_2419_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[6]_i_2 
       (.I0(x_assign_222_reg_35407[6]),
        .I1(x_assign_223_reg_35413[4]),
        .I2(or_ln134_160_fu_25176_p3[5]),
        .I3(or_ln134_159_fu_25170_p3[6]),
        .I4(or_ln134_160_fu_25176_p3[6]),
        .I5(x_assign_240_reg_35455[6]),
        .O(\xor_ln124_330_reg_35539[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[7]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [7]),
        .I1(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I2(or_ln134_147_fu_24994_p3[7]),
        .I3(\xor_ln124_330_reg_35539[7]_i_2_n_0 ),
        .I4(\xor_ln124_330_reg_35539_reg[7] [7]),
        .I5(or_ln134_148_fu_25000_p3[5]),
        .O(\reg_2419_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_330_reg_35539[7]_i_2 
       (.I0(x_assign_222_reg_35407[7]),
        .I1(x_assign_223_reg_35413[5]),
        .I2(or_ln134_160_fu_25176_p3[6]),
        .I3(or_ln134_159_fu_25170_p3[7]),
        .I4(x_assign_242_reg_35477[3]),
        .I5(x_assign_240_reg_35455[7]),
        .O(\xor_ln124_330_reg_35539[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[0]_i_1 
       (.I0(q0_reg_i_83__0_0[0]),
        .I1(q0_reg_i_83__0_1[0]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [0]),
        .I3(\xor_ln124_332_reg_35549[0]_i_2_n_0 ),
        .I4(x_assign_223_reg_35413[4]),
        .I5(or_ln134_147_fu_24994_p3[0]),
        .O(\xor_ln124_268_reg_34875_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[0]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(\xor_ln124_332_reg_35549_reg[3]_0 [0]),
        .I2(x_assign_243_reg_35493[4]),
        .I3(x_assign_240_reg_35455[7]),
        .I4(or_ln134_160_fu_25176_p3[0]),
        .I5(x_assign_240_reg_35455[0]),
        .O(\xor_ln124_332_reg_35549[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[2]_i_1 
       (.I0(q0_reg_i_83__0_0[2]),
        .I1(q0_reg_i_83__0_1[2]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [2]),
        .I3(\xor_ln124_332_reg_35549[2]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[0]),
        .I5(or_ln134_147_fu_24994_p3[2]),
        .O(\xor_ln124_268_reg_34875_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[2]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(\xor_ln124_332_reg_35549_reg[3]_0 [2]),
        .I2(\xor_ln124_332_reg_35549_reg[4] [0]),
        .I3(\xor_ln124_332_reg_35549_reg[4]_0 [0]),
        .I4(x_assign_242_reg_35477[1]),
        .I5(x_assign_240_reg_35455[2]),
        .O(\xor_ln124_332_reg_35549[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[3]_i_1 
       (.I0(q0_reg_i_83__0_0[3]),
        .I1(q0_reg_i_83__0_1[3]),
        .I2(\xor_ln124_332_reg_35549_reg[3] [3]),
        .I3(\xor_ln124_332_reg_35549[3]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[1]),
        .I5(or_ln134_147_fu_24994_p3[3]),
        .O(\xor_ln124_268_reg_34875_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[3]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I1(\xor_ln124_332_reg_35549_reg[3]_0 [3]),
        .I2(\xor_ln124_332_reg_35549_reg[4] [1]),
        .I3(\xor_ln124_332_reg_35549_reg[4]_0 [1]),
        .I4(x_assign_242_reg_35477[2]),
        .I5(x_assign_240_reg_35455[3]),
        .O(\xor_ln124_332_reg_35549[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[4]_i_1 
       (.I0(q0_reg_i_83__0_0[4]),
        .I1(q0_reg_i_83__0_1[4]),
        .I2(or_ln134_147_fu_24994_p3[6]),
        .I3(\xor_ln124_332_reg_35549[4]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[2]),
        .I5(or_ln134_147_fu_24994_p3[4]),
        .O(\xor_ln124_268_reg_34875_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[4]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(or_ln134_149_fu_25006_p3[6]),
        .I2(\xor_ln124_332_reg_35549_reg[4] [2]),
        .I3(\xor_ln124_332_reg_35549_reg[4]_0 [2]),
        .I4(or_ln134_160_fu_25176_p3[4]),
        .I5(x_assign_240_reg_35455[4]),
        .O(\xor_ln124_332_reg_35549[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[6]_i_1 
       (.I0(q0_reg_i_83__0_0[6]),
        .I1(q0_reg_i_83__0_1[6]),
        .I2(or_ln134_147_fu_24994_p3[0]),
        .I3(\xor_ln124_332_reg_35549[6]_i_2_n_0 ),
        .I4(or_ln134_148_fu_25000_p3[4]),
        .I5(or_ln134_147_fu_24994_p3[6]),
        .O(\xor_ln124_268_reg_34875_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_35549[6]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(or_ln134_149_fu_25006_p3[0]),
        .I2(x_assign_243_reg_35493[2]),
        .I3(x_assign_240_reg_35455[5]),
        .I4(or_ln134_160_fu_25176_p3[6]),
        .I5(x_assign_240_reg_35455[6]),
        .O(\xor_ln124_332_reg_35549[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[0]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(DOBDO[0]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I3(q1_reg_1[7]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_346_reg_35915_reg[7] [0]),
        .O(q2_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(DOBDO[1]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(q1_reg_1[0]),
        .I4(q2_reg_0[7]),
        .I5(\xor_ln124_346_reg_35915_reg[7] [1]),
        .O(q2_reg_5[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_346_reg_35915[2]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(\xor_ln124_346_reg_35915[2]_i_2_n_0 ),
        .I2(\xor_ln124_346_reg_35915_reg[7] [2]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[2]),
        .O(q2_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[2]_i_2 
       (.I0(q1_reg_1[1]),
        .I1(q1_reg_1[7]),
        .I2(q2_reg_0[7]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [0]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[0]),
        .O(\xor_ln124_346_reg_35915[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_346_reg_35915[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_346_reg_35915[3]_i_2_n_0 ),
        .I2(\xor_ln124_346_reg_35915_reg[7] [3]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[3]),
        .O(q2_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[3]_i_2 
       (.I0(q1_reg_1[2]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [1]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[1]),
        .O(\xor_ln124_346_reg_35915[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_346_reg_35915[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_346_reg_35915[4]_i_2_n_0 ),
        .I2(\xor_ln124_346_reg_35915_reg[7] [4]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[4]),
        .O(q2_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[4]_i_2 
       (.I0(q1_reg_1[3]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [2]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I4(q2_reg_0[6]),
        .I5(q2_reg_0[2]),
        .O(\xor_ln124_346_reg_35915[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[5]_i_2 
       (.I0(DOBDO[5]),
        .I1(q2_reg_0[4]),
        .I2(q2_reg_0[7]),
        .I3(q2_reg_0[3]),
        .I4(\xor_ln124_346_reg_35915_reg[7] [5]),
        .I5(q1_reg_1[4]),
        .O(q2_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[6]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(DOBDO[6]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I3(q1_reg_1[5]),
        .I4(q2_reg_0[4]),
        .I5(\xor_ln124_346_reg_35915_reg[7] [6]),
        .O(q2_reg_5[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_346_reg_35915[7]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(DOBDO[7]),
        .I2(\xor_ln124_348_reg_35927_reg[7] [5]),
        .I3(q1_reg_1[6]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_346_reg_35915_reg[7] [7]),
        .O(q2_reg_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_347_reg_35921[5]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[3]),
        .I2(\xor_ln124_347_reg_35921_reg[5] ),
        .O(q2_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35927[0]_i_1 
       (.I0(\xor_ln124_348_reg_35927_reg[7]_0 [0]),
        .I1(q1_reg_1[7]),
        .I2(DOBDO[6]),
        .I3(q1_reg_1[6]),
        .I4(q2_reg_0[7]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [0]),
        .O(\xor_ln124_324_reg_35361_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35927[1]_i_1 
       (.I0(\xor_ln124_348_reg_35927_reg[7]_0 [1]),
        .I1(q1_reg_1[0]),
        .I2(DOBDO[7]),
        .I3(q1_reg_1[7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [1]),
        .O(\xor_ln124_324_reg_35361_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_348_reg_35927[2]_i_1 
       (.I0(\xor_ln124_157_reg_34067[2]_i_2_n_0 ),
        .I1(\xor_ln124_348_reg_35927_reg[7]_0 [2]),
        .I2(q2_reg_0[7]),
        .O(\xor_ln124_324_reg_35361_reg[7] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_348_reg_35927[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_380_reg_36258_reg[3] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I3(\xor_ln124_348_reg_35927_reg[7]_0 [3]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_324_reg_35361_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_348_reg_35927[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_380_reg_36258_reg[4] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I3(\xor_ln124_348_reg_35927_reg[7]_0 [4]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_324_reg_35361_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_348_reg_35927[5]_i_1 
       (.I0(\xor_ln124_348_reg_35927_reg[7]_0 [5]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[5] ),
        .O(\xor_ln124_324_reg_35361_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35927[6]_i_1 
       (.I0(\xor_ln124_348_reg_35927_reg[7]_0 [6]),
        .I1(q1_reg_1[5]),
        .I2(DOBDO[4]),
        .I3(q1_reg_1[4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(\xor_ln124_324_reg_35361_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_348_reg_35927[7]_i_1 
       (.I0(\xor_ln124_348_reg_35927_reg[7]_0 [7]),
        .I1(q1_reg_1[6]),
        .I2(DOBDO[5]),
        .I3(q1_reg_1[5]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [7]),
        .O(\xor_ln124_324_reg_35361_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_349_reg_35933[5]_i_1 
       (.I0(\xor_ln124_349_reg_35933_reg[5] ),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_349_reg_35933_reg[5]_0 ),
        .O(\xor_ln124_325_reg_35366_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[0]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [0]),
        .I2(x_assign_258_reg_35619[0]),
        .I3(x_assign_259_reg_35625[0]),
        .I4(x_assign_261_reg_35641[6]),
        .I5(x_assign_258_reg_35619[6]),
        .O(\reg_2462_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[1]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [1]),
        .I2(x_assign_258_reg_35619[1]),
        .I3(x_assign_259_reg_35625[1]),
        .I4(x_assign_261_reg_35641[7]),
        .I5(x_assign_258_reg_35619[7]),
        .O(\reg_2462_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[2]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [2]),
        .I2(x_assign_258_reg_35619[2]),
        .I3(x_assign_259_reg_35625[2]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [0]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [0]),
        .O(\reg_2462_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[3]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [3]),
        .I2(x_assign_258_reg_35619[3]),
        .I3(x_assign_259_reg_35625[3]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [1]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [1]),
        .O(\reg_2462_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[4]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [4]),
        .I2(x_assign_258_reg_35619[4]),
        .I3(or_ln134_172_fu_26320_p3[0]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [2]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [2]),
        .O(\reg_2462_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[5]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [5]),
        .I2(x_assign_258_reg_35619[5]),
        .I3(or_ln134_172_fu_26320_p3[1]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [3]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [3]),
        .O(\reg_2462_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[6]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [6]),
        .I2(x_assign_258_reg_35619[6]),
        .I3(x_assign_259_reg_35625[4]),
        .I4(x_assign_261_reg_35641[4]),
        .I5(x_assign_258_reg_35619[4]),
        .O(\reg_2462_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_355_reg_35692[7]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I1(\xor_ln124_355_reg_35692_reg[7]_0 [7]),
        .I2(x_assign_258_reg_35619[7]),
        .I3(x_assign_259_reg_35625[5]),
        .I4(x_assign_261_reg_35641[5]),
        .I5(x_assign_258_reg_35619[5]),
        .O(\reg_2462_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[0]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [0]),
        .I2(\xor_ln124_357_reg_35702_reg[3] [0]),
        .I3(x_assign_261_reg_35641[0]),
        .I4(x_assign_261_reg_35641[6]),
        .I5(x_assign_258_reg_35619[6]),
        .O(\reg_2493_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[1]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [1]),
        .I2(\xor_ln124_357_reg_35702_reg[3] [1]),
        .I3(x_assign_261_reg_35641[1]),
        .I4(x_assign_261_reg_35641[7]),
        .I5(x_assign_258_reg_35619[7]),
        .O(\reg_2493_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[2]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [2]),
        .I2(\xor_ln124_357_reg_35702_reg[3] [2]),
        .I3(x_assign_261_reg_35641[2]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [0]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [0]),
        .O(\reg_2493_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[3]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [3]),
        .I2(\xor_ln124_357_reg_35702_reg[3] [3]),
        .I3(x_assign_261_reg_35641[3]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [1]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [1]),
        .O(\reg_2493_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[4]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [4]),
        .I2(or_ln134_171_fu_26314_p3[2]),
        .I3(x_assign_261_reg_35641[4]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [2]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [2]),
        .O(\reg_2493_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[5]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [5]),
        .I2(or_ln134_171_fu_26314_p3[3]),
        .I3(x_assign_261_reg_35641[5]),
        .I4(\xor_ln124_357_reg_35702_reg[5]_0 [3]),
        .I5(\xor_ln124_357_reg_35702_reg[5]_1 [3]),
        .O(\reg_2493_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[6]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [6]),
        .I2(or_ln134_171_fu_26314_p3[0]),
        .I3(x_assign_261_reg_35641[6]),
        .I4(x_assign_261_reg_35641[4]),
        .I5(x_assign_258_reg_35619[4]),
        .O(\reg_2493_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_357_reg_35702[7]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I1(\xor_ln124_357_reg_35702_reg[7]_0 [7]),
        .I2(or_ln134_171_fu_26314_p3[1]),
        .I3(x_assign_261_reg_35641[7]),
        .I4(x_assign_261_reg_35641[5]),
        .I5(x_assign_258_reg_35619[5]),
        .O(\reg_2493_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[0]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [0]),
        .I1(q1_reg_i_168_0[0]),
        .I2(x_assign_246_reg_35743[0]),
        .I3(\xor_ln124_362_reg_35875[0]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[0]),
        .I5(x_assign_247_reg_35749[4]),
        .O(\reg_2469_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[0]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(x_assign_247_reg_35749[0]),
        .I2(x_assign_264_reg_35791[0]),
        .I3(or_ln134_176_fu_27448_p3[0]),
        .I4(x_assign_266_reg_35813[3]),
        .I5(or_ln134_175_fu_27442_p3[0]),
        .O(\xor_ln124_362_reg_35875[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[1]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [1]),
        .I1(q1_reg_i_168_0[1]),
        .I2(x_assign_246_reg_35743[1]),
        .I3(\xor_ln124_362_reg_35875[1]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[1]),
        .I5(x_assign_247_reg_35749[5]),
        .O(\reg_2469_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[1]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I1(x_assign_247_reg_35749[1]),
        .I2(x_assign_264_reg_35791[1]),
        .I3(x_assign_266_reg_35813[0]),
        .I4(or_ln134_176_fu_27448_p3[0]),
        .I5(or_ln134_175_fu_27442_p3[1]),
        .O(\xor_ln124_362_reg_35875[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[2]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [2]),
        .I1(q1_reg_i_168_0[2]),
        .I2(x_assign_246_reg_35743[2]),
        .I3(\xor_ln124_362_reg_35875[2]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[2]),
        .I5(or_ln134_164_fu_27272_p3[0]),
        .O(\reg_2469_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[2]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(x_assign_247_reg_35749[2]),
        .I2(x_assign_264_reg_35791[2]),
        .I3(x_assign_266_reg_35813[1]),
        .I4(or_ln134_176_fu_27448_p3[1]),
        .I5(or_ln134_175_fu_27442_p3[2]),
        .O(\xor_ln124_362_reg_35875[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[4]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [4]),
        .I1(q1_reg_i_168_0[4]),
        .I2(x_assign_246_reg_35743[4]),
        .I3(\xor_ln124_362_reg_35875[4]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[4]),
        .I5(or_ln134_164_fu_27272_p3[2]),
        .O(\reg_2469_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[4]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(or_ln134_164_fu_27272_p3[4]),
        .I2(x_assign_264_reg_35791[4]),
        .I3(or_ln134_176_fu_27448_p3[4]),
        .I4(or_ln134_176_fu_27448_p3[3]),
        .I5(or_ln134_175_fu_27442_p3[4]),
        .O(\xor_ln124_362_reg_35875[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[5]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [5]),
        .I1(q1_reg_i_168_0[5]),
        .I2(x_assign_246_reg_35743[5]),
        .I3(\xor_ln124_362_reg_35875[5]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[5]),
        .I5(or_ln134_164_fu_27272_p3[3]),
        .O(\reg_2469_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[5]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I1(or_ln134_164_fu_27272_p3[5]),
        .I2(x_assign_264_reg_35791[5]),
        .I3(or_ln134_176_fu_27448_p3[5]),
        .I4(or_ln134_176_fu_27448_p3[4]),
        .I5(or_ln134_175_fu_27442_p3[5]),
        .O(\xor_ln124_362_reg_35875[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[6]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7] [6]),
        .I1(q1_reg_i_168_0[6]),
        .I2(x_assign_246_reg_35743[6]),
        .I3(\xor_ln124_362_reg_35875[6]_i_2_n_0 ),
        .I4(or_ln134_163_fu_27266_p3[6]),
        .I5(or_ln134_164_fu_27272_p3[4]),
        .O(\reg_2469_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_35875[6]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(x_assign_247_reg_35749[4]),
        .I2(x_assign_264_reg_35791[6]),
        .I3(or_ln134_176_fu_27448_p3[6]),
        .I4(or_ln134_176_fu_27448_p3[5]),
        .I5(or_ln134_175_fu_27442_p3[6]),
        .O(\xor_ln124_362_reg_35875[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[2]_i_1 
       (.I0(\xor_ln124_364_reg_35885_reg[7] [2]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I2(or_ln134_164_fu_27272_p3[0]),
        .I3(\xor_ln124_364_reg_35885[2]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [2]),
        .I5(or_ln134_163_fu_27266_p3[2]),
        .O(\xor_ln124_300_reg_35213_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[2]_i_2 
       (.I0(\xor_ln124_364_reg_35885_reg[3] [2]),
        .I1(\xor_ln124_364_reg_35885_reg[3]_0 [2]),
        .I2(x_assign_264_reg_35791[2]),
        .I3(x_assign_266_reg_35813[1]),
        .I4(\xor_ln124_364_reg_35885_reg[4] [0]),
        .I5(\xor_ln124_364_reg_35885_reg[4]_0 [0]),
        .O(\xor_ln124_364_reg_35885[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[3]_i_1 
       (.I0(\xor_ln124_364_reg_35885_reg[7] [3]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I2(or_ln134_164_fu_27272_p3[1]),
        .I3(\xor_ln124_364_reg_35885[3]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [3]),
        .I5(or_ln134_163_fu_27266_p3[3]),
        .O(\xor_ln124_300_reg_35213_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[3]_i_2 
       (.I0(\xor_ln124_364_reg_35885_reg[3] [3]),
        .I1(\xor_ln124_364_reg_35885_reg[3]_0 [3]),
        .I2(x_assign_264_reg_35791[3]),
        .I3(x_assign_266_reg_35813[2]),
        .I4(\xor_ln124_364_reg_35885_reg[4] [1]),
        .I5(\xor_ln124_364_reg_35885_reg[4]_0 [1]),
        .O(\xor_ln124_364_reg_35885[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[4]_i_1 
       (.I0(\xor_ln124_364_reg_35885_reg[7] [4]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I2(or_ln134_164_fu_27272_p3[2]),
        .I3(\xor_ln124_364_reg_35885[4]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [4]),
        .I5(or_ln134_163_fu_27266_p3[4]),
        .O(\xor_ln124_300_reg_35213_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[4]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[6]),
        .I1(or_ln134_163_fu_27266_p3[6]),
        .I2(x_assign_264_reg_35791[4]),
        .I3(or_ln134_176_fu_27448_p3[4]),
        .I4(\xor_ln124_364_reg_35885_reg[4] [2]),
        .I5(\xor_ln124_364_reg_35885_reg[4]_0 [2]),
        .O(\xor_ln124_364_reg_35885[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[6]_i_1 
       (.I0(\xor_ln124_364_reg_35885_reg[7] [6]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I2(or_ln134_164_fu_27272_p3[4]),
        .I3(\xor_ln124_364_reg_35885[6]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [6]),
        .I5(or_ln134_163_fu_27266_p3[6]),
        .O(\xor_ln124_300_reg_35213_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[6]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[0]),
        .I1(or_ln134_163_fu_27266_p3[0]),
        .I2(x_assign_264_reg_35791[6]),
        .I3(or_ln134_176_fu_27448_p3[6]),
        .I4(x_assign_267_reg_35829[2]),
        .I5(x_assign_264_reg_35791[5]),
        .O(\xor_ln124_364_reg_35885[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[7]_i_1 
       (.I0(\xor_ln124_364_reg_35885_reg[7] [7]),
        .I1(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I2(or_ln134_164_fu_27272_p3[5]),
        .I3(\xor_ln124_364_reg_35885[7]_i_2_n_0 ),
        .I4(\xor_ln124_203_reg_34306_reg[7]_1 [7]),
        .I5(or_ln134_163_fu_27266_p3[7]),
        .O(\xor_ln124_300_reg_35213_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_35885[7]_i_2 
       (.I0(or_ln134_165_fu_27278_p3[1]),
        .I1(or_ln134_163_fu_27266_p3[1]),
        .I2(x_assign_264_reg_35791[7]),
        .I3(x_assign_266_reg_35813[3]),
        .I4(x_assign_267_reg_35829[3]),
        .I5(x_assign_264_reg_35791[6]),
        .O(\xor_ln124_364_reg_35885[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[0]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_378_reg_36246_reg[7] [0]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [6]),
        .I4(DOBDO[0]),
        .I5(q2_reg_0[7]),
        .O(q2_reg_20[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[1]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q1_reg_1[0]),
        .I2(\xor_ln124_378_reg_36246_reg[7] [1]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I4(DOBDO[1]),
        .I5(q2_reg_0[0]),
        .O(q2_reg_20[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_378_reg_36246[2]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_378_reg_36246[2]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [0]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_20[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[2]_i_2 
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[1]),
        .I4(DOBDO[2]),
        .I5(\xor_ln124_378_reg_36246_reg[7] [2]),
        .O(\xor_ln124_378_reg_36246[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_378_reg_36246[3]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(\xor_ln124_378_reg_36246[3]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_20[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[3]_i_2 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [1]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[2]),
        .I4(DOBDO[3]),
        .I5(\xor_ln124_378_reg_36246_reg[7] [3]),
        .O(\xor_ln124_378_reg_36246[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_378_reg_36246[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_378_reg_36246[4]_i_2_n_0 ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [7]),
        .I3(q1_reg_1[7]),
        .I4(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(q2_reg_20[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[4]_i_2 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_348_reg_35927_reg[7] [2]),
        .I2(q2_reg_0[6]),
        .I3(q1_reg_1[3]),
        .I4(DOBDO[4]),
        .I5(\xor_ln124_378_reg_36246_reg[7] [4]),
        .O(\xor_ln124_378_reg_36246[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_378_reg_36246[5]_i_1 
       (.I0(q1_reg_1[4]),
        .I1(q2_reg_0[7]),
        .I2(\xor_ln124_378_reg_36246_reg[5] ),
        .O(q2_reg_20[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[6]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(q1_reg_1[5]),
        .I2(\xor_ln124_378_reg_36246_reg[7] [5]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I4(DOBDO[6]),
        .I5(q2_reg_0[5]),
        .O(q2_reg_20[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_378_reg_36246[7]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q1_reg_1[6]),
        .I2(\xor_ln124_378_reg_36246_reg[7] [6]),
        .I3(\xor_ln124_348_reg_35927_reg[7] [5]),
        .I4(DOBDO[7]),
        .I5(q2_reg_0[6]),
        .O(q2_reg_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_379_reg_36252[5]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[3]),
        .I2(\xor_ln124_379_reg_36252_reg[5] ),
        .O(q2_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36258[0]_i_1 
       (.I0(\xor_ln124_380_reg_36258_reg[7] [0]),
        .I1(q1_reg_1[7]),
        .I2(DOBDO[6]),
        .I3(q1_reg_1[6]),
        .I4(q2_reg_0[7]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [0]),
        .O(\xor_ln124_356_reg_35697_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36258[1]_i_1 
       (.I0(\xor_ln124_380_reg_36258_reg[7] [1]),
        .I1(q1_reg_1[0]),
        .I2(DOBDO[7]),
        .I3(q1_reg_1[7]),
        .I4(q2_reg_0[0]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [1]),
        .O(\xor_ln124_356_reg_35697_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_380_reg_36258[2]_i_1 
       (.I0(\xor_ln124_157_reg_34067[2]_i_2_n_0 ),
        .I1(\xor_ln124_380_reg_36258_reg[7] [2]),
        .I2(q2_reg_0[7]),
        .O(\xor_ln124_356_reg_35697_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_380_reg_36258[3]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(\xor_ln124_380_reg_36258_reg[3] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [3]),
        .I3(\xor_ln124_380_reg_36258_reg[7] [3]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_356_reg_35697_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_380_reg_36258[4]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_380_reg_36258_reg[4] ),
        .I2(\xor_ln124_348_reg_35927_reg[7] [4]),
        .I3(\xor_ln124_380_reg_36258_reg[7] [4]),
        .I4(q2_reg_0[7]),
        .O(\xor_ln124_356_reg_35697_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_380_reg_36258[5]_i_1 
       (.I0(\xor_ln124_380_reg_36258_reg[7] [5]),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_348_reg_35927_reg[5] ),
        .O(\xor_ln124_356_reg_35697_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36258[6]_i_1 
       (.I0(\xor_ln124_380_reg_36258_reg[7] [6]),
        .I1(q1_reg_1[5]),
        .I2(DOBDO[4]),
        .I3(q1_reg_1[4]),
        .I4(q2_reg_0[5]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [6]),
        .O(\xor_ln124_356_reg_35697_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_380_reg_36258[7]_i_1 
       (.I0(\xor_ln124_380_reg_36258_reg[7] [7]),
        .I1(q1_reg_1[6]),
        .I2(DOBDO[5]),
        .I3(q1_reg_1[5]),
        .I4(q2_reg_0[6]),
        .I5(\xor_ln124_348_reg_35927_reg[7] [7]),
        .O(\xor_ln124_356_reg_35697_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_381_reg_36264[5]_i_1 
       (.I0(\xor_ln124_381_reg_36264_reg[5] ),
        .I1(q1_reg_1[7]),
        .I2(\xor_ln124_349_reg_35933_reg[5]_0 ),
        .O(\xor_ln124_357_reg_35702_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[0]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [0]),
        .I2(x_assign_282_reg_35955[5]),
        .I3(x_assign_285_reg_35977[5]),
        .I4(x_assign_283_reg_35961[0]),
        .I5(x_assign_282_reg_35955[0]),
        .O(\reg_2454_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[1]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [1]),
        .I2(x_assign_282_reg_35955[6]),
        .I3(x_assign_285_reg_35977[6]),
        .I4(x_assign_283_reg_35961[1]),
        .I5(x_assign_282_reg_35955[1]),
        .O(\reg_2454_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[2]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [2]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [2]),
        .I2(or_ln134_190_fu_28604_p3[0]),
        .I3(or_ln134_189_fu_28598_p3[0]),
        .I4(x_assign_283_reg_35961[2]),
        .I5(x_assign_282_reg_35955[2]),
        .O(\reg_2454_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[3]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [3]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [3]),
        .I2(or_ln134_190_fu_28604_p3[1]),
        .I3(or_ln134_189_fu_28598_p3[1]),
        .I4(x_assign_283_reg_35961[3]),
        .I5(x_assign_282_reg_35955[3]),
        .O(\reg_2454_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[4]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [4]),
        .I2(or_ln134_190_fu_28604_p3[2]),
        .I3(or_ln134_189_fu_28598_p3[2]),
        .I4(or_ln134_188_fu_28592_p3[0]),
        .I5(x_assign_282_reg_35955[4]),
        .O(\reg_2454_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[5]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [5]),
        .I2(or_ln134_190_fu_28604_p3[3]),
        .I3(or_ln134_189_fu_28598_p3[3]),
        .I4(or_ln134_188_fu_28592_p3[1]),
        .I5(or_ln134_190_fu_28604_p3[4]),
        .O(\reg_2454_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[6]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [6]),
        .I2(x_assign_282_reg_35955[4]),
        .I3(x_assign_285_reg_35977[4]),
        .I4(x_assign_283_reg_35961[4]),
        .I5(x_assign_282_reg_35955[5]),
        .O(\reg_2454_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_387_reg_36028[7]_i_1 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [7]),
        .I1(\xor_ln124_387_reg_36028_reg[7] [7]),
        .I2(or_ln134_190_fu_28604_p3[4]),
        .I3(or_ln134_189_fu_28598_p3[4]),
        .I4(x_assign_283_reg_35961[5]),
        .I5(x_assign_282_reg_35955[6]),
        .O(\reg_2454_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[0]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [0]),
        .I2(x_assign_282_reg_35955[5]),
        .I3(x_assign_285_reg_35977[5]),
        .I4(x_assign_285_reg_35977[0]),
        .I5(x_assign_280_reg_35939[0]),
        .O(\reg_2462_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[1]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [1]),
        .I2(x_assign_282_reg_35955[6]),
        .I3(x_assign_285_reg_35977[6]),
        .I4(x_assign_285_reg_35977[1]),
        .I5(x_assign_280_reg_35939[1]),
        .O(\reg_2462_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[2]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [2]),
        .I2(or_ln134_190_fu_28604_p3[0]),
        .I3(or_ln134_189_fu_28598_p3[0]),
        .I4(x_assign_285_reg_35977[2]),
        .I5(x_assign_280_reg_35939[2]),
        .O(\reg_2462_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[3]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [3]),
        .I2(or_ln134_190_fu_28604_p3[1]),
        .I3(or_ln134_189_fu_28598_p3[1]),
        .I4(x_assign_285_reg_35977[3]),
        .I5(x_assign_280_reg_35939[3]),
        .O(\reg_2462_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[4]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [4]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [4]),
        .I2(or_ln134_190_fu_28604_p3[2]),
        .I3(or_ln134_189_fu_28598_p3[2]),
        .I4(x_assign_285_reg_35977[4]),
        .I5(or_ln134_187_fu_28586_p3[1]),
        .O(\reg_2462_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[5]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [5]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [5]),
        .I2(or_ln134_190_fu_28604_p3[3]),
        .I3(or_ln134_189_fu_28598_p3[3]),
        .I4(or_ln134_189_fu_28598_p3[4]),
        .I5(or_ln134_187_fu_28586_p3[2]),
        .O(\reg_2462_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[6]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [6]),
        .I2(x_assign_282_reg_35955[4]),
        .I3(x_assign_285_reg_35977[4]),
        .I4(x_assign_285_reg_35977[5]),
        .I5(or_ln134_187_fu_28586_p3[0]),
        .O(\reg_2462_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_389_reg_36038[7]_i_1 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I1(\xor_ln124_389_reg_36038_reg[7] [7]),
        .I2(or_ln134_190_fu_28604_p3[4]),
        .I3(or_ln134_189_fu_28598_p3[4]),
        .I4(x_assign_285_reg_35977[6]),
        .I5(x_assign_280_reg_35939[4]),
        .O(\reg_2462_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[0]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7]_0 [0]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [0]),
        .I2(q0_reg_i_88__0_0[0]),
        .I3(\xor_ln124_396_reg_36216[0]_i_2_n_0 ),
        .I4(x_assign_271_reg_36085[4]),
        .I5(or_ln134_179_fu_29538_p3[0]),
        .O(\xor_ln124_332_reg_35549_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[0]_i_2 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I1(x_assign_273_reg_36101[0]),
        .I2(x_assign_288_reg_36127[7]),
        .I3(x_assign_291_reg_36165),
        .I4(x_assign_288_reg_36127[0]),
        .I5(or_ln134_192_fu_29720_p3[0]),
        .O(\xor_ln124_396_reg_36216[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[1]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7]_0 [1]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [1]),
        .I2(q0_reg_i_88__0_0[1]),
        .I3(\xor_ln124_396_reg_36216[1]_i_2_n_0 ),
        .I4(x_assign_271_reg_36085[5]),
        .I5(or_ln134_179_fu_29538_p3[1]),
        .O(\xor_ln124_332_reg_35549_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[1]_i_2 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I1(x_assign_273_reg_36101[1]),
        .I2(x_assign_288_reg_36127[0]),
        .I3(or_ln134_193_fu_29726_p3[0]),
        .I4(x_assign_288_reg_36127[1]),
        .I5(x_assign_290_reg_36149[0]),
        .O(\xor_ln124_396_reg_36216[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[6]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7]_0 [6]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [6]),
        .I2(or_ln134_179_fu_29538_p3[0]),
        .I3(\xor_ln124_396_reg_36216[6]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[4]),
        .I5(or_ln134_179_fu_29538_p3[6]),
        .O(\xor_ln124_332_reg_35549_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[6]_i_2 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I1(x_assign_273_reg_36101[4]),
        .I2(x_assign_288_reg_36127[5]),
        .I3(or_ln134_193_fu_29726_p3[5]),
        .I4(x_assign_288_reg_36127[6]),
        .I5(or_ln134_192_fu_29720_p3[6]),
        .O(\xor_ln124_396_reg_36216[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[7]_i_1 
       (.I0(\xor_ln124_396_reg_36216_reg[7]_0 [7]),
        .I1(\xor_ln124_396_reg_36216_reg[7] [7]),
        .I2(or_ln134_179_fu_29538_p3[1]),
        .I3(\xor_ln124_396_reg_36216[7]_i_2_n_0 ),
        .I4(or_ln134_180_fu_29544_p3[5]),
        .I5(or_ln134_179_fu_29538_p3[7]),
        .O(\xor_ln124_332_reg_35549_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_396_reg_36216[7]_i_2 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I1(x_assign_273_reg_36101[5]),
        .I2(x_assign_288_reg_36127[6]),
        .I3(or_ln134_193_fu_29726_p3[6]),
        .I4(x_assign_288_reg_36127[7]),
        .I5(x_assign_290_reg_36149[3]),
        .O(\xor_ln124_396_reg_36216[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[0]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [0]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [0]),
        .I2(x_assign_297_reg_36406[4]),
        .I3(x_assign_294_reg_36384[6]),
        .I4(x_assign_295_reg_36390[0]),
        .I5(x_assign_294_reg_36384[0]),
        .O(\reg_2493_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[1]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [1]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [1]),
        .I2(x_assign_297_reg_36406[5]),
        .I3(x_assign_294_reg_36384[7]),
        .I4(x_assign_295_reg_36390[1]),
        .I5(x_assign_294_reg_36384[1]),
        .O(\reg_2493_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[2]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [2]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [2]),
        .I2(or_ln134_197_fu_31495_p3[0]),
        .I3(\xor_ln124_405_reg_36442_reg[5] [0]),
        .I4(x_assign_295_reg_36390[2]),
        .I5(x_assign_294_reg_36384[2]),
        .O(\reg_2493_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[3]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [3]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [3]),
        .I2(or_ln134_197_fu_31495_p3[1]),
        .I3(\xor_ln124_405_reg_36442_reg[5] [1]),
        .I4(x_assign_295_reg_36390[3]),
        .I5(x_assign_294_reg_36384[3]),
        .O(\reg_2493_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[4]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [4]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [4]),
        .I2(or_ln134_197_fu_31495_p3[2]),
        .I3(\xor_ln124_405_reg_36442_reg[5] [2]),
        .I4(or_ln134_196_fu_31489_p3[0]),
        .I5(x_assign_294_reg_36384[4]),
        .O(\reg_2493_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[5]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [5]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [5]),
        .I2(or_ln134_197_fu_31495_p3[3]),
        .I3(\xor_ln124_405_reg_36442_reg[5] [3]),
        .I4(or_ln134_196_fu_31489_p3[1]),
        .I5(x_assign_294_reg_36384[5]),
        .O(\reg_2493_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[6]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [6]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [6]),
        .I2(or_ln134_197_fu_31495_p3[4]),
        .I3(x_assign_294_reg_36384[4]),
        .I4(x_assign_295_reg_36390[4]),
        .I5(x_assign_294_reg_36384[6]),
        .O(\reg_2493_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_403_reg_36432[7]_i_1 
       (.I0(\xor_ln124_357_reg_35702_reg[7] [7]),
        .I1(\xor_ln124_403_reg_36432_reg[7] [7]),
        .I2(or_ln134_197_fu_31495_p3[5]),
        .I3(x_assign_294_reg_36384[5]),
        .I4(x_assign_295_reg_36390[5]),
        .I5(x_assign_294_reg_36384[7]),
        .O(\reg_2493_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[0]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [0]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [0]),
        .I2(\xor_ln124_405_reg_36442_reg[3] [0]),
        .I3(x_assign_297_reg_36406[0]),
        .I4(x_assign_297_reg_36406[4]),
        .I5(x_assign_294_reg_36384[6]),
        .O(\reg_2505_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[1]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [1]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [1]),
        .I2(\xor_ln124_405_reg_36442_reg[3] [1]),
        .I3(x_assign_297_reg_36406[1]),
        .I4(x_assign_297_reg_36406[5]),
        .I5(x_assign_294_reg_36384[7]),
        .O(\reg_2505_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[2]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [2]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [2]),
        .I2(\xor_ln124_405_reg_36442_reg[3] [2]),
        .I3(x_assign_297_reg_36406[2]),
        .I4(or_ln134_197_fu_31495_p3[0]),
        .I5(\xor_ln124_405_reg_36442_reg[5] [0]),
        .O(\reg_2505_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[3]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [3]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [3]),
        .I2(\xor_ln124_405_reg_36442_reg[3] [3]),
        .I3(x_assign_297_reg_36406[3]),
        .I4(or_ln134_197_fu_31495_p3[1]),
        .I5(\xor_ln124_405_reg_36442_reg[5] [1]),
        .O(\reg_2505_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[4]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [4]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [4]),
        .I2(or_ln134_195_fu_31483_p3[2]),
        .I3(or_ln134_197_fu_31495_p3[4]),
        .I4(or_ln134_197_fu_31495_p3[2]),
        .I5(\xor_ln124_405_reg_36442_reg[5] [2]),
        .O(\reg_2505_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[5]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [5]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [5]),
        .I2(or_ln134_195_fu_31483_p3[3]),
        .I3(or_ln134_197_fu_31495_p3[5]),
        .I4(or_ln134_197_fu_31495_p3[3]),
        .I5(\xor_ln124_405_reg_36442_reg[5] [3]),
        .O(\reg_2505_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[6]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [6]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [6]),
        .I2(or_ln134_195_fu_31483_p3[0]),
        .I3(x_assign_297_reg_36406[4]),
        .I4(or_ln134_197_fu_31495_p3[4]),
        .I5(x_assign_294_reg_36384[4]),
        .O(\reg_2505_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_405_reg_36442[7]_i_1 
       (.I0(\xor_ln124_405_reg_36442_reg[7] [7]),
        .I1(\xor_ln124_405_reg_36442_reg[7]_0 [7]),
        .I2(or_ln134_195_fu_31483_p3[1]),
        .I3(x_assign_297_reg_36406[5]),
        .I4(or_ln134_197_fu_31495_p3[5]),
        .I5(x_assign_294_reg_36384[5]),
        .O(\reg_2505_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_422_reg_36467[0]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(\xor_ln124_422_reg_36467_reg[7] [0]),
        .I2(q0_reg_0[6]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [0]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I5(q0_reg_0[7]),
        .O(q1_reg_15[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_422_reg_36467[1]_i_1 
       (.I0(q1_reg_0[0]),
        .I1(\xor_ln124_422_reg_36467_reg[7] [1]),
        .I2(q0_reg_0[7]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [1]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I5(q0_reg_0[0]),
        .O(q1_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_422_reg_36467[2]_i_1 
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_422_reg_36467[2]_i_2_n_0 ),
        .I3(q0_reg_0[7]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [2]),
        .O(q1_reg_15[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[2]_i_2 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[0]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [0]),
        .I5(\xor_ln124_422_reg_36467_reg[7] [2]),
        .O(\xor_ln124_422_reg_36467[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_422_reg_36467[3]_i_1 
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_422_reg_36467_reg[3] ),
        .I3(q0_reg_0[2]),
        .I4(\xor_ln124_1248_reg_36322_reg[2] [3]),
        .O(q1_reg_15[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_422_reg_36467[4]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\xor_ln124_422_reg_36467[4]_i_2_n_0 ),
        .I2(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I3(q1_reg_0[7]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [6]),
        .O(q1_reg_15[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[4]_i_2 
       (.I0(\xor_ln124_422_reg_36467_reg[7] [3]),
        .I1(\xor_ln124_221_reg_34623_reg[7] [2]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I3(q1_reg_0[3]),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_0[2]),
        .O(\xor_ln124_422_reg_36467[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_422_reg_36467[5]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .I2(\xor_ln124_422_reg_36467[5]_i_2_n_0 ),
        .O(q1_reg_15[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[5]_i_2 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[3]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [3]),
        .I5(\xor_ln124_422_reg_36467_reg[7] [4]),
        .O(\xor_ln124_422_reg_36467[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[6]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(\xor_ln124_422_reg_36467_reg[7] [5]),
        .I2(q0_reg_0[4]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [4]),
        .I5(q0_reg_0[5]),
        .O(q1_reg_15[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_422_reg_36467[7]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\xor_ln124_422_reg_36467_reg[7] [6]),
        .I2(q0_reg_0[5]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I5(q0_reg_0[6]),
        .O(q1_reg_15[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_423_reg_36472[3]_i_1 
       (.I0(\xor_ln124_423_reg_36472_reg[3] ),
        .I1(\xor_ln124_423_reg_36472_reg[5] [0]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .I4(q0_reg_0[7]),
        .O(\xor_ln124_387_reg_36028_reg[5] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_423_reg_36472[4]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\xor_ln124_423_reg_36472[4]_i_2_n_0 ),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I3(\xor_ln124_423_reg_36472_reg[5] [1]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [3]),
        .O(\xor_ln124_387_reg_36028_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_423_reg_36472[4]_i_2 
       (.I0(q1_reg_0[4]),
        .I1(\xor_ln124_1248_reg_36322_reg[2] [3]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[6]),
        .I4(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [2]),
        .O(\xor_ln124_423_reg_36472[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_423_reg_36472[5]_i_1 
       (.I0(\xor_ln124_423_reg_36472_reg[5] [2]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_423_reg_36472_reg[5]_0 ),
        .O(\xor_ln124_387_reg_36028_reg[5] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_424_reg_36477[0]_i_1 
       (.I0(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_424_reg_36477_reg[7] [0]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [0]),
        .I4(q1_reg_0[6]),
        .I5(q0_reg_0[7]),
        .O(q0_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[1]_i_1 
       (.I0(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I1(q1_reg_0[0]),
        .I2(\xor_ln124_424_reg_36477_reg[7] [1]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [1]),
        .I4(q1_reg_0[7]),
        .I5(q0_reg_0[0]),
        .O(q0_reg_13[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[2]_i_2 
       (.I0(q1_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q1_reg_0[1]),
        .I3(\xor_ln124_424_reg_36477_reg[7] [2]),
        .I4(q1_reg_0[0]),
        .I5(q1_reg_0[7]),
        .O(q1_reg_23));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[3]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(q0_reg_0[7]),
        .I2(q1_reg_0[2]),
        .I3(\xor_ln124_424_reg_36477_reg[7] [3]),
        .I4(q1_reg_0[6]),
        .I5(q1_reg_0[1]),
        .O(q0_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_424_reg_36477[4]_i_1 
       (.I0(\xor_ln124_221_reg_34623_reg[7] [4]),
        .I1(\xor_ln124_424_reg_36477[4]_i_2_n_0 ),
        .I2(q0_reg_0[3]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I4(q0_reg_0[7]),
        .O(q0_reg_13[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[4]_i_2 
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_0[6]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [2]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [7]),
        .I4(q1_reg_0[3]),
        .I5(\xor_ln124_424_reg_36477_reg[7] [4]),
        .O(\xor_ln124_424_reg_36477[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[5]_i_2 
       (.I0(q0_reg_0[4]),
        .I1(\xor_ln124_221_reg_34623_reg[7] [5]),
        .I2(q1_reg_0[4]),
        .I3(\xor_ln124_424_reg_36477_reg[7] [5]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[3]),
        .O(q0_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[6]_i_1 
       (.I0(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_424_reg_36477_reg[7] [6]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [6]),
        .I4(q1_reg_0[4]),
        .I5(q0_reg_0[5]),
        .O(q0_reg_13[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_424_reg_36477[7]_i_1 
       (.I0(\xor_ln124_1248_reg_36322_reg[2] [5]),
        .I1(q1_reg_0[6]),
        .I2(\xor_ln124_424_reg_36477_reg[7] [7]),
        .I3(\xor_ln124_221_reg_34623_reg[7] [7]),
        .I4(q1_reg_0[5]),
        .I5(q0_reg_0[6]),
        .O(q0_reg_13[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_425_reg_36482[4]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(\xor_ln124_425_reg_36482_reg[4] ),
        .I2(q1_reg_0[2]),
        .I3(\xor_ln124_1248_reg_36322_reg[2] [6]),
        .I4(q1_reg_0[7]),
        .O(q1_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_425_reg_36482[5]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(q0_reg_0[5]),
        .I2(\xor_ln124_1248_reg_36322_reg[2] [4]),
        .I3(\xor_ln124_425_reg_36482_reg[5] ),
        .I4(q1_reg_0[3]),
        .I5(\xor_ln124_221_reg_34623_reg[7] [4]),
        .O(q1_reg_22));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[0]_i_1 
       (.I0(\xor_ln124_43_reg_32678_reg[7] [0]),
        .I1(q2_reg_1[6]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I4(q2_reg_1[7]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [0]),
        .O(\xor_ln124_19_reg_32514_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[1]_i_1 
       (.I0(\xor_ln124_43_reg_32678_reg[7] [1]),
        .I1(q2_reg_1[7]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I4(q2_reg_1[0]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [1]),
        .O(\xor_ln124_19_reg_32514_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_43_reg_32678[2]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_43_reg_32678[2]_i_2_n_0 ),
        .I2(\xor_ln124_45_reg_32690_reg[1] [2]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_43_reg_32678_reg[7] [2]),
        .O(\xor_ln124_19_reg_32514_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[2]_i_2 
       (.I0(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I2(q6_reg_0[7]),
        .I3(q2_reg_1[0]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[1]),
        .O(\xor_ln124_43_reg_32678[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_43_reg_32678[3]_i_1 
       (.I0(q6_reg_0[2]),
        .I1(\xor_ln124_43_reg_32678_reg[3] ),
        .I2(\xor_ln124_45_reg_32690_reg[1] [3]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_43_reg_32678_reg[7] [3]),
        .O(\xor_ln124_19_reg_32514_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_43_reg_32678[4]_i_1 
       (.I0(q6_reg_0[3]),
        .I1(\xor_ln124_43_reg_32678_reg[4] ),
        .I2(\xor_ln124_45_reg_32690_reg[1] [4]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_43_reg_32678_reg[7] [4]),
        .O(\xor_ln124_19_reg_32514_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_43_reg_32678[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .I2(\xor_ln124_43_reg_32678_reg[5] ),
        .O(\xor_ln124_19_reg_32514_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[6]_i_1 
       (.I0(\xor_ln124_43_reg_32678_reg[7] [5]),
        .I1(q2_reg_1[4]),
        .I2(q6_reg_0[5]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I4(q2_reg_1[5]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [6]),
        .O(\xor_ln124_19_reg_32514_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_43_reg_32678[7]_i_1 
       (.I0(\xor_ln124_43_reg_32678_reg[7] [6]),
        .I1(q2_reg_1[5]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I4(q2_reg_1[6]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [7]),
        .O(\xor_ln124_19_reg_32514_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_44_reg_32684[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .I2(\xor_ln124_44_reg_32684_reg[5] ),
        .O(q2_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[0]_i_1 
       (.I0(q6_reg_0[6]),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_45_reg_32690_reg[7]_0 [0]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I4(q6_reg_0[7]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [6]),
        .O(q6_reg_6[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[1]_i_1 
       (.I0(q6_reg_0[7]),
        .I1(q2_reg_1[0]),
        .I2(\xor_ln124_45_reg_32690_reg[7]_0 [1]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [1]),
        .I4(q6_reg_0[0]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [7]),
        .O(q6_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32690[2]_i_1 
       (.I0(q6_reg_0[0]),
        .I1(\xor_ln124_45_reg_32690_reg[2] ),
        .I2(q6_reg_0[1]),
        .I3(q2_reg_1[7]),
        .I4(q6_reg_0[7]),
        .O(q6_reg_6[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32690[3]_i_1 
       (.I0(q6_reg_0[1]),
        .I1(\xor_ln124_45_reg_32690_reg[3] ),
        .I2(\xor_ln124_45_reg_32690_reg[1] [6]),
        .I3(q2_reg_1[7]),
        .I4(q6_reg_0[2]),
        .O(q6_reg_6[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_32690[4]_i_1 
       (.I0(q6_reg_0[2]),
        .I1(\xor_ln124_45_reg_32690_reg[4] ),
        .I2(\xor_ln124_45_reg_32690_reg[1] [6]),
        .I3(q2_reg_1[7]),
        .I4(q6_reg_0[3]),
        .O(q6_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_45_reg_32690[5]_i_1 
       (.I0(q2_reg_1[4]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_45_reg_32690_reg[5]_0 ),
        .O(q6_reg_6[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[6]_i_1 
       (.I0(q6_reg_0[4]),
        .I1(q2_reg_1[5]),
        .I2(\xor_ln124_45_reg_32690_reg[7]_0 [2]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I4(q6_reg_0[5]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [4]),
        .O(q6_reg_6[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_32690[7]_i_1 
       (.I0(q6_reg_0[5]),
        .I1(q2_reg_1[6]),
        .I2(\xor_ln124_45_reg_32690_reg[7]_0 [3]),
        .I3(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I4(q6_reg_0[6]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [5]),
        .O(q6_reg_6[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[2]_i_3 
       (.I0(q6_reg_0[0]),
        .I1(q6_reg_0[6]),
        .I2(x_assign_3_reg_32326[0]),
        .I3(\xor_ln124_46_reg_32696_reg[4]_0 [0]),
        .I4(\xor_ln124_45_reg_32690_reg[1] [6]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [0]),
        .O(q6_reg_5));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32696[3]_i_1 
       (.I0(\xor_ln124_46_reg_32696_reg[3] ),
        .I1(\xor_ln124_46_reg_32696[3]_i_3_n_0 ),
        .I2(q6_reg_0[6]),
        .I3(Q[3]),
        .I4(q2_reg_1[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[3]_i_3 
       (.I0(q6_reg_0[1]),
        .I1(q6_reg_0[7]),
        .I2(x_assign_3_reg_32326[1]),
        .I3(\xor_ln124_46_reg_32696_reg[4]_0 [1]),
        .I4(\xor_ln124_45_reg_32690_reg[1] [6]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [1]),
        .O(\xor_ln124_46_reg_32696[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_32696[4]_i_1 
       (.I0(\xor_ln124_46_reg_32696_reg[4] ),
        .I1(\xor_ln124_46_reg_32696[4]_i_3_n_0 ),
        .I2(q6_reg_0[6]),
        .I3(Q[4]),
        .I4(q2_reg_1[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[4]_i_3 
       (.I0(q6_reg_0[2]),
        .I1(q6_reg_0[7]),
        .I2(x_assign_3_reg_32326[2]),
        .I3(\xor_ln124_46_reg_32696_reg[4]_0 [2]),
        .I4(\xor_ln124_45_reg_32690_reg[1] [6]),
        .I5(\xor_ln124_45_reg_32690_reg[1] [2]),
        .O(\xor_ln124_46_reg_32696[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[5]_i_1 
       (.I0(\xor_ln124_46_reg_32696_reg[5] ),
        .I1(\xor_ln124_46_reg_32696_reg[5]_0 ),
        .I2(q6_reg_1),
        .I3(\xor_ln124_46_reg_32696_reg[5]_1 ),
        .I4(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I5(q2_reg_1[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_33047[0]_i_1 
       (.I0(\xor_ln124_59_reg_33047_reg[7]_0 [0]),
        .I1(q2_reg_1[6]),
        .I2(q6_reg_0[7]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(\xor_ln124_35_reg_32626_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_33047[1]_i_1 
       (.I0(\xor_ln124_59_reg_33047_reg[7]_0 [1]),
        .I1(q2_reg_1[7]),
        .I2(q6_reg_0[0]),
        .I3(q2_reg_1[0]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [1]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_35_reg_32626_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_59_reg_33047[2]_i_1 
       (.I0(\xor_ln124_123_reg_33719[2]_i_2_n_0 ),
        .I1(\xor_ln124_59_reg_33047_reg[7]_0 [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [0]),
        .O(\xor_ln124_35_reg_32626_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_59_reg_33047[5]_i_1 
       (.I0(\xor_ln124_59_reg_33047_reg[7]_0 [3]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_235_reg_34587_reg[5] ),
        .O(\xor_ln124_35_reg_32626_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_33047[6]_i_1 
       (.I0(\xor_ln124_59_reg_33047_reg[7]_0 [4]),
        .I1(q2_reg_1[4]),
        .I2(q6_reg_0[5]),
        .I3(q2_reg_1[5]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [4]),
        .O(\xor_ln124_35_reg_32626_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_59_reg_33047[7]_i_1 
       (.I0(\xor_ln124_59_reg_33047_reg[7]_0 [5]),
        .I1(q2_reg_1[5]),
        .I2(q6_reg_0[6]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [5]),
        .O(\xor_ln124_35_reg_32626_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_60_reg_33053[5]_i_1 
       (.I0(\xor_ln124_60_reg_33053_reg[5] ),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_92_reg_33389_reg[5]_0 ),
        .O(\xor_ln124_36_reg_32582_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_33059[0]_i_1 
       (.I0(\xor_ln124_61_reg_33059_reg[7] [0]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I4(q6_reg_0[6]),
        .I5(q2_reg_1[7]),
        .O(\xor_ln124_37_reg_32631_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_33059[1]_i_1 
       (.I0(\xor_ln124_61_reg_33059_reg[7] [1]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I4(q6_reg_0[7]),
        .I5(q2_reg_1[0]),
        .O(\xor_ln124_37_reg_32631_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_33059[2]_i_1 
       (.I0(\xor_ln124_125_reg_33731[2]_i_2_n_0 ),
        .I1(\xor_ln124_61_reg_33059_reg[7] [2]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_37_reg_32631_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_33059[3]_i_1 
       (.I0(\xor_ln124_125_reg_33731[3]_i_2_n_0 ),
        .I1(\xor_ln124_61_reg_33059_reg[7] [3]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_37_reg_32631_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_33059[4]_i_1 
       (.I0(\xor_ln124_125_reg_33731[4]_i_2_n_0 ),
        .I1(\xor_ln124_61_reg_33059_reg[7] [4]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_37_reg_32631_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_33059[6]_i_1 
       (.I0(\xor_ln124_61_reg_33059_reg[7] [5]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I2(q6_reg_0[5]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(q6_reg_0[4]),
        .I5(q2_reg_1[5]),
        .O(\xor_ln124_37_reg_32631_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_33059[7]_i_1 
       (.I0(\xor_ln124_61_reg_33059_reg[7] [6]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I4(q6_reg_0[5]),
        .I5(q2_reg_1[6]),
        .O(\xor_ln124_37_reg_32631_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_62_reg_33065[2]_i_1 
       (.I0(\xor_ln124_285_reg_35261[2]_i_2_n_0 ),
        .I1(q2_reg_37[2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\xor_ln124_38_reg_32588_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_62_reg_33065[3]_i_1 
       (.I0(\xor_ln124_285_reg_35261[3]_i_2_n_0 ),
        .I1(q2_reg_37[3]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_38_reg_32588_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_62_reg_33065[4]_i_1 
       (.I0(\xor_ln124_285_reg_35261[4]_i_2_n_0 ),
        .I1(q2_reg_37[4]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_38_reg_32588_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_62_reg_33065[5]_i_1 
       (.I0(q2_reg_37[5]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\xor_ln124_38_reg_32588_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[0]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [0]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [0]),
        .I2(x_assign_43_reg_32789[0]),
        .I3(\xor_ln124_68_reg_32856_reg[3] [0]),
        .I4(x_assign_45_reg_32805[4]),
        .I5(or_ln134_30_fu_5862_p3[0]),
        .O(\reg_2406_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[1]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [1]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [1]),
        .I2(x_assign_43_reg_32789[1]),
        .I3(\xor_ln124_68_reg_32856_reg[3] [1]),
        .I4(x_assign_45_reg_32805[5]),
        .I5(or_ln134_30_fu_5862_p3[1]),
        .O(\reg_2406_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[2]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [2]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [2]),
        .I2(x_assign_43_reg_32789[2]),
        .I3(\xor_ln124_68_reg_32856_reg[3] [2]),
        .I4(or_ln134_29_fu_5856_p3[0]),
        .I5(or_ln134_30_fu_5862_p3[2]),
        .O(\reg_2406_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[3]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [3]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [3]),
        .I2(x_assign_43_reg_32789[3]),
        .I3(\xor_ln124_68_reg_32856_reg[3] [3]),
        .I4(or_ln134_29_fu_5856_p3[1]),
        .I5(or_ln134_30_fu_5862_p3[3]),
        .O(\reg_2406_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[4]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [4]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [4]),
        .I2(x_assign_43_reg_32789[4]),
        .I3(or_ln134_30_fu_5862_p3[6]),
        .I4(or_ln134_29_fu_5856_p3[2]),
        .I5(or_ln134_30_fu_5862_p3[4]),
        .O(\reg_2406_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[5]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [5]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [5]),
        .I2(x_assign_43_reg_32789[5]),
        .I3(or_ln134_30_fu_5862_p3[7]),
        .I4(or_ln134_29_fu_5856_p3[3]),
        .I5(or_ln134_30_fu_5862_p3[5]),
        .O(\reg_2406_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[6]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [6]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [6]),
        .I2(x_assign_43_reg_32789[6]),
        .I3(or_ln134_30_fu_5862_p3[0]),
        .I4(or_ln134_29_fu_5856_p3[4]),
        .I5(or_ln134_30_fu_5862_p3[6]),
        .O(\reg_2406_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_68_reg_32856[7]_i_1 
       (.I0(\xor_ln124_27_reg_32743_reg[7] [7]),
        .I1(\xor_ln124_68_reg_32856_reg[7] [7]),
        .I2(x_assign_43_reg_32789[7]),
        .I3(or_ln134_30_fu_5862_p3[1]),
        .I4(or_ln134_29_fu_5856_p3[5]),
        .I5(or_ln134_30_fu_5862_p3[7]),
        .O(\reg_2406_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[0]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [0]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [0]),
        .I2(x_assign_45_reg_32805[4]),
        .I3(or_ln134_30_fu_5862_p3[0]),
        .I4(x_assign_45_reg_32805[0]),
        .I5(x_assign_40_reg_32767[0]),
        .O(\reg_2428_reg[7]_3 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[1]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [1]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [1]),
        .I2(x_assign_45_reg_32805[5]),
        .I3(or_ln134_30_fu_5862_p3[1]),
        .I4(x_assign_45_reg_32805[1]),
        .I5(x_assign_40_reg_32767[1]),
        .O(\reg_2428_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[2]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [2]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [2]),
        .I2(or_ln134_29_fu_5856_p3[0]),
        .I3(or_ln134_30_fu_5862_p3[2]),
        .I4(x_assign_45_reg_32805[2]),
        .I5(x_assign_40_reg_32767[2]),
        .O(\reg_2428_reg[7]_3 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[3]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [3]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [3]),
        .I2(or_ln134_29_fu_5856_p3[1]),
        .I3(or_ln134_30_fu_5862_p3[3]),
        .I4(x_assign_45_reg_32805[3]),
        .I5(x_assign_40_reg_32767[3]),
        .O(\reg_2428_reg[7]_3 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[4]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [4]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [4]),
        .I2(or_ln134_29_fu_5856_p3[2]),
        .I3(or_ln134_30_fu_5862_p3[4]),
        .I4(or_ln134_29_fu_5856_p3[4]),
        .I5(x_assign_40_reg_32767[4]),
        .O(\reg_2428_reg[7]_3 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[5]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [5]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [5]),
        .I2(or_ln134_29_fu_5856_p3[3]),
        .I3(or_ln134_30_fu_5862_p3[5]),
        .I4(or_ln134_29_fu_5856_p3[5]),
        .I5(x_assign_40_reg_32767[5]),
        .O(\reg_2428_reg[7]_3 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[6]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [6]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [6]),
        .I2(or_ln134_29_fu_5856_p3[4]),
        .I3(or_ln134_30_fu_5862_p3[6]),
        .I4(x_assign_45_reg_32805[4]),
        .I5(x_assign_40_reg_32767[6]),
        .O(\reg_2428_reg[7]_3 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_70_reg_32866[7]_i_1 
       (.I0(\xor_ln124_166_reg_33842_reg[7] [7]),
        .I1(\xor_ln124_70_reg_32866_reg[7] [7]),
        .I2(or_ln134_29_fu_5856_p3[5]),
        .I3(or_ln134_30_fu_5862_p3[7]),
        .I4(x_assign_45_reg_32805[5]),
        .I5(x_assign_40_reg_32767[7]),
        .O(\reg_2428_reg[7]_3 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[0]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [0]),
        .I1(q1_reg_i_125_0[0]),
        .I2(q6_reg_i_56_0[0]),
        .I3(\xor_ln124_75_reg_33007[0]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[0]),
        .I5(x_assign_28_reg_32891[4]),
        .O(\reg_2412_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[0]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [0]),
        .I1(x_assign_30_reg_32903[0]),
        .I2(or_ln134_31_reg_32951[0]),
        .I3(x_assign_50_reg_32957[7]),
        .I4(x_assign_50_reg_32957[0]),
        .I5(or_ln134_34_reg_32981[0]),
        .O(\xor_ln124_75_reg_33007[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[1]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [1]),
        .I1(q1_reg_i_125_0[1]),
        .I2(q6_reg_i_56_0[1]),
        .I3(\xor_ln124_75_reg_33007[1]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(x_assign_28_reg_32891[5]),
        .O(\reg_2412_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[1]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [1]),
        .I1(x_assign_30_reg_32903[1]),
        .I2(or_ln134_31_reg_32951[1]),
        .I3(x_assign_50_reg_32957[0]),
        .I4(x_assign_50_reg_32957[1]),
        .I5(x_assign_48_reg_32939[0]),
        .O(\xor_ln124_75_reg_33007[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[4]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [4]),
        .I1(q1_reg_i_125_0[4]),
        .I2(or_ln134_20_reg_32915[6]),
        .I3(\xor_ln124_75_reg_33007[4]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[4]),
        .I5(or_ln134_19_reg_32897[2]),
        .O(\reg_2412_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[4]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [4]),
        .I1(x_assign_30_reg_32903[4]),
        .I2(or_ln134_31_reg_32951[4]),
        .I3(\xor_ln124_75_reg_33007_reg[4] [2]),
        .I4(x_assign_50_reg_32957[4]),
        .I5(or_ln134_34_reg_32981[4]),
        .O(\xor_ln124_75_reg_33007[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[5]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [5]),
        .I1(q1_reg_i_125_0[5]),
        .I2(or_ln134_20_reg_32915[7]),
        .I3(\xor_ln124_75_reg_33007[5]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[5]),
        .I5(or_ln134_19_reg_32897[3]),
        .O(\reg_2412_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[5]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [5]),
        .I1(x_assign_30_reg_32903[5]),
        .I2(or_ln134_31_reg_32951[5]),
        .I3(x_assign_50_reg_32957[4]),
        .I4(x_assign_50_reg_32957[5]),
        .I5(or_ln134_34_reg_32981[5]),
        .O(\xor_ln124_75_reg_33007[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[6]_i_1 
       (.I0(\xor_ln124_171_reg_34015_reg[7]_0 [6]),
        .I1(q1_reg_i_125_0[6]),
        .I2(or_ln134_20_reg_32915[0]),
        .I3(\xor_ln124_75_reg_33007[6]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[6]),
        .I5(or_ln134_19_reg_32897[4]),
        .O(\reg_2412_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_75_reg_33007[6]_i_2 
       (.I0(\xor_ln124_134_reg_33506_reg[7] [6]),
        .I1(x_assign_30_reg_32903[6]),
        .I2(or_ln134_31_reg_32951[6]),
        .I3(x_assign_50_reg_32957[5]),
        .I4(x_assign_50_reg_32957[6]),
        .I5(or_ln134_34_reg_32981[6]),
        .O(\xor_ln124_75_reg_33007[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[0]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [0]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [0]),
        .I2(x_assign_33_reg_32921[0]),
        .I3(\xor_ln124_77_reg_33017[0]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[0]),
        .I5(x_assign_28_reg_32891[4]),
        .O(\reg_2419_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[0]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [0]),
        .I1(x_assign_28_reg_32891[0]),
        .I2(x_assign_50_reg_32957[0]),
        .I3(or_ln134_34_reg_32981[0]),
        .I4(or_ln134_33_reg_32975[0]),
        .I5(x_assign_48_reg_32939[3]),
        .O(\xor_ln124_77_reg_33017[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[1]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [1]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [1]),
        .I2(x_assign_33_reg_32921[1]),
        .I3(\xor_ln124_77_reg_33017[1]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[1]),
        .I5(x_assign_28_reg_32891[5]),
        .O(\reg_2419_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[1]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [1]),
        .I1(x_assign_28_reg_32891[1]),
        .I2(x_assign_50_reg_32957[1]),
        .I3(x_assign_48_reg_32939[0]),
        .I4(or_ln134_33_reg_32975[1]),
        .I5(or_ln134_34_reg_32981[0]),
        .O(\xor_ln124_77_reg_33017[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[2]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [2]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [2]),
        .I2(x_assign_33_reg_32921[2]),
        .I3(\xor_ln124_77_reg_33017[2]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[2]),
        .I5(or_ln134_19_reg_32897[0]),
        .O(\reg_2419_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[2]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [2]),
        .I1(x_assign_28_reg_32891[2]),
        .I2(x_assign_50_reg_32957[2]),
        .I3(x_assign_48_reg_32939[1]),
        .I4(or_ln134_33_reg_32975[2]),
        .I5(or_ln134_34_reg_32981[1]),
        .O(\xor_ln124_77_reg_33017[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[3]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [3]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [3]),
        .I2(x_assign_33_reg_32921[3]),
        .I3(\xor_ln124_77_reg_33017[3]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[3]),
        .I5(or_ln134_19_reg_32897[1]),
        .O(\reg_2419_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[3]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [3]),
        .I1(x_assign_28_reg_32891[3]),
        .I2(x_assign_50_reg_32957[3]),
        .I3(x_assign_48_reg_32939[2]),
        .I4(or_ln134_33_reg_32975[3]),
        .I5(or_ln134_34_reg_32981[2]),
        .O(\xor_ln124_77_reg_33017[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[6]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [6]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [6]),
        .I2(x_assign_33_reg_32921[6]),
        .I3(\xor_ln124_77_reg_33017[6]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[6]),
        .I5(or_ln134_19_reg_32897[4]),
        .O(\reg_2419_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[6]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [6]),
        .I1(x_assign_28_reg_32891[4]),
        .I2(x_assign_50_reg_32957[6]),
        .I3(or_ln134_34_reg_32981[6]),
        .I4(or_ln134_33_reg_32975[6]),
        .I5(or_ln134_34_reg_32981[5]),
        .O(\xor_ln124_77_reg_33017[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[7]_i_1 
       (.I0(\xor_ln124_77_reg_33017_reg[7] [7]),
        .I1(\xor_ln124_77_reg_33017_reg[7]_0 [7]),
        .I2(x_assign_33_reg_32921[7]),
        .I3(\xor_ln124_77_reg_33017[7]_i_2_n_0 ),
        .I4(or_ln134_20_reg_32915[7]),
        .I5(or_ln134_19_reg_32897[5]),
        .O(\reg_2419_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_33017[7]_i_2 
       (.I0(\xor_ln124_355_reg_35692_reg[7] [7]),
        .I1(x_assign_28_reg_32891[5]),
        .I2(x_assign_50_reg_32957[7]),
        .I3(x_assign_48_reg_32939[3]),
        .I4(or_ln134_33_reg_32975[7]),
        .I5(or_ln134_34_reg_32981[6]),
        .O(\xor_ln124_77_reg_33017[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_33383[0]_i_1 
       (.I0(\xor_ln124_91_reg_33383_reg[7]_0 [0]),
        .I1(q2_reg_1[6]),
        .I2(q6_reg_0[7]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [0]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [6]),
        .O(\xor_ln124_67_reg_32851_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_33383[1]_i_1 
       (.I0(\xor_ln124_91_reg_33383_reg[7]_0 [1]),
        .I1(q2_reg_1[7]),
        .I2(q6_reg_0[0]),
        .I3(q2_reg_1[0]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [1]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_67_reg_32851_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_91_reg_33383[2]_i_1 
       (.I0(\xor_ln124_123_reg_33719[2]_i_2_n_0 ),
        .I1(\xor_ln124_91_reg_33383_reg[7]_0 [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [0]),
        .O(\xor_ln124_67_reg_32851_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_91_reg_33383[5]_i_1 
       (.I0(\xor_ln124_91_reg_33383_reg[7]_0 [3]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_235_reg_34587_reg[5] ),
        .O(\xor_ln124_67_reg_32851_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_33383[6]_i_1 
       (.I0(\xor_ln124_91_reg_33383_reg[7]_0 [4]),
        .I1(q2_reg_1[4]),
        .I2(q6_reg_0[5]),
        .I3(q2_reg_1[5]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [4]),
        .O(\xor_ln124_67_reg_32851_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_91_reg_33383[7]_i_1 
       (.I0(\xor_ln124_91_reg_33383_reg[7]_0 [5]),
        .I1(q2_reg_1[5]),
        .I2(q6_reg_0[6]),
        .I3(q2_reg_1[6]),
        .I4(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I5(\xor_ln124_62_reg_33065_reg[4] [5]),
        .O(\xor_ln124_67_reg_32851_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_92_reg_33389[2]_i_3 
       (.I0(q2_reg_1[0]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_92_reg_33389[4]_i_3 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[6]),
        .O(q2_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_92_reg_33389[5]_i_1 
       (.I0(\xor_ln124_92_reg_33389_reg[5] ),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_92_reg_33389_reg[5]_0 ),
        .O(\xor_ln124_68_reg_32856_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33395[0]_i_1 
       (.I0(\xor_ln124_93_reg_33395_reg[7] [0]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [6]),
        .I2(q6_reg_0[7]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [0]),
        .I4(q6_reg_0[6]),
        .I5(q2_reg_1[7]),
        .O(\xor_ln124_69_reg_32861_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33395[1]_i_1 
       (.I0(\xor_ln124_93_reg_33395_reg[7] [1]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [7]),
        .I2(q6_reg_0[0]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [1]),
        .I4(q6_reg_0[7]),
        .I5(q2_reg_1[0]),
        .O(\xor_ln124_69_reg_32861_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_93_reg_33395[2]_i_1 
       (.I0(\xor_ln124_125_reg_33731[2]_i_2_n_0 ),
        .I1(\xor_ln124_93_reg_33395_reg[7] [2]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_69_reg_32861_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_93_reg_33395[3]_i_1 
       (.I0(\xor_ln124_125_reg_33731[3]_i_2_n_0 ),
        .I1(\xor_ln124_93_reg_33395_reg[7] [3]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_69_reg_32861_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_93_reg_33395[4]_i_1 
       (.I0(\xor_ln124_125_reg_33731[4]_i_2_n_0 ),
        .I1(\xor_ln124_93_reg_33395_reg[7] [4]),
        .I2(q6_reg_0[6]),
        .O(\xor_ln124_69_reg_32861_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33395[6]_i_1 
       (.I0(\xor_ln124_93_reg_33395_reg[7] [5]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [4]),
        .I2(q6_reg_0[5]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [6]),
        .I4(q6_reg_0[4]),
        .I5(q2_reg_1[5]),
        .O(\xor_ln124_69_reg_32861_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_33395[7]_i_1 
       (.I0(\xor_ln124_93_reg_33395_reg[7] [6]),
        .I1(\xor_ln124_45_reg_32690_reg[7] [5]),
        .I2(q6_reg_0[6]),
        .I3(\xor_ln124_62_reg_33065_reg[4] [7]),
        .I4(q6_reg_0[5]),
        .I5(q2_reg_1[6]),
        .O(\xor_ln124_69_reg_32861_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_94_reg_33401[2]_i_1 
       (.I0(\xor_ln124_285_reg_35261[2]_i_2_n_0 ),
        .I1(\xor_ln124_94_reg_33401_reg[5] [0]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [1]),
        .O(\xor_ln124_70_reg_32866_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_94_reg_33401[3]_i_1 
       (.I0(\xor_ln124_285_reg_35261[3]_i_2_n_0 ),
        .I1(\xor_ln124_94_reg_33401_reg[5] [1]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_70_reg_32866_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_94_reg_33401[4]_i_1 
       (.I0(\xor_ln124_285_reg_35261[4]_i_2_n_0 ),
        .I1(\xor_ln124_94_reg_33401_reg[5] [2]),
        .I2(\xor_ln124_62_reg_33065_reg[4] [7]),
        .O(\xor_ln124_70_reg_32866_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_94_reg_33401[5]_i_1 
       (.I0(\xor_ln124_94_reg_33401_reg[5] [3]),
        .I1(q6_reg_0[7]),
        .I2(\xor_ln124_269_reg_34881_reg[5] ),
        .O(\xor_ln124_70_reg_32866_reg[5] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi
   (ADDRARDADDR,
    \xor_ln124_22_reg_32656_reg[7] ,
    \x_assign_9_reg_32295_reg[7] ,
    ct_q0,
    \reg_2436_reg[7] ,
    \x_assign_9_reg_32295_reg[5] ,
    \x_assign_3_reg_32326_reg[5] ,
    \reg_2412_reg[7] ,
    \reg_2406_reg[7] ,
    \tmp_5_reg_32244_reg[0] ,
    \reg_2394_reg[7] ,
    ADDRBWRADDR,
    \reg_2394_reg[5] ,
    pt_address0129_out,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter0,
    E,
    \ap_CS_fsm_reg[7] ,
    clefia_s1_ce6,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_reg,
    \ap_CS_fsm_reg[12] ,
    clefia_s0_ce6,
    clefia_s1_ce5,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter0_reg_reg_2,
    clefia_s1_ce4,
    clefia_s0_ce5,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_enable_reg_pp0_iter0_reg_reg_3,
    int_ap_start_reg_0,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    interrupt,
    Q,
    q6_reg,
    D,
    ce43,
    ce25,
    q6_reg_0,
    q6_reg_1,
    x_assign_9_reg_32295,
    \xor_ln124_22_reg_32656_reg[7]_0 ,
    \xor_ln124_22_reg_32656_reg[7]_1 ,
    \xor_ln124_5_reg_32387_reg[7] ,
    x_assign_3_reg_32326,
    \xor_ln124_21_reg_32599_reg[7] ,
    \xor_ln124_21_reg_32599_reg[7]_0 ,
    \xor_ln124_21_reg_32599_reg[7]_1 ,
    \xor_ln124_20_reg_32556_reg[7] ,
    \xor_ln124_20_reg_32556_reg[7]_0 ,
    \xor_ln124_19_reg_32514_reg[7] ,
    \xor_ln124_19_reg_32514_reg[7]_0 ,
    \xor_ln124_19_reg_32514_reg[7]_1 ,
    \xor_ln124_14_reg_32472_reg[7] ,
    or_ln134_2_fu_3253_p3,
    or_ln134_6_fu_3464_p3,
    \xor_ln124_14_reg_32472_reg[7]_0 ,
    \xor_ln124_14_reg_32472_reg[7]_1 ,
    \xor_ln124_13_reg_32440_reg[7] ,
    x_assign_s_reg_32202,
    or_ln_fu_3470_p3,
    x_assign_1_reg_32259,
    \xor_ln124_11_reg_32414_reg[7] ,
    \xor_ln124_11_reg_32414_reg[7]_0 ,
    \xor_ln124_11_reg_32414_reg[7]_1 ,
    q6_reg_2,
    q6_reg_3,
    q6_reg_4,
    q6_reg_5,
    q6_reg_6,
    q6_reg_7,
    q6_reg_8,
    q6_reg_9,
    q6_reg_10,
    q6_reg_11,
    \xor_ln124_11_reg_32414_reg[3] ,
    \xor_ln124_11_reg_32414_reg[3]_0 ,
    q6_reg_12,
    q6_reg_13,
    q6_reg_14,
    \xor_ln124_20_reg_32556_reg[5] ,
    \xor_ln124_19_reg_32514_reg[5] ,
    \xor_ln124_5_reg_32387_reg[4] ,
    q6_reg_15,
    q6_reg_16,
    q6_reg_17,
    q6_reg_18,
    q6_reg_19,
    q6_reg_20,
    q6_reg_21,
    \xor_ln124_46_reg_32696_reg[5] ,
    q6_reg_22,
    q6_reg_23,
    q6_reg_24,
    q6_reg_25,
    q6_reg_26,
    q6_reg_27,
    q6_reg_28,
    q6_reg_29,
    q6_reg_30,
    q6_reg_31,
    ap_enable_reg_pp0_iter4,
    mem_reg_0_3_7_7_i_1,
    pt_address0130_out,
    pt_address0128_out,
    pt_ce011,
    ap_rst_n,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0_reg,
    reg_2406124_out,
    reg_2428118_out,
    reg_24281,
    reg_2428119_out,
    reg_2412123_out,
    reg_24121,
    reg_24122,
    reg_2400125_out,
    reg_24061,
    q6_reg_32,
    q6_reg_33,
    p_42_in,
    clefia_s0_address2113_out,
    reg_24001,
    clefia_s0_address51,
    q6_reg_34,
    q6_reg_35,
    q6_reg_36,
    clefia_s0_address2112_out,
    p_43_in,
    clefia_s0_address2110_out,
    clefia_s0_address415_out,
    reg_24361,
    reg_2419120_out,
    reg_23941,
    reg_24193,
    clefia_s0_address0115_out,
    reg_24191,
    reg_241221_out,
    mem_reg_0_3_7_7_i_1_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_0_0_i_1__0,
    mem_reg_0_3_1_1_i_1,
    mem_reg_0_3_2_2_i_1,
    xor_ln124_402_fu_31528_p2,
    mem_reg_0_3_5_5_i_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_7_7_i_5,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_1_5,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    x_assign_271_reg_36085,
    or_ln134_192_fu_29720_p3,
    x_assign_270_reg_36079,
    x_assign_288_reg_36127,
    or_ln134_191_fu_29714_p3,
    mem_reg_0_3_7_7_i_7,
    mem_reg_0_3_7_7_i_7_0,
    or_ln134_179_fu_29538_p3,
    or_ln134_180_fu_29544_p3,
    x_assign_290_reg_36149,
    q6_reg_37,
    q6_reg_38,
    q6_reg_39,
    mem_reg_0_3_7_7_i_1_6,
    mem_reg_0_3_0_0_i_1__0_0,
    mem_reg_0_3_7_7_i_1_7,
    mem_reg_0_3_2_2_i_1_0,
    mem_reg_0_3_4_4_i_1,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output [7:0]ADDRARDADDR;
  output [7:0]\xor_ln124_22_reg_32656_reg[7] ;
  output [7:0]\x_assign_9_reg_32295_reg[7] ;
  output [7:0]ct_q0;
  output [7:0]\reg_2436_reg[7] ;
  output [7:0]\x_assign_9_reg_32295_reg[5] ;
  output [7:0]\x_assign_3_reg_32326_reg[5] ;
  output [7:0]\reg_2412_reg[7] ;
  output [7:0]\reg_2406_reg[7] ;
  output [7:0]\tmp_5_reg_32244_reg[0] ;
  output [7:0]\reg_2394_reg[7] ;
  output [7:0]ADDRBWRADDR;
  output \reg_2394_reg[5] ;
  output pt_address0129_out;
  output ap_rst_n_inv;
  output [2:0]\ap_CS_fsm_reg[13] ;
  output ap_enable_reg_pp0_iter0;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output clefia_s1_ce6;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output clefia_s0_ce6;
  output clefia_s1_ce5;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  output clefia_s1_ce4;
  output clefia_s0_ce5;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  output int_ap_start_reg_0;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output interrupt;
  input [15:0]Q;
  input [7:0]q6_reg;
  input [5:0]D;
  input ce43;
  input ce25;
  input [7:0]q6_reg_0;
  input [7:0]q6_reg_1;
  input [7:0]x_assign_9_reg_32295;
  input [7:0]\xor_ln124_22_reg_32656_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_32656_reg[7]_1 ;
  input [7:0]\xor_ln124_5_reg_32387_reg[7] ;
  input [7:0]x_assign_3_reg_32326;
  input [7:0]\xor_ln124_21_reg_32599_reg[7] ;
  input [7:0]\xor_ln124_21_reg_32599_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_32599_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_32556_reg[7] ;
  input [7:0]\xor_ln124_20_reg_32556_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_32472_reg[7] ;
  input [7:0]or_ln134_2_fu_3253_p3;
  input [7:0]or_ln134_6_fu_3464_p3;
  input [7:0]\xor_ln124_14_reg_32472_reg[7]_0 ;
  input [7:0]\xor_ln124_14_reg_32472_reg[7]_1 ;
  input [7:0]\xor_ln124_13_reg_32440_reg[7] ;
  input [3:0]x_assign_s_reg_32202;
  input [6:0]or_ln_fu_3470_p3;
  input [7:0]x_assign_1_reg_32259;
  input [7:0]\xor_ln124_11_reg_32414_reg[7] ;
  input [7:0]\xor_ln124_11_reg_32414_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_32414_reg[7]_1 ;
  input [7:0]q6_reg_2;
  input [7:0]q6_reg_3;
  input q6_reg_4;
  input q6_reg_5;
  input q6_reg_6;
  input q6_reg_7;
  input q6_reg_8;
  input q6_reg_9;
  input q6_reg_10;
  input q6_reg_11;
  input [2:0]\xor_ln124_11_reg_32414_reg[3] ;
  input [2:0]\xor_ln124_11_reg_32414_reg[3]_0 ;
  input q6_reg_12;
  input q6_reg_13;
  input q6_reg_14;
  input [3:0]\xor_ln124_20_reg_32556_reg[5] ;
  input [3:0]\xor_ln124_19_reg_32514_reg[5] ;
  input [2:0]\xor_ln124_5_reg_32387_reg[4] ;
  input q6_reg_15;
  input q6_reg_16;
  input q6_reg_17;
  input q6_reg_18;
  input q6_reg_19;
  input q6_reg_20;
  input q6_reg_21;
  input [0:0]\xor_ln124_46_reg_32696_reg[5] ;
  input q6_reg_22;
  input q6_reg_23;
  input q6_reg_24;
  input q6_reg_25;
  input q6_reg_26;
  input q6_reg_27;
  input q6_reg_28;
  input q6_reg_29;
  input q6_reg_30;
  input q6_reg_31;
  input ap_enable_reg_pp0_iter4;
  input [7:0]mem_reg_0_3_7_7_i_1;
  input pt_address0130_out;
  input pt_address0128_out;
  input pt_ce011;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0_reg;
  input reg_2406124_out;
  input reg_2428118_out;
  input reg_24281;
  input reg_2428119_out;
  input reg_2412123_out;
  input reg_24121;
  input reg_24122;
  input reg_2400125_out;
  input reg_24061;
  input q6_reg_32;
  input q6_reg_33;
  input p_42_in;
  input clefia_s0_address2113_out;
  input reg_24001;
  input clefia_s0_address51;
  input [7:0]q6_reg_34;
  input [7:0]q6_reg_35;
  input [7:0]q6_reg_36;
  input clefia_s0_address2112_out;
  input p_43_in;
  input clefia_s0_address2110_out;
  input clefia_s0_address415_out;
  input reg_24361;
  input reg_2419120_out;
  input reg_23941;
  input reg_24193;
  input clefia_s0_address0115_out;
  input reg_24191;
  input reg_241221_out;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input mem_reg_0_3_0_0_i_1__0;
  input mem_reg_0_3_1_1_i_1;
  input mem_reg_0_3_2_2_i_1;
  input [2:0]xor_ln124_402_fu_31528_p2;
  input mem_reg_0_3_5_5_i_1;
  input mem_reg_0_3_7_7_i_1_2;
  input [7:0]mem_reg_0_3_7_7_i_5;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [3:0]x_assign_271_reg_36085;
  input [4:0]or_ln134_192_fu_29720_p3;
  input [4:0]x_assign_270_reg_36079;
  input [4:0]x_assign_288_reg_36127;
  input [4:0]or_ln134_191_fu_29714_p3;
  input [4:0]mem_reg_0_3_7_7_i_7;
  input [4:0]mem_reg_0_3_7_7_i_7_0;
  input [4:0]or_ln134_179_fu_29538_p3;
  input [3:0]or_ln134_180_fu_29544_p3;
  input [2:0]x_assign_290_reg_36149;
  input [7:0]q6_reg_37;
  input [7:0]q6_reg_38;
  input q6_reg_39;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input mem_reg_0_3_0_0_i_1__0_0;
  input [7:0]mem_reg_0_3_7_7_i_1_7;
  input mem_reg_0_3_2_2_i_1_0;
  input mem_reg_0_3_4_4_i_1;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire [2:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_idle;
  wire ap_ready;
  wire ap_reset_idle_pp0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire ce25;
  wire ce43;
  wire clefia_s0_address0115_out;
  wire clefia_s0_address2110_out;
  wire clefia_s0_address2112_out;
  wire clefia_s0_address2113_out;
  wire clefia_s0_address415_out;
  wire clefia_s0_address51;
  wire clefia_s0_ce5;
  wire clefia_s0_ce6;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire clefia_s1_ce6;
  wire ct_ce010;
  wire ct_ce07;
  wire [7:0]ct_q0;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire [1:0]int_ct_address1;
  wire int_ct_n_101;
  wire int_ct_n_102;
  wire int_ct_n_103;
  wire int_ct_n_104;
  wire int_ct_n_105;
  wire int_ct_n_106;
  wire int_ct_n_107;
  wire int_ct_n_108;
  wire int_ct_n_109;
  wire int_ct_n_110;
  wire int_ct_n_111;
  wire int_ct_n_112;
  wire int_ct_n_113;
  wire int_ct_n_114;
  wire int_ct_n_115;
  wire int_ct_n_116;
  wire int_ct_n_117;
  wire int_ct_n_118;
  wire int_ct_n_119;
  wire int_ct_n_120;
  wire int_ct_n_121;
  wire int_ct_n_122;
  wire int_ct_n_123;
  wire int_ct_n_124;
  wire int_ct_n_125;
  wire int_ct_n_126;
  wire int_ct_n_89;
  wire int_ct_n_91;
  wire int_ct_n_92;
  wire int_ct_read;
  wire int_ct_read0;
  wire \int_ct_shift0[0]_i_1_n_0 ;
  wire \int_ct_shift0[0]_i_2_n_0 ;
  wire \int_ct_shift0[0]_i_3_n_0 ;
  wire \int_ct_shift0[0]_i_4_n_0 ;
  wire \int_ct_shift0[0]_i_5_n_0 ;
  wire \int_ct_shift0[0]_i_6_n_0 ;
  wire \int_ct_shift0[1]_i_1_n_0 ;
  wire \int_ct_shift0[1]_i_2_n_0 ;
  wire \int_ct_shift0[1]_i_3_n_0 ;
  wire \int_ct_shift0[1]_i_4_n_0 ;
  wire \int_ct_shift0[1]_i_5_n_0 ;
  wire \int_ct_shift0_reg_n_0_[0] ;
  wire \int_ct_shift0_reg_n_0_[1] ;
  wire int_ct_write_i_1_n_0;
  wire int_ct_write_reg_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire int_pt_n_10;
  wire int_pt_n_11;
  wire int_pt_n_12;
  wire int_pt_n_13;
  wire int_pt_n_14;
  wire int_pt_n_15;
  wire int_pt_n_16;
  wire int_pt_n_17;
  wire int_pt_n_18;
  wire int_pt_n_19;
  wire int_pt_n_2;
  wire int_pt_n_20;
  wire int_pt_n_21;
  wire int_pt_n_22;
  wire int_pt_n_23;
  wire int_pt_n_24;
  wire int_pt_n_25;
  wire int_pt_n_26;
  wire int_pt_n_27;
  wire int_pt_n_28;
  wire int_pt_n_29;
  wire int_pt_n_3;
  wire int_pt_n_30;
  wire int_pt_n_31;
  wire int_pt_n_32;
  wire int_pt_n_33;
  wire int_pt_n_4;
  wire int_pt_n_5;
  wire int_pt_n_6;
  wire int_pt_n_7;
  wire int_pt_n_8;
  wire int_pt_n_9;
  wire int_pt_read;
  wire int_pt_read0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire mem_reg_0_3_0_0_i_1__0;
  wire mem_reg_0_3_0_0_i_1__0_0;
  wire mem_reg_0_3_1_1_i_1;
  wire mem_reg_0_3_2_2_i_1;
  wire mem_reg_0_3_2_2_i_1_0;
  wire mem_reg_0_3_4_4_i_1;
  wire mem_reg_0_3_5_5_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_1_7;
  wire [7:0]mem_reg_0_3_7_7_i_5;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [4:0]mem_reg_0_3_7_7_i_7;
  wire [4:0]mem_reg_0_3_7_7_i_7_0;
  wire [4:0]or_ln134_179_fu_29538_p3;
  wire [3:0]or_ln134_180_fu_29544_p3;
  wire [4:0]or_ln134_191_fu_29714_p3;
  wire [4:0]or_ln134_192_fu_29720_p3;
  wire [7:0]or_ln134_2_fu_3253_p3;
  wire [7:0]or_ln134_6_fu_3464_p3;
  wire [6:0]or_ln_fu_3470_p3;
  wire [7:2]p_0_in;
  wire [9:0]p_0_in__0;
  wire p_20_in;
  wire p_27_in;
  wire p_42_in;
  wire p_43_in;
  wire pt_address0128_out;
  wire pt_address0129_out;
  wire pt_address0130_out;
  wire pt_ce011;
  wire [31:0]q0;
  wire q5_reg_i_19_n_0;
  wire [7:0]q6_reg;
  wire [7:0]q6_reg_0;
  wire [7:0]q6_reg_1;
  wire q6_reg_10;
  wire q6_reg_11;
  wire q6_reg_12;
  wire q6_reg_13;
  wire q6_reg_14;
  wire q6_reg_15;
  wire q6_reg_16;
  wire q6_reg_17;
  wire q6_reg_18;
  wire q6_reg_19;
  wire [7:0]q6_reg_2;
  wire q6_reg_20;
  wire q6_reg_21;
  wire q6_reg_22;
  wire q6_reg_23;
  wire q6_reg_24;
  wire q6_reg_25;
  wire q6_reg_26;
  wire q6_reg_27;
  wire q6_reg_28;
  wire q6_reg_29;
  wire [7:0]q6_reg_3;
  wire q6_reg_30;
  wire q6_reg_31;
  wire q6_reg_32;
  wire q6_reg_33;
  wire [7:0]q6_reg_34;
  wire [7:0]q6_reg_35;
  wire [7:0]q6_reg_36;
  wire [7:0]q6_reg_37;
  wire [7:0]q6_reg_38;
  wire q6_reg_39;
  wire q6_reg_4;
  wire q6_reg_5;
  wire q6_reg_6;
  wire q6_reg_7;
  wire q6_reg_8;
  wire q6_reg_9;
  wire q6_reg_i_19__0_n_0;
  wire q6_reg_i_22_n_0;
  wire q6_reg_i_26_n_0;
  wire q6_reg_i_28_n_0;
  wire q6_reg_i_30_n_0;
  wire q6_reg_i_32_n_0;
  wire q6_reg_i_34_n_0;
  wire q6_reg_i_36_n_0;
  wire q6_reg_i_38_n_0;
  wire q6_reg_i_76_n_0;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire reg_23941;
  wire \reg_2394_reg[5] ;
  wire [7:0]\reg_2394_reg[7] ;
  wire reg_24001;
  wire reg_2400125_out;
  wire reg_24061;
  wire reg_2406124_out;
  wire [7:0]\reg_2406_reg[7] ;
  wire reg_24121;
  wire reg_2412121_out;
  wire reg_2412123_out;
  wire reg_24122;
  wire reg_241221_out;
  wire [7:0]\reg_2412_reg[7] ;
  wire reg_24191;
  wire reg_2419120_out;
  wire reg_24193;
  wire reg_24281;
  wire reg_2428118_out;
  wire reg_2428119_out;
  wire reg_24361;
  wire \reg_2436[7]_i_3_n_0 ;
  wire [7:0]\reg_2436_reg[7] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire [7:0]\tmp_5_reg_32244_reg[0] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [7:0]x_assign_1_reg_32259;
  wire [4:0]x_assign_270_reg_36079;
  wire [3:0]x_assign_271_reg_36085;
  wire [4:0]x_assign_288_reg_36127;
  wire [2:0]x_assign_290_reg_36149;
  wire [7:0]x_assign_3_reg_32326;
  wire [7:0]\x_assign_3_reg_32326_reg[5] ;
  wire [7:0]x_assign_9_reg_32295;
  wire [7:0]\x_assign_9_reg_32295_reg[5] ;
  wire [7:0]\x_assign_9_reg_32295_reg[7] ;
  wire [3:0]x_assign_s_reg_32202;
  wire [2:0]\xor_ln124_11_reg_32414_reg[3] ;
  wire [2:0]\xor_ln124_11_reg_32414_reg[3]_0 ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7]_1 ;
  wire [7:0]\xor_ln124_13_reg_32440_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7]_0 ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7]_1 ;
  wire [3:0]\xor_ln124_19_reg_32514_reg[5] ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7]_0 ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7]_1 ;
  wire [3:0]\xor_ln124_20_reg_32556_reg[5] ;
  wire [7:0]\xor_ln124_20_reg_32556_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_32556_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7]_1 ;
  wire [2:0]xor_ln124_402_fu_31528_p2;
  wire [0:0]\xor_ln124_46_reg_32696_reg[5] ;
  wire [2:0]\xor_ln124_5_reg_32387_reg[4] ;
  wire [7:0]\xor_ln124_5_reg_32387_reg[7] ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[15]),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[13]),
        .I4(ap_reset_idle_pp0),
        .O(\ap_CS_fsm_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_reset_idle_pp0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[13]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[13] [2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[13] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(Q[0]),
        .I2(p_27_in),
        .I3(ap_start),
        .I4(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ct_load_10_reg_32311[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[0]_i_1 
       (.I0(q0[24]),
        .I1(q0[8]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[16]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[0]),
        .O(ct_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[1]_i_1 
       (.I0(q0[25]),
        .I1(q0[9]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[17]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[1]),
        .O(ct_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[2]_i_1 
       (.I0(q0[26]),
        .I1(q0[10]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[18]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[2]),
        .O(ct_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[3]_i_1 
       (.I0(q0[27]),
        .I1(q0[11]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[19]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[3]),
        .O(ct_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[4]_i_1 
       (.I0(q0[28]),
        .I1(q0[12]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[20]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[4]),
        .O(ct_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[5]_i_1 
       (.I0(q0[29]),
        .I1(q0[13]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[21]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[5]),
        .O(ct_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[6]_i_1 
       (.I0(q0[30]),
        .I1(q0[14]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[22]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[6]),
        .O(ct_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ct_load_11_reg_32347[7]_i_1 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ct_load_11_reg_32347[7]_i_2 
       (.I0(q0[31]),
        .I1(q0[15]),
        .I2(\int_ct_shift0_reg_n_0_[0] ),
        .I3(q0[23]),
        .I4(\int_ct_shift0_reg_n_0_[1] ),
        .I5(q0[7]),
        .O(ct_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_1_reg_32156[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[2]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_2_reg_32187[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[3]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_3_reg_32218[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[4]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_8_reg_32249[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[5]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ct_load_9_reg_32280[7]_i_1 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \ct_load_reg_32141[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[1]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h40)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(p_27_in),
        .I2(Q[0]),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter4),
        .O(p_27_in));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_ready),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B8B0F0)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(Q[15]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(p_20_in),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram int_ct
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[11] (int_ct_n_92),
        .\ap_CS_fsm_reg[14] (int_ct_n_91),
        .\ap_CS_fsm_reg[4] (int_ct_n_89),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ar_hs(ar_hs),
        .ce25(ce25),
        .ce43(ce43),
        .clefia_s0_ce6(clefia_s0_ce6),
        .int_ct_address1(int_ct_address1),
        .int_ct_read(int_ct_read),
        .or_ln134_2_fu_3253_p3(or_ln134_2_fu_3253_p3),
        .or_ln134_6_fu_3464_p3(or_ln134_6_fu_3464_p3),
        .or_ln_fu_3470_p3(or_ln_fu_3470_p3),
        .\q0_reg[31]_0 (q0),
        .\q0_reg[31]_1 ({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .\q1_reg[0]_0 (int_ct_write_reg_n_0),
        .\q1_reg[10]_0 (int_ct_n_105),
        .\q1_reg[11]_0 (int_ct_n_106),
        .\q1_reg[12]_0 (int_ct_n_107),
        .\q1_reg[13]_0 (int_ct_n_108),
        .\q1_reg[14]_0 (int_ct_n_109),
        .\q1_reg[15]_0 (int_ct_n_110),
        .\q1_reg[16]_0 (int_ct_n_111),
        .\q1_reg[17]_0 (int_ct_n_112),
        .\q1_reg[18]_0 (int_ct_n_113),
        .\q1_reg[19]_0 (int_ct_n_114),
        .\q1_reg[20]_0 (int_ct_n_115),
        .\q1_reg[21]_0 (int_ct_n_116),
        .\q1_reg[22]_0 (int_ct_n_117),
        .\q1_reg[23]_0 (int_ct_n_118),
        .\q1_reg[24]_0 (int_ct_n_119),
        .\q1_reg[25]_0 (int_ct_n_120),
        .\q1_reg[26]_0 (int_ct_n_121),
        .\q1_reg[27]_0 (int_ct_n_122),
        .\q1_reg[28]_0 (int_ct_n_123),
        .\q1_reg[29]_0 (int_ct_n_124),
        .\q1_reg[30]_0 (int_ct_n_125),
        .\q1_reg[31]_0 (int_ct_n_126),
        .\q1_reg[4]_0 (int_ct_n_101),
        .\q1_reg[5]_0 (int_ct_n_102),
        .\q1_reg[6]_0 (int_ct_n_103),
        .\q1_reg[8]_0 (int_ct_n_104),
        .\q1_reg[9]_0 ({p_0_in__0[9],p_0_in__0[7],p_0_in__0[3:0]}),
        .q6_reg(q6_reg),
        .q6_reg_0(q6_reg_i_38_n_0),
        .q6_reg_1(q6_reg_0),
        .q6_reg_10(q6_reg_i_36_n_0),
        .q6_reg_11(q6_reg_9),
        .q6_reg_12(q6_reg_10),
        .q6_reg_13(q6_reg_11),
        .q6_reg_14(q6_reg_i_34_n_0),
        .q6_reg_15(q6_reg_12),
        .q6_reg_16(q6_reg_13),
        .q6_reg_17(q6_reg_14),
        .q6_reg_18(q6_reg_i_32_n_0),
        .q6_reg_19(q6_reg_15),
        .q6_reg_2(q6_reg_1),
        .q6_reg_20(q6_reg_16),
        .q6_reg_21(q6_reg_17),
        .q6_reg_22(q6_reg_i_30_n_0),
        .q6_reg_23(q6_reg_18),
        .q6_reg_24(q6_reg_19),
        .q6_reg_25(q6_reg_20),
        .q6_reg_26(q6_reg_21),
        .q6_reg_27(q6_reg_i_28_n_0),
        .q6_reg_28(q6_reg_22),
        .q6_reg_29(q6_reg_23),
        .q6_reg_3(q6_reg_2),
        .q6_reg_30(q6_reg_24),
        .q6_reg_31(q6_reg_25),
        .q6_reg_32(q6_reg_26),
        .q6_reg_33(q6_reg_27),
        .q6_reg_34(q6_reg_28),
        .q6_reg_35(q6_reg_i_26_n_0),
        .q6_reg_36(q6_reg_i_22_n_0),
        .q6_reg_37(q6_reg_29),
        .q6_reg_38(q6_reg_30),
        .q6_reg_39(q6_reg_31),
        .q6_reg_4(q6_reg_3),
        .q6_reg_40(ap_enable_reg_pp0_iter0),
        .q6_reg_41(q6_reg_37),
        .q6_reg_42(q6_reg_38),
        .q6_reg_43(q6_reg_39),
        .q6_reg_44(q6_reg_i_76_n_0),
        .q6_reg_5(q6_reg_4),
        .q6_reg_6(q6_reg_5),
        .q6_reg_7(q6_reg_6),
        .q6_reg_8(q6_reg_7),
        .q6_reg_9(q6_reg_8),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[31] ({int_pt_n_2,int_pt_n_3,int_pt_n_4,int_pt_n_5,int_pt_n_6,int_pt_n_7,int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33}),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_0 ),
        .\reg_2394_reg[5] (\reg_2394_reg[5] ),
        .\reg_2394_reg[7] (\reg_2394_reg[7] ),
        .\reg_2406_reg[7] (\reg_2406_reg[7] ),
        .\reg_2412_reg[7] (\reg_2412_reg[7] ),
        .\reg_2436_reg[7] (\reg_2436_reg[7] ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\tmp_5_reg_32244_reg[0] (\tmp_5_reg_32244_reg[0] ),
        .wstate(wstate),
        .x_assign_1_reg_32259(x_assign_1_reg_32259),
        .x_assign_3_reg_32326(x_assign_3_reg_32326),
        .\x_assign_3_reg_32326_reg[5] (\x_assign_3_reg_32326_reg[5] ),
        .x_assign_9_reg_32295(x_assign_9_reg_32295),
        .\x_assign_9_reg_32295_reg[5] (\x_assign_9_reg_32295_reg[5] ),
        .\x_assign_9_reg_32295_reg[7] (\x_assign_9_reg_32295_reg[7] ),
        .x_assign_s_reg_32202(x_assign_s_reg_32202),
        .\xor_ln124_11_reg_32414_reg[3] (\xor_ln124_11_reg_32414_reg[3] ),
        .\xor_ln124_11_reg_32414_reg[3]_0 (\xor_ln124_11_reg_32414_reg[3]_0 ),
        .\xor_ln124_11_reg_32414_reg[7] (\xor_ln124_11_reg_32414_reg[7] ),
        .\xor_ln124_11_reg_32414_reg[7]_0 (\xor_ln124_11_reg_32414_reg[7]_0 ),
        .\xor_ln124_11_reg_32414_reg[7]_1 (\xor_ln124_11_reg_32414_reg[7]_1 ),
        .\xor_ln124_13_reg_32440_reg[7] (\xor_ln124_13_reg_32440_reg[7] ),
        .\xor_ln124_14_reg_32472_reg[7] (\xor_ln124_14_reg_32472_reg[7] ),
        .\xor_ln124_14_reg_32472_reg[7]_0 (\xor_ln124_14_reg_32472_reg[7]_0 ),
        .\xor_ln124_14_reg_32472_reg[7]_1 (\xor_ln124_14_reg_32472_reg[7]_1 ),
        .\xor_ln124_19_reg_32514_reg[5] (\xor_ln124_19_reg_32514_reg[5] ),
        .\xor_ln124_19_reg_32514_reg[7] (\xor_ln124_19_reg_32514_reg[7] ),
        .\xor_ln124_19_reg_32514_reg[7]_0 (\xor_ln124_19_reg_32514_reg[7]_0 ),
        .\xor_ln124_19_reg_32514_reg[7]_1 (\xor_ln124_19_reg_32514_reg[7]_1 ),
        .\xor_ln124_20_reg_32556_reg[5] (\xor_ln124_20_reg_32556_reg[5] ),
        .\xor_ln124_20_reg_32556_reg[7] (\xor_ln124_20_reg_32556_reg[7] ),
        .\xor_ln124_20_reg_32556_reg[7]_0 (\xor_ln124_20_reg_32556_reg[7]_0 ),
        .\xor_ln124_21_reg_32599_reg[7] (\xor_ln124_21_reg_32599_reg[7] ),
        .\xor_ln124_21_reg_32599_reg[7]_0 (\xor_ln124_21_reg_32599_reg[7]_0 ),
        .\xor_ln124_21_reg_32599_reg[7]_1 (\xor_ln124_21_reg_32599_reg[7]_1 ),
        .\xor_ln124_22_reg_32656_reg[7] (\xor_ln124_22_reg_32656_reg[7] ),
        .\xor_ln124_22_reg_32656_reg[7]_0 (\xor_ln124_22_reg_32656_reg[7]_0 ),
        .\xor_ln124_22_reg_32656_reg[7]_1 (\xor_ln124_22_reg_32656_reg[7]_1 ),
        .\xor_ln124_46_reg_32696_reg[5] (\xor_ln124_46_reg_32696_reg[5] ),
        .\xor_ln124_5_reg_32387_reg[0] (ct_q0[0]),
        .\xor_ln124_5_reg_32387_reg[1] (ct_q0[1]),
        .\xor_ln124_5_reg_32387_reg[2] (ct_q0[2]),
        .\xor_ln124_5_reg_32387_reg[3] (ct_q0[3]),
        .\xor_ln124_5_reg_32387_reg[4] (\xor_ln124_5_reg_32387_reg[4] ),
        .\xor_ln124_5_reg_32387_reg[4]_0 (ct_q0[4]),
        .\xor_ln124_5_reg_32387_reg[5] (ct_q0[5]),
        .\xor_ln124_5_reg_32387_reg[6] (ct_q0[6]),
        .\xor_ln124_5_reg_32387_reg[7] (\xor_ln124_5_reg_32387_reg[7] ),
        .\xor_ln124_5_reg_32387_reg[7]_0 (ct_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ct_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_ct_read0));
  FDRE int_ct_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_read0),
        .Q(int_ct_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABABABFFABABAB00)) 
    \int_ct_shift0[0]_i_1 
       (.I0(Q[15]),
        .I1(\int_ct_shift0[0]_i_2_n_0 ),
        .I2(Q[14]),
        .I3(int_ct_n_89),
        .I4(\int_ct_shift0[1]_i_4_n_0 ),
        .I5(\int_ct_shift0_reg_n_0_[0] ),
        .O(\int_ct_shift0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F4F5)) 
    \int_ct_shift0[0]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(\int_ct_shift0[0]_i_3_n_0 ),
        .O(\int_ct_shift0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010003000300)) 
    \int_ct_shift0[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(\int_ct_shift0[0]_i_4_n_0 ),
        .I3(\int_ct_shift0[0]_i_5_n_0 ),
        .I4(Q[4]),
        .I5(\int_ct_shift0[0]_i_6_n_0 ),
        .O(\int_ct_shift0[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ct_shift0[0]_i_4 
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\int_ct_shift0[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \int_ct_shift0[0]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\int_ct_shift0[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \int_ct_shift0[0]_i_6 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\int_ct_shift0[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8FFA8A8A800)) 
    \int_ct_shift0[1]_i_1 
       (.I0(\int_ct_shift0[1]_i_2_n_0 ),
        .I1(\int_ct_shift0[1]_i_3_n_0 ),
        .I2(int_ct_n_91),
        .I3(int_ct_n_89),
        .I4(\int_ct_shift0[1]_i_4_n_0 ),
        .I5(\int_ct_shift0_reg_n_0_[1] ),
        .O(\int_ct_shift0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_ct_shift0[1]_i_2 
       (.I0(int_ct_n_92),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(int_ct_n_91),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\int_ct_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300000003000100)) 
    \int_ct_shift0[1]_i_3 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\int_ct_shift0[1]_i_5_n_0 ),
        .I4(int_ct_n_92),
        .I5(Q[8]),
        .O(\int_ct_shift0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF000F0FFE000E0)) 
    \int_ct_shift0[1]_i_4 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(Q[7]),
        .O(\int_ct_shift0[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    \int_ct_shift0[1]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\int_ct_shift0[1]_i_5_n_0 ));
  FDRE \int_ct_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ct_shift0[0]_i_1_n_0 ),
        .Q(\int_ct_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ct_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ct_shift0[1]_i_1_n_0 ),
        .Q(\int_ct_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ct_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(p_20_in),
        .I4(int_ct_write_reg_n_0),
        .O(int_ct_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    int_ct_write_i_2
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_20_in));
  FDRE int_ct_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_write_i_1_n_0),
        .Q(int_ct_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_ier[1]_i_2 
       (.I0(p_20_in),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[13]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_isr[0]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(ap_ready),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \int_isr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[15]),
        .O(ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram__parameterized0 int_pt
       (.Q({Q[15],Q[13:3],Q[1]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(pt_address0129_out),
        .ar_hs(ar_hs),
        .int_ct_address1(int_ct_address1),
        .mem_reg_0_3_0_0_i_1__0_0(mem_reg_0_3_0_0_i_1__0),
        .mem_reg_0_3_0_0_i_1__0_1(mem_reg_0_3_0_0_i_1__0_0),
        .mem_reg_0_3_1_1_i_1_0(mem_reg_0_3_1_1_i_1),
        .mem_reg_0_3_2_2_i_1_0(mem_reg_0_3_2_2_i_1),
        .mem_reg_0_3_2_2_i_1_1(mem_reg_0_3_2_2_i_1_0),
        .mem_reg_0_3_4_4_i_1_0(mem_reg_0_3_4_4_i_1),
        .mem_reg_0_3_5_5_i_1_0(mem_reg_0_3_5_5_i_1),
        .mem_reg_0_3_7_7_i_1_0(mem_reg_0_3_7_7_i_1),
        .mem_reg_0_3_7_7_i_1_1(mem_reg_0_3_7_7_i_1_0),
        .mem_reg_0_3_7_7_i_1_2(mem_reg_0_3_7_7_i_1_1),
        .mem_reg_0_3_7_7_i_1_3(mem_reg_0_3_7_7_i_1_2),
        .mem_reg_0_3_7_7_i_1_4(mem_reg_0_3_7_7_i_1_3),
        .mem_reg_0_3_7_7_i_1_5(mem_reg_0_3_7_7_i_1_4),
        .mem_reg_0_3_7_7_i_1_6(mem_reg_0_3_7_7_i_1_5),
        .mem_reg_0_3_7_7_i_1_7(mem_reg_0_3_7_7_i_1_6),
        .mem_reg_0_3_7_7_i_1_8(mem_reg_0_3_7_7_i_1_7),
        .mem_reg_0_3_7_7_i_5_0(mem_reg_0_3_7_7_i_5),
        .mem_reg_0_3_7_7_i_5_1(mem_reg_0_3_7_7_i_5_0),
        .mem_reg_0_3_7_7_i_5_2(mem_reg_0_3_7_7_i_5_1),
        .mem_reg_0_3_7_7_i_5_3(mem_reg_0_3_7_7_i_5_2),
        .mem_reg_0_3_7_7_i_5_4(mem_reg_0_3_7_7_i_5_3),
        .mem_reg_0_3_7_7_i_5_5(mem_reg_0_3_7_7_i_5_4),
        .mem_reg_0_3_7_7_i_7_0(mem_reg_0_3_7_7_i_7),
        .mem_reg_0_3_7_7_i_7_1({\xor_ln124_19_reg_32514_reg[7]_1 [7:5],\xor_ln124_19_reg_32514_reg[7]_1 [3],\xor_ln124_19_reg_32514_reg[7]_1 [1]}),
        .mem_reg_0_3_7_7_i_7_2(mem_reg_0_3_7_7_i_7_0),
        .or_ln134_179_fu_29538_p3(or_ln134_179_fu_29538_p3),
        .or_ln134_180_fu_29544_p3(or_ln134_180_fu_29544_p3),
        .or_ln134_191_fu_29714_p3(or_ln134_191_fu_29714_p3),
        .or_ln134_192_fu_29720_p3(or_ln134_192_fu_29720_p3),
        .pt_address0128_out(pt_address0128_out),
        .pt_address0130_out(pt_address0130_out),
        .pt_ce011(pt_ce011),
        .\q1_reg[31]_0 ({int_pt_n_2,int_pt_n_3,int_pt_n_4,int_pt_n_5,int_pt_n_6,int_pt_n_7,int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33}),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .x_assign_270_reg_36079(x_assign_270_reg_36079),
        .x_assign_271_reg_36085(x_assign_271_reg_36085),
        .x_assign_288_reg_36127(x_assign_288_reg_36127),
        .x_assign_290_reg_36149(x_assign_290_reg_36149),
        .xor_ln124_402_fu_31528_p2(xor_ln124_402_fu_31528_p2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0F880088)) 
    int_task_ap_done_i_2
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[13]),
        .I2(p_0_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_idle),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    q2_reg_i_2
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(clefia_s0_address2112_out),
        .I4(q5_reg_i_19_n_0),
        .O(clefia_s1_ce4));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    q5_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[9]),
        .I4(q5_reg_i_19_n_0),
        .O(clefia_s0_ce5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q5_reg_i_19
       (.I0(ap_ready),
        .I1(p_43_in),
        .I2(clefia_s0_address2110_out),
        .I3(clefia_s0_address415_out),
        .I4(ce25),
        .I5(clefia_s0_address2113_out),
        .O(q5_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    q6_reg_i_1
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[7]),
        .I3(Q[10]),
        .I4(Q[5]),
        .I5(q6_reg_i_19__0_n_0),
        .O(clefia_s1_ce6));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    q6_reg_i_19__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[15]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(q6_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_22
       (.I0(q6_reg_34[7]),
        .I1(q6_reg_35[7]),
        .I2(q6_reg_36[7]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q6_reg_i_26
       (.I0(q6_reg_34[6]),
        .I1(q6_reg_35[6]),
        .I2(q6_reg_36[6]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_28
       (.I0(q6_reg_34[5]),
        .I1(q6_reg_35[5]),
        .I2(q6_reg_36[5]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q6_reg_i_2__0
       (.I0(q6_reg_32),
        .I1(q6_reg_33),
        .I2(p_42_in),
        .I3(clefia_s0_address2113_out),
        .I4(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I5(ap_ready),
        .O(clefia_s1_ce5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_30
       (.I0(q6_reg_34[4]),
        .I1(q6_reg_35[4]),
        .I2(q6_reg_36[4]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q6_reg_i_32
       (.I0(q6_reg_34[3]),
        .I1(q6_reg_35[3]),
        .I2(q6_reg_36[3]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_34
       (.I0(q6_reg_34[2]),
        .I1(q6_reg_35[2]),
        .I2(q6_reg_36[2]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q6_reg_i_36
       (.I0(q6_reg_34[1]),
        .I1(q6_reg_35[1]),
        .I2(q6_reg_36[1]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_38
       (.I0(q6_reg_34[0]),
        .I1(q6_reg_35[0]),
        .I2(q6_reg_36[0]),
        .I3(ap_ready),
        .I4(ct_ce07),
        .I5(ct_ce010),
        .O(q6_reg_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    q6_reg_i_74
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[10]),
        .O(ct_ce07));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    q6_reg_i_75
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[12]),
        .O(ct_ce010));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    q6_reg_i_76
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(q6_reg_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_task_ap_done),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(int_pt_read),
        .I4(int_ct_read),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_105),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_106),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_107),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_108),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_109),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_110),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_111),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_112),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_113),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_114),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_115),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_116),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_117),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_118),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_119),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_120),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_121),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_122),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_123),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_124),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_125),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_126),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_101),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_102),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_103),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_ct_n_104),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF88888)) 
    \reg_2394[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ce43),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEE)) 
    \reg_2400[7]_i_1 
       (.I0(reg_24001),
        .I1(clefia_s0_address51),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[3]),
        .I4(Q[11]),
        .I5(reg_2400125_out),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \reg_2406[7]_i_1 
       (.I0(reg_2406124_out),
        .I1(Q[12]),
        .I2(Q[4]),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(reg_24061),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2412[7]_i_1 
       (.I0(reg_2412123_out),
        .I1(reg_2412121_out),
        .I2(reg_24121),
        .I3(reg_24122),
        .I4(ap_enable_reg_pp0_iter0_reg_reg),
        .I5(reg_2400125_out),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \reg_2412[7]_i_4 
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[13]),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2412121_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2419[7]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(reg_24121),
        .I2(reg_24191),
        .I3(reg_241221_out),
        .I4(reg_2419120_out),
        .I5(reg_2412123_out),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_2428[7]_i_1 
       (.I0(reg_2406124_out),
        .I1(reg_2428118_out),
        .I2(reg_24281),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(reg_2428119_out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2436[7]_i_1 
       (.I0(\reg_2436[7]_i_3_n_0 ),
        .I1(reg_24361),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(reg_2419120_out),
        .I5(reg_23941),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    \reg_2436[7]_i_3 
       (.I0(reg_24193),
        .I1(clefia_s0_address0115_out),
        .I2(Q[8]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .I5(ap_start),
        .O(\reg_2436[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(int_ct_read),
        .I4(int_pt_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_ct_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_pt_read),
        .O(s_axi_control_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram
   (ADDRARDADDR,
    \xor_ln124_22_reg_32656_reg[7] ,
    \x_assign_9_reg_32295_reg[7] ,
    \reg_2436_reg[7] ,
    \x_assign_9_reg_32295_reg[5] ,
    \x_assign_3_reg_32326_reg[5] ,
    \reg_2412_reg[7] ,
    \reg_2406_reg[7] ,
    \tmp_5_reg_32244_reg[0] ,
    \reg_2394_reg[7] ,
    ADDRBWRADDR,
    \reg_2394_reg[5] ,
    \ap_CS_fsm_reg[4] ,
    clefia_s0_ce6,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[11] ,
    \q1_reg[9]_0 ,
    int_ct_address1,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    Q,
    q6_reg,
    D,
    q6_reg_0,
    ce43,
    ce25,
    q6_reg_1,
    q6_reg_2,
    x_assign_9_reg_32295,
    \xor_ln124_22_reg_32656_reg[7]_0 ,
    \xor_ln124_22_reg_32656_reg[7]_1 ,
    \xor_ln124_5_reg_32387_reg[0] ,
    \xor_ln124_5_reg_32387_reg[7] ,
    x_assign_3_reg_32326,
    \xor_ln124_21_reg_32599_reg[7] ,
    \xor_ln124_21_reg_32599_reg[7]_0 ,
    \xor_ln124_21_reg_32599_reg[7]_1 ,
    \xor_ln124_20_reg_32556_reg[7] ,
    \xor_ln124_20_reg_32556_reg[7]_0 ,
    \xor_ln124_19_reg_32514_reg[7] ,
    \xor_ln124_19_reg_32514_reg[7]_0 ,
    \xor_ln124_19_reg_32514_reg[7]_1 ,
    \xor_ln124_14_reg_32472_reg[7] ,
    or_ln134_2_fu_3253_p3,
    or_ln134_6_fu_3464_p3,
    \xor_ln124_14_reg_32472_reg[7]_0 ,
    \xor_ln124_14_reg_32472_reg[7]_1 ,
    \xor_ln124_13_reg_32440_reg[7] ,
    x_assign_s_reg_32202,
    or_ln_fu_3470_p3,
    x_assign_1_reg_32259,
    \xor_ln124_11_reg_32414_reg[7] ,
    \xor_ln124_11_reg_32414_reg[7]_0 ,
    \xor_ln124_11_reg_32414_reg[7]_1 ,
    q6_reg_3,
    q6_reg_4,
    q6_reg_5,
    q6_reg_6,
    q6_reg_7,
    q6_reg_8,
    q6_reg_9,
    q6_reg_10,
    q6_reg_11,
    q6_reg_12,
    q6_reg_13,
    \xor_ln124_5_reg_32387_reg[1] ,
    \xor_ln124_11_reg_32414_reg[3] ,
    \xor_ln124_11_reg_32414_reg[3]_0 ,
    \xor_ln124_5_reg_32387_reg[2] ,
    q6_reg_14,
    q6_reg_15,
    q6_reg_16,
    q6_reg_17,
    \xor_ln124_20_reg_32556_reg[5] ,
    \xor_ln124_19_reg_32514_reg[5] ,
    \xor_ln124_5_reg_32387_reg[4] ,
    \xor_ln124_5_reg_32387_reg[3] ,
    q6_reg_18,
    q6_reg_19,
    q6_reg_20,
    q6_reg_21,
    \xor_ln124_5_reg_32387_reg[4]_0 ,
    q6_reg_22,
    q6_reg_23,
    q6_reg_24,
    q6_reg_25,
    q6_reg_26,
    \xor_ln124_5_reg_32387_reg[5] ,
    \xor_ln124_46_reg_32696_reg[5] ,
    q6_reg_27,
    q6_reg_28,
    q6_reg_29,
    q6_reg_30,
    q6_reg_31,
    q6_reg_32,
    q6_reg_33,
    q6_reg_34,
    \xor_ln124_5_reg_32387_reg[6] ,
    q6_reg_35,
    q6_reg_36,
    \xor_ln124_5_reg_32387_reg[7]_0 ,
    q6_reg_37,
    q6_reg_38,
    q6_reg_39,
    q6_reg_40,
    q6_reg_41,
    ap_ready,
    q6_reg_42,
    q6_reg_43,
    q6_reg_44,
    \rdata_reg[0] ,
    ar_hs,
    int_ct_read,
    \rdata_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[9] ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \q0_reg[31]_1 ,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    s_axi_control_WDATA,
    ap_clk);
  output [7:0]ADDRARDADDR;
  output [7:0]\xor_ln124_22_reg_32656_reg[7] ;
  output [7:0]\x_assign_9_reg_32295_reg[7] ;
  output [7:0]\reg_2436_reg[7] ;
  output [7:0]\x_assign_9_reg_32295_reg[5] ;
  output [7:0]\x_assign_3_reg_32326_reg[5] ;
  output [7:0]\reg_2412_reg[7] ;
  output [7:0]\reg_2406_reg[7] ;
  output [7:0]\tmp_5_reg_32244_reg[0] ;
  output [7:0]\reg_2394_reg[7] ;
  output [7:0]ADDRBWRADDR;
  output \reg_2394_reg[5] ;
  output \ap_CS_fsm_reg[4] ;
  output clefia_s0_ce6;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[11] ;
  output [5:0]\q1_reg[9]_0 ;
  output [1:0]int_ct_address1;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [15:0]Q;
  input [7:0]q6_reg;
  input [5:0]D;
  input q6_reg_0;
  input ce43;
  input ce25;
  input [7:0]q6_reg_1;
  input [7:0]q6_reg_2;
  input [7:0]x_assign_9_reg_32295;
  input [7:0]\xor_ln124_22_reg_32656_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_32656_reg[7]_1 ;
  input \xor_ln124_5_reg_32387_reg[0] ;
  input [7:0]\xor_ln124_5_reg_32387_reg[7] ;
  input [7:0]x_assign_3_reg_32326;
  input [7:0]\xor_ln124_21_reg_32599_reg[7] ;
  input [7:0]\xor_ln124_21_reg_32599_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_32599_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_32556_reg[7] ;
  input [7:0]\xor_ln124_20_reg_32556_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7]_0 ;
  input [7:0]\xor_ln124_19_reg_32514_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_32472_reg[7] ;
  input [7:0]or_ln134_2_fu_3253_p3;
  input [7:0]or_ln134_6_fu_3464_p3;
  input [7:0]\xor_ln124_14_reg_32472_reg[7]_0 ;
  input [7:0]\xor_ln124_14_reg_32472_reg[7]_1 ;
  input [7:0]\xor_ln124_13_reg_32440_reg[7] ;
  input [3:0]x_assign_s_reg_32202;
  input [6:0]or_ln_fu_3470_p3;
  input [7:0]x_assign_1_reg_32259;
  input [7:0]\xor_ln124_11_reg_32414_reg[7] ;
  input [7:0]\xor_ln124_11_reg_32414_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_32414_reg[7]_1 ;
  input [7:0]q6_reg_3;
  input [7:0]q6_reg_4;
  input q6_reg_5;
  input q6_reg_6;
  input q6_reg_7;
  input q6_reg_8;
  input q6_reg_9;
  input q6_reg_10;
  input q6_reg_11;
  input q6_reg_12;
  input q6_reg_13;
  input \xor_ln124_5_reg_32387_reg[1] ;
  input [2:0]\xor_ln124_11_reg_32414_reg[3] ;
  input [2:0]\xor_ln124_11_reg_32414_reg[3]_0 ;
  input \xor_ln124_5_reg_32387_reg[2] ;
  input q6_reg_14;
  input q6_reg_15;
  input q6_reg_16;
  input q6_reg_17;
  input [3:0]\xor_ln124_20_reg_32556_reg[5] ;
  input [3:0]\xor_ln124_19_reg_32514_reg[5] ;
  input [2:0]\xor_ln124_5_reg_32387_reg[4] ;
  input \xor_ln124_5_reg_32387_reg[3] ;
  input q6_reg_18;
  input q6_reg_19;
  input q6_reg_20;
  input q6_reg_21;
  input \xor_ln124_5_reg_32387_reg[4]_0 ;
  input q6_reg_22;
  input q6_reg_23;
  input q6_reg_24;
  input q6_reg_25;
  input q6_reg_26;
  input \xor_ln124_5_reg_32387_reg[5] ;
  input [0:0]\xor_ln124_46_reg_32696_reg[5] ;
  input q6_reg_27;
  input q6_reg_28;
  input q6_reg_29;
  input q6_reg_30;
  input q6_reg_31;
  input q6_reg_32;
  input q6_reg_33;
  input q6_reg_34;
  input \xor_ln124_5_reg_32387_reg[6] ;
  input q6_reg_35;
  input q6_reg_36;
  input \xor_ln124_5_reg_32387_reg[7]_0 ;
  input q6_reg_37;
  input q6_reg_38;
  input q6_reg_39;
  input q6_reg_40;
  input [7:0]q6_reg_41;
  input ap_ready;
  input [7:0]q6_reg_42;
  input q6_reg_43;
  input q6_reg_44;
  input \rdata_reg[0] ;
  input ar_hs;
  input int_ct_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input \rdata_reg[9] ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\q0_reg[31]_1 ;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_ready;
  wire ar_hs;
  wire ce25;
  wire ce43;
  wire clefia_s0_ce6;
  wire ct_ce0;
  wire [1:0]int_ct_address1;
  wire [3:3]int_ct_be1;
  wire int_ct_ce1;
  wire int_ct_read;
  wire mem_reg_0_3_0_0_i_2_n_0;
  wire mem_reg_0_3_0_0_i_3__0_n_0;
  wire mem_reg_0_3_0_0_i_6__0_n_0;
  wire mem_reg_0_3_0_0_i_7__0_n_0;
  wire [7:0]or_ln134_2_fu_3253_p3;
  wire [7:0]or_ln134_6_fu_3464_p3;
  wire [6:0]or_ln_fu_3470_p3;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire [31:0]q00;
  wire [31:0]\q0_reg[31]_0 ;
  wire [1:0]\q0_reg[31]_1 ;
  wire [31:0]q1;
  wire [31:0]q10__0;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [5:0]\q1_reg[9]_0 ;
  wire [7:0]q6_reg;
  wire q6_reg_0;
  wire [7:0]q6_reg_1;
  wire q6_reg_10;
  wire q6_reg_11;
  wire q6_reg_12;
  wire q6_reg_13;
  wire q6_reg_14;
  wire q6_reg_15;
  wire q6_reg_16;
  wire q6_reg_17;
  wire q6_reg_18;
  wire q6_reg_19;
  wire [7:0]q6_reg_2;
  wire q6_reg_20;
  wire q6_reg_21;
  wire q6_reg_22;
  wire q6_reg_23;
  wire q6_reg_24;
  wire q6_reg_25;
  wire q6_reg_26;
  wire q6_reg_27;
  wire q6_reg_28;
  wire q6_reg_29;
  wire [7:0]q6_reg_3;
  wire q6_reg_30;
  wire q6_reg_31;
  wire q6_reg_32;
  wire q6_reg_33;
  wire q6_reg_34;
  wire q6_reg_35;
  wire q6_reg_36;
  wire q6_reg_37;
  wire q6_reg_38;
  wire q6_reg_39;
  wire [7:0]q6_reg_4;
  wire q6_reg_40;
  wire [7:0]q6_reg_41;
  wire [7:0]q6_reg_42;
  wire q6_reg_43;
  wire q6_reg_44;
  wire q6_reg_5;
  wire q6_reg_6;
  wire q6_reg_7;
  wire q6_reg_8;
  wire q6_reg_9;
  wire q6_reg_i_10__0_n_0;
  wire q6_reg_i_11_n_0;
  wire q6_reg_i_12__0_n_0;
  wire q6_reg_i_13__0_n_0;
  wire q6_reg_i_14__0_n_0;
  wire q6_reg_i_16__0_n_0;
  wire q6_reg_i_17__0_n_0;
  wire q6_reg_i_19_n_0;
  wire q6_reg_i_20__0_n_0;
  wire q6_reg_i_21_n_0;
  wire q6_reg_i_22__0_n_0;
  wire q6_reg_i_23__0_n_0;
  wire q6_reg_i_23_n_0;
  wire q6_reg_i_24__0_n_0;
  wire q6_reg_i_25_n_0;
  wire q6_reg_i_26__0_n_0;
  wire q6_reg_i_27__0_n_0;
  wire q6_reg_i_27_n_0;
  wire q6_reg_i_28__0_n_0;
  wire q6_reg_i_29_n_0;
  wire q6_reg_i_31_n_0;
  wire q6_reg_i_33_n_0;
  wire q6_reg_i_35_n_0;
  wire q6_reg_i_37_n_0;
  wire q6_reg_i_39_n_0;
  wire q6_reg_i_41_n_0;
  wire q6_reg_i_45_n_0;
  wire q6_reg_i_49_n_0;
  wire q6_reg_i_53_n_0;
  wire q6_reg_i_57_n_0;
  wire q6_reg_i_61_n_0;
  wire q6_reg_i_65_n_0;
  wire q6_reg_i_69_n_0;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[9] ;
  wire \reg_2394_reg[5] ;
  wire [7:0]\reg_2394_reg[7] ;
  wire [7:0]\reg_2406_reg[7] ;
  wire [7:0]\reg_2412_reg[7] ;
  wire [7:0]\reg_2436_reg[7] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]\tmp_5_reg_32244_reg[0] ;
  wire [1:0]wstate;
  wire [7:0]x_assign_1_reg_32259;
  wire [7:0]x_assign_3_reg_32326;
  wire [7:0]\x_assign_3_reg_32326_reg[5] ;
  wire [7:0]x_assign_9_reg_32295;
  wire [7:0]\x_assign_9_reg_32295_reg[5] ;
  wire [7:0]\x_assign_9_reg_32295_reg[7] ;
  wire [3:0]x_assign_s_reg_32202;
  wire [2:0]\xor_ln124_11_reg_32414_reg[3] ;
  wire [2:0]\xor_ln124_11_reg_32414_reg[3]_0 ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_32414_reg[7]_1 ;
  wire [7:0]\xor_ln124_13_reg_32440_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7] ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7]_0 ;
  wire [7:0]\xor_ln124_14_reg_32472_reg[7]_1 ;
  wire [3:0]\xor_ln124_19_reg_32514_reg[5] ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7] ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7]_0 ;
  wire [7:0]\xor_ln124_19_reg_32514_reg[7]_1 ;
  wire [3:0]\xor_ln124_20_reg_32556_reg[5] ;
  wire [7:0]\xor_ln124_20_reg_32556_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_32556_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_32599_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_32656_reg[7]_1 ;
  wire [0:0]\xor_ln124_46_reg_32696_reg[5] ;
  wire \xor_ln124_5_reg_32387_reg[0] ;
  wire \xor_ln124_5_reg_32387_reg[1] ;
  wire \xor_ln124_5_reg_32387_reg[2] ;
  wire \xor_ln124_5_reg_32387_reg[3] ;
  wire [2:0]\xor_ln124_5_reg_32387_reg[4] ;
  wire \xor_ln124_5_reg_32387_reg[4]_0 ;
  wire \xor_ln124_5_reg_32387_reg[5] ;
  wire \xor_ln124_5_reg_32387_reg[6] ;
  wire [7:0]\xor_ln124_5_reg_32387_reg[7] ;
  wire \xor_ln124_5_reg_32387_reg[7]_0 ;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_2
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\ap_CS_fsm_reg[14] ),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(mem_reg_0_3_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFA8)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(mem_reg_0_3_0_0_i_6__0_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(mem_reg_0_3_0_0_i_7__0_n_0),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_0_3_0_0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [0]),
        .O(int_ct_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_1 [1]),
        .O(int_ct_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_6__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(mem_reg_0_3_0_0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_7__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(mem_reg_0_3_0_0_i_7__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_3
       (.I0(\q1_reg[0]_0 ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_ct_be1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(int_ct_be1),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_ct_address1[0]),
        .A1(int_ct_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAEA)) 
    \q0[31]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(Q[7]),
        .I2(q6_reg_40),
        .I3(Q[0]),
        .I4(Q[10]),
        .I5(Q[5]),
        .O(ct_ce0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \q0[31]_i_2 
       (.I0(clefia_s0_ce6),
        .I1(Q[4]),
        .I2(Q[12]),
        .I3(q6_reg_40),
        .I4(Q[2]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ct_ce0),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_ct_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_ct_ce1),
        .D(q10__0[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_10
       (.I0(q6_reg_0),
        .I1(q6_reg_i_39_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[0]),
        .I5(q6_reg_2[0]),
        .O(\xor_ln124_22_reg_32656_reg[7] [0]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    q6_reg_i_10__0
       (.I0(Q[15]),
        .I1(Q[8]),
        .I2(q6_reg_40),
        .I3(Q[3]),
        .I4(Q[11]),
        .O(q6_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_11
       (.I0(q6_reg_3[7]),
        .I1(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I2(q6_reg_4[7]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_11__0
       (.I0(q6_reg_37),
        .I1(q6_reg_6),
        .I2(q6_reg_i_41_n_0),
        .I3(q6_reg_38),
        .I4(q6_reg_8),
        .I5(q6_reg_39),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_12
       (.I0(q6_reg_32),
        .I1(q6_reg_6),
        .I2(q6_reg_i_45_n_0),
        .I3(q6_reg_33),
        .I4(q6_reg_8),
        .I5(q6_reg_34),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    q6_reg_i_12__0
       (.I0(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I1(Q[13]),
        .I2(Q[8]),
        .I3(Q[11]),
        .O(q6_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_13
       (.I0(q6_reg_28),
        .I1(q6_reg_6),
        .I2(q6_reg_i_49_n_0),
        .I3(q6_reg_29),
        .I4(q6_reg_8),
        .I5(q6_reg_30),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_13__0
       (.I0(q6_reg_3[6]),
        .I1(\xor_ln124_5_reg_32387_reg[6] ),
        .I2(q6_reg_4[6]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_14
       (.I0(q6_reg_23),
        .I1(q6_reg_6),
        .I2(q6_reg_i_53_n_0),
        .I3(q6_reg_24),
        .I4(q6_reg_8),
        .I5(q6_reg_25),
        .O(ADDRBWRADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    q6_reg_i_14__0
       (.I0(\xor_ln124_5_reg_32387_reg[6] ),
        .I1(Q[13]),
        .I2(Q[8]),
        .I3(Q[11]),
        .O(q6_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_15
       (.I0(q6_reg_19),
        .I1(q6_reg_6),
        .I2(q6_reg_i_57_n_0),
        .I3(q6_reg_20),
        .I4(q6_reg_8),
        .I5(q6_reg_21),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_16
       (.I0(q6_reg_15),
        .I1(q6_reg_6),
        .I2(q6_reg_i_61_n_0),
        .I3(q6_reg_16),
        .I4(q6_reg_8),
        .I5(q6_reg_17),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q6_reg_i_16__0
       (.I0(q6_reg_3[5]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(q6_reg_4[5]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_17
       (.I0(q6_reg_11),
        .I1(q6_reg_6),
        .I2(q6_reg_i_65_n_0),
        .I3(q6_reg_12),
        .I4(q6_reg_8),
        .I5(q6_reg_13),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h0000000000000063)) 
    q6_reg_i_17__0
       (.I0(Q[6]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q6_reg_i_18
       (.I0(q6_reg_5),
        .I1(q6_reg_6),
        .I2(q6_reg_i_69_n_0),
        .I3(q6_reg_7),
        .I4(q6_reg_8),
        .I5(q6_reg_9),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q6_reg_i_19
       (.I0(q6_reg_3[4]),
        .I1(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I2(q6_reg_4[4]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    q6_reg_i_1__0
       (.I0(Q[6]),
        .I1(Q[13]),
        .I2(q6_reg_40),
        .I3(Q[1]),
        .I4(Q[14]),
        .I5(q6_reg_i_10__0_n_0),
        .O(clefia_s0_ce6));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q6_reg_i_2
       (.I0(q6_reg_i_11_n_0),
        .I1(q6_reg_i_12__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[7]),
        .I5(D[5]),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'h00000009)) 
    q6_reg_i_20__0
       (.I0(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I1(Q[6]),
        .I2(Q[13]),
        .I3(Q[8]),
        .I4(Q[11]),
        .O(q6_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_21
       (.I0(q6_reg_3[3]),
        .I1(\xor_ln124_5_reg_32387_reg[3] ),
        .I2(q6_reg_4[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h000000000000009A)) 
    q6_reg_i_22__0
       (.I0(\xor_ln124_5_reg_32387_reg[3] ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q6_reg_i_23
       (.I0(q6_reg_3[2]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(q6_reg_4[2]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0095)) 
    q6_reg_i_23__0
       (.I0(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I1(q6_reg_40),
        .I2(Q[7]),
        .I3(q6_reg_44),
        .O(q6_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000036)) 
    q6_reg_i_24__0
       (.I0(Q[6]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q6_reg_i_25
       (.I0(q6_reg_3[1]),
        .I1(\xor_ln124_5_reg_32387_reg[1] ),
        .I2(q6_reg_4[1]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000000000A9)) 
    q6_reg_i_26__0
       (.I0(\xor_ln124_5_reg_32387_reg[1] ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q6_reg_i_27
       (.I0(q6_reg_3[0]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(q6_reg_4[0]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'h00009995)) 
    q6_reg_i_27__0
       (.I0(\xor_ln124_5_reg_32387_reg[6] ),
        .I1(q6_reg_40),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(q6_reg_44),
        .O(q6_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000063)) 
    q6_reg_i_28__0
       (.I0(Q[6]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(q6_reg_i_28__0_n_0));
  LUT5 #(
    .INIT(32'h00009995)) 
    q6_reg_i_29
       (.I0(\xor_ln124_5_reg_32387_reg[5] ),
        .I1(q6_reg_40),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(q6_reg_44),
        .O(q6_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h000E00FEFF0EFFFE)) 
    q6_reg_i_3
       (.I0(q6_reg_i_13__0_n_0),
        .I1(q6_reg_i_14__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[6]),
        .I5(q6_reg_31),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    q6_reg_i_31
       (.I0(q6_reg_40),
        .I1(Q[7]),
        .I2(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I3(q6_reg_44),
        .O(q6_reg_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    q6_reg_i_33
       (.I0(q6_reg_40),
        .I1(Q[7]),
        .I2(\xor_ln124_5_reg_32387_reg[3] ),
        .I3(q6_reg_44),
        .O(q6_reg_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    q6_reg_i_35
       (.I0(q6_reg_40),
        .I1(Q[7]),
        .I2(\xor_ln124_5_reg_32387_reg[2] ),
        .I3(q6_reg_44),
        .O(q6_reg_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    q6_reg_i_37
       (.I0(q6_reg_40),
        .I1(Q[7]),
        .I2(\xor_ln124_5_reg_32387_reg[1] ),
        .I3(q6_reg_44),
        .O(q6_reg_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q6_reg_i_39
       (.I0(\xor_ln124_5_reg_32387_reg[0] ),
        .I1(q6_reg_44),
        .O(q6_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q6_reg_i_3__0
       (.I0(q6_reg_36),
        .I1(q6_reg_i_23__0_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[7]),
        .I5(q6_reg_2[7]),
        .O(\xor_ln124_22_reg_32656_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q6_reg_i_4
       (.I0(q6_reg_i_16__0_n_0),
        .I1(q6_reg_i_17__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[5]),
        .I5(q6_reg_26),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q6_reg_i_41
       (.I0(q6_reg_41[7]),
        .I1(ce43),
        .I2(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I3(ap_ready),
        .I4(q6_reg_42[7]),
        .I5(q6_reg_43),
        .O(q6_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q6_reg_i_45
       (.I0(q6_reg_41[6]),
        .I1(ce43),
        .I2(\xor_ln124_5_reg_32387_reg[6] ),
        .I3(q6_reg_42[6]),
        .I4(ap_ready),
        .I5(q6_reg_43),
        .O(q6_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q6_reg_i_49
       (.I0(q6_reg_41[5]),
        .I1(ce43),
        .I2(\xor_ln124_5_reg_32387_reg[5] ),
        .I3(q6_reg_42[5]),
        .I4(ap_ready),
        .I5(q6_reg_43),
        .O(q6_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q6_reg_i_4__0
       (.I0(q6_reg_35),
        .I1(q6_reg_i_27__0_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[6]),
        .I5(q6_reg_2[6]),
        .O(\xor_ln124_22_reg_32656_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_5
       (.I0(q6_reg_i_19_n_0),
        .I1(q6_reg_i_20__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[4]),
        .I5(D[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q6_reg_i_53
       (.I0(q6_reg_41[4]),
        .I1(ce43),
        .I2(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I3(q6_reg_42[4]),
        .I4(ap_ready),
        .I5(q6_reg_43),
        .O(q6_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q6_reg_i_57
       (.I0(q6_reg_41[3]),
        .I1(ce43),
        .I2(\xor_ln124_5_reg_32387_reg[3] ),
        .I3(ap_ready),
        .I4(q6_reg_42[3]),
        .I5(q6_reg_43),
        .O(q6_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q6_reg_i_5__0
       (.I0(q6_reg_27),
        .I1(q6_reg_i_29_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[5]),
        .I5(q6_reg_2[5]),
        .O(\xor_ln124_22_reg_32656_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_6
       (.I0(q6_reg_i_21_n_0),
        .I1(q6_reg_i_22__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[3]),
        .I5(D[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q6_reg_i_61
       (.I0(ce43),
        .I1(q6_reg_41[2]),
        .I2(\xor_ln124_5_reg_32387_reg[2] ),
        .I3(ap_ready),
        .I4(q6_reg_42[2]),
        .I5(q6_reg_43),
        .O(q6_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q6_reg_i_65
       (.I0(ce43),
        .I1(q6_reg_41[1]),
        .I2(\xor_ln124_5_reg_32387_reg[1] ),
        .I3(q6_reg_42[1]),
        .I4(ap_ready),
        .I5(q6_reg_43),
        .O(q6_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q6_reg_i_69
       (.I0(ce43),
        .I1(q6_reg_41[0]),
        .I2(\xor_ln124_5_reg_32387_reg[0] ),
        .I3(ap_ready),
        .I4(q6_reg_42[0]),
        .I5(q6_reg_43),
        .O(q6_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFF0EFFFE000E00FE)) 
    q6_reg_i_6__0
       (.I0(q6_reg_22),
        .I1(q6_reg_i_31_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[4]),
        .I5(q6_reg_2[4]),
        .O(\xor_ln124_22_reg_32656_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_7
       (.I0(q6_reg_i_23_n_0),
        .I1(q6_reg_i_24__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[2]),
        .I5(D[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h000E00FEFF0EFFFE)) 
    q6_reg_i_7__0
       (.I0(q6_reg_18),
        .I1(q6_reg_i_33_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[3]),
        .I5(q6_reg_2[3]),
        .O(\xor_ln124_22_reg_32656_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_8
       (.I0(q6_reg_i_25_n_0),
        .I1(q6_reg_i_26__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[1]),
        .I5(D[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00FE000EFFFEFF0E)) 
    q6_reg_i_8__0
       (.I0(q6_reg_14),
        .I1(q6_reg_i_35_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[2]),
        .I5(q6_reg_2[2]),
        .O(\xor_ln124_22_reg_32656_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_9
       (.I0(q6_reg_i_27_n_0),
        .I1(q6_reg_i_28__0_n_0),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(q6_reg[0]),
        .I5(D[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q6_reg_i_9__0
       (.I0(q6_reg_10),
        .I1(q6_reg_i_37_n_0),
        .I2(ce43),
        .I3(ce25),
        .I4(q6_reg_1[1]),
        .I5(q6_reg_2[1]),
        .O(\xor_ln124_22_reg_32656_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(ar_hs),
        .I2(q1[0]),
        .I3(int_ct_read),
        .I4(\rdata_reg[31] [0]),
        .O(\q1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(q1[10]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [10]),
        .O(\q1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(q1[11]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [11]),
        .O(\q1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(q1[12]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [12]),
        .O(\q1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(q1[13]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [13]),
        .O(\q1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(q1[14]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [14]),
        .O(\q1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(q1[15]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [15]),
        .O(\q1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(q1[16]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [16]),
        .O(\q1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(q1[17]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [17]),
        .O(\q1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(q1[18]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [18]),
        .O(\q1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(q1[19]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[1]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [1]),
        .O(\q1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(q1[20]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [20]),
        .O(\q1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(q1[21]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [21]),
        .O(\q1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(q1[22]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [22]),
        .O(\q1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(q1[23]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [23]),
        .O(\q1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(q1[24]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [24]),
        .O(\q1_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(q1[25]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [25]),
        .O(\q1_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(q1[26]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [26]),
        .O(\q1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(q1[27]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [27]),
        .O(\q1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(q1[28]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [28]),
        .O(\q1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(q1[29]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[2]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [2]),
        .O(\q1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(q1[30]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [30]),
        .O(\q1_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(q1[31]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [31]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[3]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [3]),
        .O(\q1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(q1[4]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [4]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(q1[5]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [5]),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(q1[6]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[7]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [7]),
        .O(\q1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(q1[8]),
        .I1(int_ct_read),
        .I2(\rdata_reg[31] [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[9]),
        .I4(int_ct_read),
        .I5(\rdata_reg[31] [9]),
        .O(\q1_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[0]_i_1 
       (.I0(or_ln134_2_fu_3253_p3[1]),
        .I1(or_ln134_6_fu_3464_p3[1]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [0]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [0]),
        .I4(\xor_ln124_5_reg_32387_reg[0] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [0]),
        .O(\tmp_5_reg_32244_reg[0] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_32414[1]_i_1 
       (.I0(\xor_ln124_11_reg_32414_reg[3] [0]),
        .I1(\xor_ln124_11_reg_32414_reg[3]_0 [0]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [1]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [1]),
        .I4(\xor_ln124_5_reg_32387_reg[1] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [1]),
        .O(\tmp_5_reg_32244_reg[0] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_32414[2]_i_1 
       (.I0(\xor_ln124_11_reg_32414_reg[3] [1]),
        .I1(\xor_ln124_11_reg_32414_reg[3]_0 [1]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [2]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [2]),
        .I4(\xor_ln124_5_reg_32387_reg[2] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [2]),
        .O(\tmp_5_reg_32244_reg[0] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[3]_i_1 
       (.I0(\xor_ln124_11_reg_32414_reg[3] [2]),
        .I1(\xor_ln124_11_reg_32414_reg[3]_0 [2]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [3]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [3]),
        .I4(\xor_ln124_5_reg_32387_reg[3] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [3]),
        .O(\tmp_5_reg_32244_reg[0] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[4]_i_1 
       (.I0(or_ln134_2_fu_3253_p3[5]),
        .I1(or_ln134_6_fu_3464_p3[5]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [4]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [4]),
        .I4(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [4]),
        .O(\tmp_5_reg_32244_reg[0] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[5]_i_1 
       (.I0(or_ln134_2_fu_3253_p3[6]),
        .I1(or_ln134_6_fu_3464_p3[6]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [5]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [5]),
        .I4(\xor_ln124_5_reg_32387_reg[5] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [5]),
        .O(\tmp_5_reg_32244_reg[0] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[6]_i_1 
       (.I0(or_ln134_2_fu_3253_p3[7]),
        .I1(or_ln134_6_fu_3464_p3[7]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [6]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [6]),
        .I4(\xor_ln124_5_reg_32387_reg[6] ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [6]),
        .O(\tmp_5_reg_32244_reg[0] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_32414[7]_i_1 
       (.I0(or_ln134_2_fu_3253_p3[0]),
        .I1(or_ln134_6_fu_3464_p3[0]),
        .I2(\xor_ln124_11_reg_32414_reg[7] [7]),
        .I3(\xor_ln124_11_reg_32414_reg[7]_0 [7]),
        .I4(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I5(\xor_ln124_11_reg_32414_reg[7]_1 [7]),
        .O(\tmp_5_reg_32244_reg[0] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_32440[0]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(x_assign_s_reg_32202[3]),
        .I3(or_ln_fu_3470_p3[0]),
        .I4(or_ln134_6_fu_3464_p3[0]),
        .I5(x_assign_1_reg_32259[0]),
        .O(\reg_2406_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[1]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32387_reg[1] ),
        .I2(or_ln_fu_3470_p3[0]),
        .I3(x_assign_s_reg_32202[0]),
        .I4(or_ln134_6_fu_3464_p3[1]),
        .I5(x_assign_1_reg_32259[1]),
        .O(\reg_2406_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_13_reg_32440[2]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(or_ln_fu_3470_p3[1]),
        .I3(x_assign_s_reg_32202[1]),
        .I4(or_ln134_6_fu_3464_p3[2]),
        .I5(x_assign_1_reg_32259[2]),
        .O(\reg_2406_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[3]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32387_reg[3] ),
        .I2(or_ln_fu_3470_p3[2]),
        .I3(x_assign_s_reg_32202[2]),
        .I4(or_ln134_6_fu_3464_p3[3]),
        .I5(x_assign_1_reg_32259[3]),
        .O(\reg_2406_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[4]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I2(or_ln_fu_3470_p3[3]),
        .I3(or_ln_fu_3470_p3[4]),
        .I4(or_ln134_6_fu_3464_p3[4]),
        .I5(x_assign_1_reg_32259[4]),
        .O(\reg_2406_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[5]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(or_ln_fu_3470_p3[4]),
        .I3(or_ln_fu_3470_p3[5]),
        .I4(or_ln134_6_fu_3464_p3[5]),
        .I5(x_assign_1_reg_32259[5]),
        .O(\reg_2406_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[6]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32387_reg[6] ),
        .I2(or_ln_fu_3470_p3[5]),
        .I3(or_ln_fu_3470_p3[6]),
        .I4(or_ln134_6_fu_3464_p3[6]),
        .I5(x_assign_1_reg_32259[6]),
        .O(\reg_2406_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_13_reg_32440[7]_i_1 
       (.I0(\xor_ln124_13_reg_32440_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I2(or_ln_fu_3470_p3[6]),
        .I3(x_assign_s_reg_32202[3]),
        .I4(or_ln134_6_fu_3464_p3[7]),
        .I5(x_assign_1_reg_32259[7]),
        .O(\reg_2406_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[0]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(or_ln134_2_fu_3253_p3[1]),
        .I3(or_ln134_6_fu_3464_p3[1]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [0]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [0]),
        .O(\reg_2412_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[1]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32387_reg[1] ),
        .I2(\xor_ln124_11_reg_32414_reg[3] [0]),
        .I3(\xor_ln124_11_reg_32414_reg[3]_0 [0]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [1]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [1]),
        .O(\reg_2412_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_32472[2]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(\xor_ln124_11_reg_32414_reg[3] [1]),
        .I3(\xor_ln124_11_reg_32414_reg[3]_0 [1]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [2]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [2]),
        .O(\reg_2412_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[3]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32387_reg[3] ),
        .I2(\xor_ln124_11_reg_32414_reg[3] [2]),
        .I3(\xor_ln124_11_reg_32414_reg[3]_0 [2]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [3]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [3]),
        .O(\reg_2412_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[4]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I2(or_ln134_2_fu_3253_p3[5]),
        .I3(or_ln134_6_fu_3464_p3[5]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [4]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [4]),
        .O(\reg_2412_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[5]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(or_ln134_2_fu_3253_p3[6]),
        .I3(or_ln134_6_fu_3464_p3[6]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [5]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [5]),
        .O(\reg_2412_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[6]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32387_reg[6] ),
        .I2(or_ln134_2_fu_3253_p3[7]),
        .I3(or_ln134_6_fu_3464_p3[7]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [6]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [6]),
        .O(\reg_2412_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_32472[7]_i_1 
       (.I0(\xor_ln124_14_reg_32472_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I2(or_ln134_2_fu_3253_p3[0]),
        .I3(or_ln134_6_fu_3464_p3[0]),
        .I4(\xor_ln124_14_reg_32472_reg[7]_0 [7]),
        .I5(\xor_ln124_14_reg_32472_reg[7]_1 [7]),
        .O(\reg_2412_reg[7] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_32514[0]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[0] ),
        .I1(x_assign_3_reg_32326[6]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [0]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [0]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [0]),
        .O(\x_assign_3_reg_32326_reg[5] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_19_reg_32514[1]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[1] ),
        .I1(x_assign_3_reg_32326[7]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [1]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [1]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [1]),
        .O(\x_assign_3_reg_32326_reg[5] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[2]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[2] ),
        .I1(\xor_ln124_19_reg_32514_reg[5] [0]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [2]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [2]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [2]),
        .O(\x_assign_3_reg_32326_reg[5] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[3]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[3] ),
        .I1(\xor_ln124_19_reg_32514_reg[5] [1]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [3]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [3]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [3]),
        .O(\x_assign_3_reg_32326_reg[5] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[4]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I1(\xor_ln124_19_reg_32514_reg[5] [2]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [4]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [4]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [4]),
        .O(\x_assign_3_reg_32326_reg[5] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[5]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[5] ),
        .I1(\xor_ln124_19_reg_32514_reg[5] [3]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [5]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [5]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [5]),
        .O(\x_assign_3_reg_32326_reg[5] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[6]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[6] ),
        .I1(x_assign_3_reg_32326[4]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [6]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [6]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [6]),
        .O(\x_assign_3_reg_32326_reg[5] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_19_reg_32514[7]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I1(x_assign_3_reg_32326[5]),
        .I2(\xor_ln124_19_reg_32514_reg[7]_0 [7]),
        .I3(\xor_ln124_19_reg_32514_reg[7]_1 [7]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [7]),
        .O(\x_assign_3_reg_32326_reg[5] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[0]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[0] ),
        .I1(x_assign_9_reg_32295[6]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [0]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [0]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [0]),
        .O(\x_assign_9_reg_32295_reg[5] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_32556[1]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[1] ),
        .I1(x_assign_9_reg_32295[7]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [1]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [1]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [1]),
        .O(\x_assign_9_reg_32295_reg[5] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[2]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[2] ),
        .I1(\xor_ln124_20_reg_32556_reg[5] [0]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [2]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [2]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [2]),
        .O(\x_assign_9_reg_32295_reg[5] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[3]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[3] ),
        .I1(\xor_ln124_20_reg_32556_reg[5] [1]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [3]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [3]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [3]),
        .O(\x_assign_9_reg_32295_reg[5] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[4]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I1(\xor_ln124_20_reg_32556_reg[5] [2]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [4]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [4]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [4]),
        .O(\x_assign_9_reg_32295_reg[5] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[5]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[5] ),
        .I1(\xor_ln124_20_reg_32556_reg[5] [3]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [5]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [5]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [5]),
        .O(\x_assign_9_reg_32295_reg[5] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[6]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[6] ),
        .I1(x_assign_9_reg_32295[4]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [6]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [6]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [6]),
        .O(\x_assign_9_reg_32295_reg[5] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_32556[7]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I1(x_assign_9_reg_32295[5]),
        .I2(\xor_ln124_20_reg_32556_reg[7] [7]),
        .I3(\xor_ln124_20_reg_32556_reg[7]_0 [7]),
        .I4(\xor_ln124_19_reg_32514_reg[7] [7]),
        .O(\x_assign_9_reg_32295_reg[5] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_21_reg_32599[0]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [0]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [0]),
        .I4(x_assign_3_reg_32326[0]),
        .I5(x_assign_9_reg_32295[0]),
        .O(\reg_2436_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[1]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32387_reg[1] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [1]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [1]),
        .I4(x_assign_3_reg_32326[1]),
        .I5(x_assign_9_reg_32295[1]),
        .O(\reg_2436_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[2]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [2]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [2]),
        .I4(x_assign_3_reg_32326[2]),
        .I5(x_assign_9_reg_32295[2]),
        .O(\reg_2436_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[3]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32387_reg[3] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [3]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [3]),
        .I4(x_assign_3_reg_32326[3]),
        .I5(x_assign_9_reg_32295[3]),
        .O(\reg_2436_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[4]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [4]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [4]),
        .I4(x_assign_3_reg_32326[4]),
        .I5(x_assign_9_reg_32295[4]),
        .O(\reg_2436_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[5]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [5]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [5]),
        .I4(x_assign_3_reg_32326[5]),
        .I5(x_assign_9_reg_32295[5]),
        .O(\reg_2436_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[6]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32387_reg[6] ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [6]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [6]),
        .I4(x_assign_3_reg_32326[6]),
        .I5(x_assign_9_reg_32295[6]),
        .O(\reg_2436_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_21_reg_32599[7]_i_1 
       (.I0(\xor_ln124_21_reg_32599_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I2(\xor_ln124_21_reg_32599_reg[7]_0 [7]),
        .I3(\xor_ln124_21_reg_32599_reg[7]_1 [7]),
        .I4(x_assign_3_reg_32326[7]),
        .I5(x_assign_9_reg_32295[7]),
        .O(\reg_2436_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[0]_i_1 
       (.I0(x_assign_9_reg_32295[0]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [0]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [0]),
        .I3(\xor_ln124_5_reg_32387_reg[0] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [0]),
        .I5(x_assign_3_reg_32326[0]),
        .O(\x_assign_9_reg_32295_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[1]_i_1 
       (.I0(x_assign_9_reg_32295[1]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [1]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [1]),
        .I3(\xor_ln124_5_reg_32387_reg[1] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [1]),
        .I5(x_assign_3_reg_32326[1]),
        .O(\x_assign_9_reg_32295_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[2]_i_1 
       (.I0(x_assign_9_reg_32295[2]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [2]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [2]),
        .I3(\xor_ln124_5_reg_32387_reg[2] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [2]),
        .I5(x_assign_3_reg_32326[2]),
        .O(\x_assign_9_reg_32295_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[3]_i_1 
       (.I0(x_assign_9_reg_32295[3]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [3]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [3]),
        .I3(\xor_ln124_5_reg_32387_reg[3] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [3]),
        .I5(x_assign_3_reg_32326[3]),
        .O(\x_assign_9_reg_32295_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[4]_i_1 
       (.I0(x_assign_9_reg_32295[4]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [4]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [4]),
        .I3(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [4]),
        .I5(x_assign_3_reg_32326[4]),
        .O(\x_assign_9_reg_32295_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[5]_i_1 
       (.I0(x_assign_9_reg_32295[5]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [5]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [5]),
        .I3(\xor_ln124_5_reg_32387_reg[5] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [5]),
        .I5(x_assign_3_reg_32326[5]),
        .O(\x_assign_9_reg_32295_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[6]_i_1 
       (.I0(x_assign_9_reg_32295[6]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [6]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [6]),
        .I3(\xor_ln124_5_reg_32387_reg[6] ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [6]),
        .I5(x_assign_3_reg_32326[6]),
        .O(\x_assign_9_reg_32295_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_22_reg_32656[7]_i_1 
       (.I0(x_assign_9_reg_32295[7]),
        .I1(\xor_ln124_22_reg_32656_reg[7]_0 [7]),
        .I2(\xor_ln124_22_reg_32656_reg[7]_1 [7]),
        .I3(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I4(\xor_ln124_5_reg_32387_reg[7] [7]),
        .I5(x_assign_3_reg_32326[7]),
        .O(\x_assign_9_reg_32295_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_32696[5]_i_2 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [5]),
        .I1(x_assign_9_reg_32295[5]),
        .I2(\xor_ln124_5_reg_32387_reg[5] ),
        .I3(\xor_ln124_46_reg_32696_reg[5] ),
        .I4(x_assign_3_reg_32326[5]),
        .I5(\xor_ln124_22_reg_32656_reg[7]_1 [5]),
        .O(\reg_2394_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32387[0]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [0]),
        .I1(\xor_ln124_5_reg_32387_reg[0] ),
        .I2(or_ln134_2_fu_3253_p3[0]),
        .I3(x_assign_1_reg_32259[7]),
        .I4(x_assign_1_reg_32259[0]),
        .I5(or_ln_fu_3470_p3[0]),
        .O(\reg_2394_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32387[1]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [1]),
        .I1(\xor_ln124_5_reg_32387_reg[1] ),
        .I2(or_ln134_2_fu_3253_p3[1]),
        .I3(x_assign_1_reg_32259[0]),
        .I4(x_assign_1_reg_32259[1]),
        .I5(x_assign_s_reg_32202[0]),
        .O(\reg_2394_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_32387[2]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [2]),
        .I1(\xor_ln124_5_reg_32387_reg[2] ),
        .I2(or_ln134_2_fu_3253_p3[2]),
        .I3(\xor_ln124_5_reg_32387_reg[4] [0]),
        .I4(x_assign_1_reg_32259[2]),
        .I5(x_assign_s_reg_32202[1]),
        .O(\reg_2394_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32387[3]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [3]),
        .I1(\xor_ln124_5_reg_32387_reg[3] ),
        .I2(or_ln134_2_fu_3253_p3[3]),
        .I3(\xor_ln124_5_reg_32387_reg[4] [1]),
        .I4(x_assign_1_reg_32259[3]),
        .I5(x_assign_s_reg_32202[2]),
        .O(\reg_2394_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32387[4]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [4]),
        .I1(\xor_ln124_5_reg_32387_reg[4]_0 ),
        .I2(or_ln134_2_fu_3253_p3[4]),
        .I3(\xor_ln124_5_reg_32387_reg[4] [2]),
        .I4(x_assign_1_reg_32259[4]),
        .I5(or_ln_fu_3470_p3[4]),
        .O(\reg_2394_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32387[5]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [5]),
        .I1(\xor_ln124_5_reg_32387_reg[5] ),
        .I2(or_ln134_2_fu_3253_p3[5]),
        .I3(x_assign_1_reg_32259[4]),
        .I4(x_assign_1_reg_32259[5]),
        .I5(or_ln_fu_3470_p3[5]),
        .O(\reg_2394_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32387[6]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [6]),
        .I1(\xor_ln124_5_reg_32387_reg[6] ),
        .I2(or_ln134_2_fu_3253_p3[6]),
        .I3(x_assign_1_reg_32259[5]),
        .I4(x_assign_1_reg_32259[6]),
        .I5(or_ln_fu_3470_p3[6]),
        .O(\reg_2394_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_32387[7]_i_1 
       (.I0(\xor_ln124_5_reg_32387_reg[7] [7]),
        .I1(\xor_ln124_5_reg_32387_reg[7]_0 ),
        .I2(or_ln134_2_fu_3253_p3[7]),
        .I3(x_assign_1_reg_32259[6]),
        .I4(x_assign_1_reg_32259[7]),
        .I5(x_assign_s_reg_32202[3]),
        .O(\reg_2394_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "clefia_dec_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec_control_s_axi_ram__parameterized0
   (ap_enable_reg_pp0_iter4_reg,
    ar_hs,
    \q1_reg[31]_0 ,
    ap_enable_reg_pp0_iter4,
    Q,
    mem_reg_0_3_7_7_i_1_0,
    pt_address0130_out,
    pt_address0128_out,
    pt_ce011,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_0_0_i_1__0_0,
    mem_reg_0_3_1_1_i_1_0,
    mem_reg_0_3_2_2_i_1_0,
    xor_ln124_402_fu_31528_p2,
    mem_reg_0_3_5_5_i_1_0,
    mem_reg_0_3_7_7_i_1_3,
    ap_enable_reg_pp0_iter3,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_1_5,
    mem_reg_0_3_7_7_i_1_6,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    mem_reg_0_3_7_7_i_5_5,
    x_assign_271_reg_36085,
    or_ln134_192_fu_29720_p3,
    x_assign_270_reg_36079,
    x_assign_288_reg_36127,
    or_ln134_191_fu_29714_p3,
    mem_reg_0_3_7_7_i_7_0,
    mem_reg_0_3_7_7_i_7_1,
    mem_reg_0_3_7_7_i_7_2,
    or_ln134_179_fu_29538_p3,
    or_ln134_180_fu_29544_p3,
    x_assign_290_reg_36149,
    mem_reg_0_3_7_7_i_1_7,
    mem_reg_0_3_0_0_i_1__0_1,
    mem_reg_0_3_7_7_i_1_8,
    mem_reg_0_3_2_2_i_1_1,
    mem_reg_0_3_4_4_i_1_0,
    rstate,
    s_axi_control_ARVALID,
    ap_clk,
    int_ct_address1);
  output ap_enable_reg_pp0_iter4_reg;
  output ar_hs;
  output [31:0]\q1_reg[31]_0 ;
  input ap_enable_reg_pp0_iter4;
  input [12:0]Q;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input pt_address0130_out;
  input pt_address0128_out;
  input pt_ce011;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input mem_reg_0_3_0_0_i_1__0_0;
  input mem_reg_0_3_1_1_i_1_0;
  input mem_reg_0_3_2_2_i_1_0;
  input [2:0]xor_ln124_402_fu_31528_p2;
  input mem_reg_0_3_5_5_i_1_0;
  input mem_reg_0_3_7_7_i_1_3;
  input ap_enable_reg_pp0_iter3;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input [7:0]mem_reg_0_3_7_7_i_5_5;
  input [3:0]x_assign_271_reg_36085;
  input [4:0]or_ln134_192_fu_29720_p3;
  input [4:0]x_assign_270_reg_36079;
  input [4:0]x_assign_288_reg_36127;
  input [4:0]or_ln134_191_fu_29714_p3;
  input [4:0]mem_reg_0_3_7_7_i_7_0;
  input [4:0]mem_reg_0_3_7_7_i_7_1;
  input [4:0]mem_reg_0_3_7_7_i_7_2;
  input [4:0]or_ln134_179_fu_29538_p3;
  input [3:0]or_ln134_180_fu_29544_p3;
  input [2:0]x_assign_290_reg_36149;
  input [7:0]mem_reg_0_3_7_7_i_1_7;
  input mem_reg_0_3_0_0_i_1__0_1;
  input [7:0]mem_reg_0_3_7_7_i_1_8;
  input mem_reg_0_3_2_2_i_1_1;
  input mem_reg_0_3_4_4_i_1_0;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ap_clk;
  input [1:0]int_ct_address1;

  wire [12:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ar_hs;
  wire [1:0]int_ct_address1;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_11_n_0;
  wire mem_reg_0_3_0_0_i_12_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire mem_reg_0_3_0_0_i_15_n_0;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_17_n_0;
  wire mem_reg_0_3_0_0_i_1__0_0;
  wire mem_reg_0_3_0_0_i_1__0_1;
  wire mem_reg_0_3_0_0_i_1__0_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_28_n_0;
  wire mem_reg_0_3_0_0_i_29_n_0;
  wire mem_reg_0_3_0_0_i_30_n_0;
  wire mem_reg_0_3_0_0_i_31_n_0;
  wire mem_reg_0_3_0_0_i_33_n_0;
  wire mem_reg_0_3_0_0_i_34_n_0;
  wire mem_reg_0_3_0_0_i_35_n_0;
  wire mem_reg_0_3_0_0_i_36_n_0;
  wire mem_reg_0_3_0_0_i_37_n_0;
  wire mem_reg_0_3_0_0_i_38_n_0;
  wire mem_reg_0_3_0_0_i_39_n_0;
  wire mem_reg_0_3_0_0_i_3_n_0;
  wire mem_reg_0_3_0_0_i_40_n_0;
  wire mem_reg_0_3_0_0_i_49_n_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_50_n_0;
  wire mem_reg_0_3_0_0_i_51_n_0;
  wire mem_reg_0_3_0_0_i_52_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_11_n_0;
  wire mem_reg_0_3_1_1_i_1_0;
  wire mem_reg_0_3_1_1_i_1_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_7_n_0;
  wire mem_reg_0_3_1_1_i_8_n_0;
  wire mem_reg_0_3_1_1_i_9_n_0;
  wire mem_reg_0_3_24_24_i_1__0_n_0;
  wire mem_reg_0_3_25_25_i_1__0_n_0;
  wire mem_reg_0_3_26_26_i_1__0_n_0;
  wire mem_reg_0_3_27_27_i_1__0_n_0;
  wire mem_reg_0_3_28_28_i_1__0_n_0;
  wire mem_reg_0_3_29_29_i_1__0_n_0;
  wire mem_reg_0_3_2_2_i_1_0;
  wire mem_reg_0_3_2_2_i_1_1;
  wire mem_reg_0_3_2_2_i_1_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_8_n_0;
  wire mem_reg_0_3_2_2_i_9_n_0;
  wire mem_reg_0_3_30_30_i_1__0_n_0;
  wire mem_reg_0_3_31_31_i_1__0_n_0;
  wire mem_reg_0_3_3_3_i_10_n_0;
  wire mem_reg_0_3_3_3_i_1_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_3_3_i_8_n_0;
  wire mem_reg_0_3_3_3_i_9_n_0;
  wire mem_reg_0_3_4_4_i_1_0;
  wire mem_reg_0_3_4_4_i_1_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_4_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_8_n_0;
  wire mem_reg_0_3_4_4_i_9_n_0;
  wire mem_reg_0_3_5_5_i_11_n_0;
  wire mem_reg_0_3_5_5_i_1_0;
  wire mem_reg_0_3_5_5_i_1_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_7_n_0;
  wire mem_reg_0_3_5_5_i_8_n_0;
  wire mem_reg_0_3_5_5_i_9_n_0;
  wire mem_reg_0_3_6_6_i_10_n_0;
  wire mem_reg_0_3_6_6_i_1_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire mem_reg_0_3_6_6_i_8_n_0;
  wire mem_reg_0_3_6_6_i_9_n_0;
  wire mem_reg_0_3_7_7_i_11_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_1_7;
  wire [7:0]mem_reg_0_3_7_7_i_1_8;
  wire mem_reg_0_3_7_7_i_1_n_0;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire mem_reg_0_3_7_7_i_4_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [7:0]mem_reg_0_3_7_7_i_5_5;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire [4:0]mem_reg_0_3_7_7_i_7_0;
  wire [4:0]mem_reg_0_3_7_7_i_7_1;
  wire [4:0]mem_reg_0_3_7_7_i_7_2;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire mem_reg_0_3_7_7_i_8_n_0;
  wire mem_reg_0_3_7_7_i_9_n_0;
  wire [4:0]or_ln134_179_fu_29538_p3;
  wire [3:0]or_ln134_180_fu_29544_p3;
  wire [4:0]or_ln134_191_fu_29714_p3;
  wire [4:0]or_ln134_192_fu_29720_p3;
  wire [24:0]p_0_in0_out;
  wire pt_address01;
  wire pt_address0128_out;
  wire pt_address0130_out;
  wire pt_address0131_out;
  wire pt_address0132_out;
  wire pt_address0133_out;
  wire pt_address0134_out;
  wire pt_address0135_out;
  wire pt_address0136_out;
  wire pt_address0137_out;
  wire pt_address0138_out;
  wire pt_address0139_out;
  wire pt_address0140_out;
  wire pt_ce0;
  wire pt_ce011;
  wire [31:0]q10;
  wire [31:0]\q1_reg[31]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [4:0]x_assign_270_reg_36079;
  wire [3:0]x_assign_271_reg_36085;
  wire [4:0]x_assign_288_reg_36127;
  wire [2:0]x_assign_290_reg_36149;
  wire [2:0]xor_ln124_402_fu_31528_p2;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[0]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_10
       (.I0(mem_reg_0_3_7_7_i_1_4[0]),
        .I1(mem_reg_0_3_7_7_i_1_5[0]),
        .I2(mem_reg_0_3_7_7_i_1_6[0]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    mem_reg_0_3_0_0_i_11
       (.I0(mem_reg_0_3_0_0_i_28_n_0),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[11]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_0_0_i_12
       (.I0(mem_reg_0_3_0_0_i_29_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_0_0_i_30_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[0]),
        .O(mem_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_0_3_0_0_i_13
       (.I0(mem_reg_0_3_0_0_i_31_n_0),
        .I1(pt_address0130_out),
        .I2(pt_address0128_out),
        .I3(pt_address01),
        .I4(pt_ce011),
        .I5(mem_reg_0_3_0_0_i_33_n_0),
        .O(pt_ce0));
  LUT6 #(
    .INIT(64'hAAAACCCFEEEFCCCF)) 
    mem_reg_0_3_0_0_i_14
       (.I0(Q[11]),
        .I1(mem_reg_0_3_0_0_i_34_n_0),
        .I2(mem_reg_0_3_0_0_i_35_n_0),
        .I3(mem_reg_0_3_0_0_i_36_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[10]),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    mem_reg_0_3_0_0_i_15
       (.I0(mem_reg_0_3_0_0_i_37_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(pt_address0128_out),
        .I3(mem_reg_0_3_0_0_i_38_n_0),
        .I4(mem_reg_0_3_0_0_i_39_n_0),
        .I5(mem_reg_0_3_0_0_i_40_n_0),
        .O(mem_reg_0_3_0_0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_16
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_17
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(mem_reg_0_3_0_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_18
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[2]),
        .O(pt_address0132_out));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_19
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[3]),
        .O(pt_address0133_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_0_0_i_12_n_0),
        .O(mem_reg_0_3_0_0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_20
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[1]),
        .O(pt_address0131_out));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_25
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[12]),
        .O(pt_address01));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    mem_reg_0_3_0_0_i_26
       (.I0(pt_address0130_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_27
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[4]),
        .O(pt_address0134_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_28
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_28_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_29
       (.I0(mem_reg_0_3_7_7_i_5_3[0]),
        .I1(mem_reg_0_3_7_7_i_5_4[0]),
        .I2(mem_reg_0_3_7_7_i_5_5[0]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_3_0_0_i_2__0
       (.I0(pt_ce0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    mem_reg_0_3_0_0_i_3
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_0_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_30
       (.I0(mem_reg_0_3_7_7_i_5_0[0]),
        .I1(mem_reg_0_3_7_7_i_5_1[0]),
        .I2(mem_reg_0_3_7_7_i_5_2[0]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_0_0_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    mem_reg_0_3_0_0_i_31
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(mem_reg_0_3_0_0_i_49_n_0),
        .O(mem_reg_0_3_0_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_33
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[0]),
        .I4(Q[6]),
        .O(mem_reg_0_3_0_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hA0F0A0F0A0A0A0E0)) 
    mem_reg_0_3_0_0_i_34
       (.I0(Q[9]),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(mem_reg_0_3_0_0_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000AA00EF)) 
    mem_reg_0_3_0_0_i_35
       (.I0(pt_address0130_out),
        .I1(pt_address0128_out),
        .I2(pt_address01),
        .I3(mem_reg_0_3_0_0_i_50_n_0),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_0_0_i_35_n_0));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    mem_reg_0_3_0_0_i_36
       (.I0(pt_address0136_out),
        .I1(pt_address0138_out),
        .I2(pt_address0134_out),
        .I3(pt_address0133_out),
        .I4(pt_address0132_out),
        .O(mem_reg_0_3_0_0_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_37
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    mem_reg_0_3_0_0_i_38
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h3330333030303130)) 
    mem_reg_0_3_0_0_i_39
       (.I0(pt_address0135_out),
        .I1(mem_reg_0_3_0_0_i_51_n_0),
        .I2(pt_address0137_out),
        .I3(mem_reg_0_3_0_0_i_52_n_0),
        .I4(pt_address0134_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_0_0_i_39_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    mem_reg_0_3_0_0_i_4
       (.I0(mem_reg_0_3_0_0_i_17_n_0),
        .I1(pt_address0132_out),
        .I2(pt_address0133_out),
        .I3(pt_address0131_out),
        .I4(pt_address0130_out),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_40
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_43
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[10]),
        .O(pt_address0140_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_44
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[8]),
        .O(pt_address0138_out));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_45
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[9]),
        .O(pt_address0139_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_46
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[7]),
        .O(pt_address0137_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_47
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[5]),
        .O(pt_address0135_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_48
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[6]),
        .O(pt_address0136_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_49
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[2]),
        .I4(Q[9]),
        .O(mem_reg_0_3_0_0_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_0_0_i_50
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_51
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFF0F0FEEEF0F0F)) 
    mem_reg_0_3_0_0_i_52
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(pt_address0130_out),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[6]),
        .O(mem_reg_0_3_0_0_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_0_0_i_7
       (.I0(mem_reg_0_3_7_7_i_1_1[0]),
        .I1(mem_reg_0_3_7_7_i_1_2[0]),
        .I2(mem_reg_0_3_0_0_i_1__0_0),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_8
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_0_0_i_9
       (.I0(mem_reg_0_3_7_7_i_1_7[0]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_0_0_i_1__0_1),
        .I3(mem_reg_0_3_7_7_i_1_8[0]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[10]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[11]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[12]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[13]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[14]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[15]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[16]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_16_16_i_1__0
       (.I0(pt_ce0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[17]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[18]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[19]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[1]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_1_1_i_1
       (.I0(mem_reg_0_3_1_1_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_1_1_i_3_n_0),
        .I3(mem_reg_0_3_1_1_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_1_1_i_5_n_0),
        .O(mem_reg_0_3_1_1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_1_1_i_11
       (.I0(or_ln134_191_fu_29714_p3[0]),
        .I1(mem_reg_0_3_7_7_i_7_0[0]),
        .I2(mem_reg_0_3_7_7_i_7_1[0]),
        .I3(mem_reg_0_3_7_7_i_7_2[0]),
        .I4(or_ln134_179_fu_29538_p3[0]),
        .I5(x_assign_271_reg_36085[3]),
        .O(mem_reg_0_3_1_1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_1_1_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[1]),
        .I1(mem_reg_0_3_7_7_i_1_2[1]),
        .I2(mem_reg_0_3_1_1_i_1_0),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_1_1_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[1]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_1_1_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_8[1]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[1]),
        .I1(mem_reg_0_3_7_7_i_1_5[1]),
        .I2(mem_reg_0_3_7_7_i_1_6[1]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_1_1_i_5
       (.I0(mem_reg_0_3_1_1_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_1_1_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[1]),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_1_1_i_7
       (.I0(x_assign_271_reg_36085[0]),
        .I1(or_ln134_192_fu_29720_p3[0]),
        .I2(x_assign_290_reg_36149[0]),
        .I3(mem_reg_0_3_1_1_i_11_n_0),
        .I4(x_assign_270_reg_36079[0]),
        .I5(x_assign_288_reg_36127[0]),
        .O(mem_reg_0_3_1_1_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[1]),
        .I1(mem_reg_0_3_7_7_i_5_4[1]),
        .I2(mem_reg_0_3_7_7_i_5_5[1]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_1_1_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[1]),
        .I1(mem_reg_0_3_7_7_i_5_1[1]),
        .I2(mem_reg_0_3_7_7_i_5_2[1]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_1_1_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[20]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[21]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[22]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[23]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_24_24_i_1__0_n_0),
        .DPO(q10[24]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_0_0_i_1__0_n_0),
        .O(mem_reg_0_3_24_24_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_24_24_i_2__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_25_25_i_1__0_n_0),
        .DPO(q10[25]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_1_1_i_1_n_0),
        .O(mem_reg_0_3_25_25_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_26_26_i_1__0_n_0),
        .DPO(q10[26]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_2_2_i_1_n_0),
        .O(mem_reg_0_3_26_26_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_27_27_i_1__0_n_0),
        .DPO(q10[27]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_3_3_i_1_n_0),
        .O(mem_reg_0_3_27_27_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_28_28_i_1__0_n_0),
        .DPO(q10[28]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_4_4_i_1_n_0),
        .O(mem_reg_0_3_28_28_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_29_29_i_1__0_n_0),
        .DPO(q10[29]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_5_5_i_1_n_0),
        .O(mem_reg_0_3_29_29_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[2]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_2_2_i_1
       (.I0(mem_reg_0_3_2_2_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_2_2_i_3_n_0),
        .I3(mem_reg_0_3_2_2_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_2_2_i_5_n_0),
        .O(mem_reg_0_3_2_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_2_2_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[2]),
        .I1(mem_reg_0_3_7_7_i_1_2[2]),
        .I2(mem_reg_0_3_2_2_i_1_0),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_2_2_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[2]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_2_2_i_1_1),
        .I3(mem_reg_0_3_7_7_i_1_8[2]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[2]),
        .I1(mem_reg_0_3_7_7_i_1_5[2]),
        .I2(mem_reg_0_3_7_7_i_1_6[2]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_2_2_i_5
       (.I0(mem_reg_0_3_2_2_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_2_2_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[2]),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[2]),
        .I1(mem_reg_0_3_7_7_i_5_4[2]),
        .I2(mem_reg_0_3_7_7_i_5_5[2]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_2_2_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[2]),
        .I1(mem_reg_0_3_7_7_i_5_1[2]),
        .I2(mem_reg_0_3_7_7_i_5_2[2]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_2_2_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_30_30_i_1__0_n_0),
        .DPO(q10[30]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_6_6_i_1_n_0),
        .O(mem_reg_0_3_30_30_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_31_31_i_1__0_n_0),
        .DPO(q10[31]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .I3(mem_reg_0_3_7_7_i_1_n_0),
        .O(mem_reg_0_3_31_31_i_1__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[3]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_3_3_i_1
       (.I0(mem_reg_0_3_3_3_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_3_3_i_3_n_0),
        .I3(mem_reg_0_3_3_3_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_3_3_i_5_n_0),
        .O(mem_reg_0_3_3_3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_3_3_i_10
       (.I0(or_ln134_191_fu_29714_p3[1]),
        .I1(mem_reg_0_3_7_7_i_7_0[1]),
        .I2(mem_reg_0_3_7_7_i_7_1[1]),
        .I3(mem_reg_0_3_7_7_i_7_2[1]),
        .I4(or_ln134_179_fu_29538_p3[1]),
        .I5(or_ln134_180_fu_29544_p3[0]),
        .O(mem_reg_0_3_3_3_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[3]),
        .I1(mem_reg_0_3_7_7_i_1_2[3]),
        .I2(xor_ln124_402_fu_31528_p2[0]),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_3_3_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[3]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_3_3_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_8[3]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[3]),
        .I1(mem_reg_0_3_7_7_i_1_5[3]),
        .I2(mem_reg_0_3_7_7_i_1_6[3]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_3_3_i_5
       (.I0(mem_reg_0_3_3_3_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_3_3_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[3]),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_3_3_i_7
       (.I0(x_assign_271_reg_36085[1]),
        .I1(or_ln134_192_fu_29720_p3[1]),
        .I2(x_assign_290_reg_36149[1]),
        .I3(mem_reg_0_3_3_3_i_10_n_0),
        .I4(x_assign_270_reg_36079[1]),
        .I5(x_assign_288_reg_36127[1]),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[3]),
        .I1(mem_reg_0_3_7_7_i_5_4[3]),
        .I2(mem_reg_0_3_7_7_i_5_5[3]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_3_3_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[3]),
        .I1(mem_reg_0_3_7_7_i_5_1[3]),
        .I2(mem_reg_0_3_7_7_i_5_2[3]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_3_3_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[4]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_4_4_i_1
       (.I0(mem_reg_0_3_4_4_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_4_4_i_3_n_0),
        .I3(mem_reg_0_3_4_4_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_4_4_i_5_n_0),
        .O(mem_reg_0_3_4_4_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[4]),
        .I1(mem_reg_0_3_7_7_i_1_2[4]),
        .I2(xor_ln124_402_fu_31528_p2[1]),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_4_4_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[4]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_4_4_i_1_0),
        .I3(mem_reg_0_3_7_7_i_1_8[4]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[4]),
        .I1(mem_reg_0_3_7_7_i_1_5[4]),
        .I2(mem_reg_0_3_7_7_i_1_6[4]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_4_4_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_4_4_i_5
       (.I0(mem_reg_0_3_4_4_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_4_4_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[4]),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[4]),
        .I1(mem_reg_0_3_7_7_i_5_4[4]),
        .I2(mem_reg_0_3_7_7_i_5_5[4]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_4_4_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[4]),
        .I1(mem_reg_0_3_7_7_i_5_1[4]),
        .I2(mem_reg_0_3_7_7_i_5_2[4]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_4_4_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[5]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_5_5_i_1
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_5_5_i_3_n_0),
        .I3(mem_reg_0_3_5_5_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_5_5_i_5_n_0),
        .O(mem_reg_0_3_5_5_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_5_5_i_11
       (.I0(or_ln134_191_fu_29714_p3[2]),
        .I1(mem_reg_0_3_7_7_i_7_0[2]),
        .I2(mem_reg_0_3_7_7_i_7_1[2]),
        .I3(mem_reg_0_3_7_7_i_7_2[2]),
        .I4(or_ln134_179_fu_29538_p3[2]),
        .I5(or_ln134_180_fu_29544_p3[1]),
        .O(mem_reg_0_3_5_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_5_5_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[5]),
        .I1(mem_reg_0_3_7_7_i_1_2[5]),
        .I2(mem_reg_0_3_5_5_i_1_0),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_5_5_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[5]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_5_5_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_8[5]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[5]),
        .I1(mem_reg_0_3_7_7_i_1_5[5]),
        .I2(mem_reg_0_3_7_7_i_1_6[5]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_5_5_i_5
       (.I0(mem_reg_0_3_5_5_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_5_5_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[5]),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_5_5_i_7
       (.I0(or_ln134_180_fu_29544_p3[3]),
        .I1(or_ln134_192_fu_29720_p3[2]),
        .I2(or_ln134_192_fu_29720_p3[3]),
        .I3(mem_reg_0_3_5_5_i_11_n_0),
        .I4(x_assign_270_reg_36079[2]),
        .I5(x_assign_288_reg_36127[2]),
        .O(mem_reg_0_3_5_5_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[5]),
        .I1(mem_reg_0_3_7_7_i_5_4[5]),
        .I2(mem_reg_0_3_7_7_i_5_5[5]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_5_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[5]),
        .I1(mem_reg_0_3_7_7_i_5_1[5]),
        .I2(mem_reg_0_3_7_7_i_5_2[5]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_5_5_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[6]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_6_6_i_1
       (.I0(mem_reg_0_3_6_6_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_6_6_i_3_n_0),
        .I3(mem_reg_0_3_6_6_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_6_6_i_5_n_0),
        .O(mem_reg_0_3_6_6_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_6_6_i_10
       (.I0(or_ln134_191_fu_29714_p3[3]),
        .I1(mem_reg_0_3_7_7_i_7_0[3]),
        .I2(mem_reg_0_3_7_7_i_7_1[3]),
        .I3(mem_reg_0_3_7_7_i_7_2[3]),
        .I4(or_ln134_179_fu_29538_p3[3]),
        .I5(or_ln134_180_fu_29544_p3[2]),
        .O(mem_reg_0_3_6_6_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[6]),
        .I1(mem_reg_0_3_7_7_i_1_2[6]),
        .I2(xor_ln124_402_fu_31528_p2[2]),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_6_6_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[6]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_6_6_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_8[6]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[6]),
        .I1(mem_reg_0_3_7_7_i_1_5[6]),
        .I2(mem_reg_0_3_7_7_i_1_6[6]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_6_6_i_5
       (.I0(mem_reg_0_3_6_6_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_6_6_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[6]),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_6_6_i_7
       (.I0(x_assign_271_reg_36085[2]),
        .I1(or_ln134_192_fu_29720_p3[3]),
        .I2(or_ln134_192_fu_29720_p3[4]),
        .I3(mem_reg_0_3_6_6_i_10_n_0),
        .I4(x_assign_270_reg_36079[3]),
        .I5(x_assign_288_reg_36127[3]),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[6]),
        .I1(mem_reg_0_3_7_7_i_5_4[6]),
        .I2(mem_reg_0_3_7_7_i_5_5[6]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_6_6_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[6]),
        .I1(mem_reg_0_3_7_7_i_5_1[6]),
        .I2(mem_reg_0_3_7_7_i_5_2[6]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_6_6_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[7]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_7_7_i_1
       (.I0(mem_reg_0_3_7_7_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_7_7_i_3_n_0),
        .I3(mem_reg_0_3_7_7_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_7_7_i_5_n_0),
        .O(mem_reg_0_3_7_7_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_7_7_i_11
       (.I0(or_ln134_191_fu_29714_p3[4]),
        .I1(mem_reg_0_3_7_7_i_7_0[4]),
        .I2(mem_reg_0_3_7_7_i_7_1[4]),
        .I3(mem_reg_0_3_7_7_i_7_2[4]),
        .I4(or_ln134_179_fu_29538_p3[4]),
        .I5(or_ln134_180_fu_29544_p3[3]),
        .O(mem_reg_0_3_7_7_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AAFCAA00)) 
    mem_reg_0_3_7_7_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[7]),
        .I1(mem_reg_0_3_7_7_i_1_2[7]),
        .I2(mem_reg_0_3_7_7_i_1_3),
        .I3(pt_address0131_out),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(pt_address0130_out),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    mem_reg_0_3_7_7_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[7]),
        .I1(pt_address0128_out),
        .I2(mem_reg_0_3_7_7_i_7_n_0),
        .I3(mem_reg_0_3_7_7_i_1_8[7]),
        .I4(pt_address01),
        .I5(mem_reg_0_3_0_0_i_26_n_0),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[7]),
        .I1(mem_reg_0_3_7_7_i_1_5[7]),
        .I2(mem_reg_0_3_7_7_i_1_6[7]),
        .I3(pt_address0134_out),
        .I4(pt_address0132_out),
        .I5(pt_address0133_out),
        .O(mem_reg_0_3_7_7_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_7_7_i_8_n_0),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_7_7_i_9_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[11]),
        .I5(mem_reg_0_3_7_7_i_1_0[7]),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_7_7_i_7
       (.I0(x_assign_271_reg_36085[3]),
        .I1(or_ln134_192_fu_29720_p3[4]),
        .I2(x_assign_290_reg_36149[2]),
        .I3(mem_reg_0_3_7_7_i_11_n_0),
        .I4(x_assign_270_reg_36079[4]),
        .I5(x_assign_288_reg_36127[4]),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_8
       (.I0(mem_reg_0_3_7_7_i_5_3[7]),
        .I1(mem_reg_0_3_7_7_i_5_4[7]),
        .I2(mem_reg_0_3_7_7_i_5_5[7]),
        .I3(pt_address0140_out),
        .I4(pt_address0138_out),
        .I5(pt_address0139_out),
        .O(mem_reg_0_3_7_7_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_9
       (.I0(mem_reg_0_3_7_7_i_5_0[7]),
        .I1(mem_reg_0_3_7_7_i_5_1[7]),
        .I2(mem_reg_0_3_7_7_i_5_2[7]),
        .I3(pt_address0137_out),
        .I4(pt_address0135_out),
        .I5(pt_address0136_out),
        .O(mem_reg_0_3_7_7_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[8]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_8_8_i_1__0
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(pt_ce0),
        .I2(mem_reg_0_3_0_0_i_15_n_0),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[9]),
        .DPRA0(int_ct_address1[0]),
        .DPRA1(int_ct_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \q1[31]_i_1__0 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[0]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[1]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[2]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[3]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[7]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[9]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2493[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .O(ap_enable_reg_pp0_iter4_reg));
endmodule

(* CHECK_LICENSE_TYPE = "design_dec_clefia_dec_0_0,clefia_dec,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia_dec,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_dec_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_dec_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) 
  (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_dec inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
