Analysis & Synthesis report for greatest
Wed Sep 09 19:13:37 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |greatest|camera_read:camera_read_0|FSM_state
 11. State Machine - |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state
 12. State Machine - |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state
 13. State Machine - |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state
 14. State Machine - |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state
 15. State Machine - |greatest|tft_top:TFT|tft_ili9341:tft|state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 24. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated
 25. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p
 26. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 27. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram
 28. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 31. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 32. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 35. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 36. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 37. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated
 38. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p
 39. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 40. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram
 41. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp
 42. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp
 43. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 44. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 45. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 48. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 49. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 50. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated
 51. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p
 52. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 53. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram
 54. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp
 55. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp
 56. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 57. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 58. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp
 59. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp
 60. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 61. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 62. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 63. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated
 64. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p
 65. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 66. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram
 67. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp
 68. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp
 69. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 70. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 71. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp
 72. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp
 73. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 74. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 75. Source assignments for sld_signaltap:auto_signaltap_0
 76. Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_4sv:auto_generated
 77. Parameter Settings for User Entity Instance: pll_for_camera:pll_for_camera_0|altpll:altpll_component
 78. Parameter Settings for User Entity Instance: tft_top:TFT|tft_ili9341:tft
 79. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0
 80. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1
 81. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1
 82. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
 83. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0
 84. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|sdr_data_path:data_path1
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 89. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 92. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 93. Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0
 94. altpll Parameter Settings by Entity Instance
 95. dcfifo Parameter Settings by Entity Instance
 96. altsyncram Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2"
 98. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1"
 99. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2"
100. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1"
101. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|sdr_data_path:data_path1"
102. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1"
103. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0"
104. Port Connectivity Checks: "VGA_Ctrl:u9"
105. Port Connectivity Checks: "camera_read:camera_read_0"
106. Port Connectivity Checks: "tft_top:TFT"
107. Port Connectivity Checks: "pll_for_camera:pll_for_camera_0"
108. Signal Tap Logic Analyzer Settings
109. Post-Synthesis Netlist Statistics for Top Partition
110. Elapsed Time Per Partition
111. Connections to In-System Debugging Instance "auto_signaltap_0"
112. Analysis & Synthesis Messages
113. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 09 19:13:37 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; greatest                                    ;
; Top-level Entity Name              ; greatest                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,710                                       ;
;     Total combinational functions  ; 1,734                                       ;
;     Dedicated logic registers      ; 1,952                                       ;
; Total registers                    ; 1952                                        ;
; Total pins                         ; 136                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 831,520                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; greatest           ; greatest           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; lcd/tft_top.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/17.1/project_imp/lcd/tft_top.sv                                                     ;             ;
; VGA_Controller/VGA_Ctrl.v                                          ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v                                          ;             ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v                                ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_WR_FIFO.v                                ;             ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v                                ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_RD_FIFO.v                                ;             ;
; Sdram_Control_4Port/Sdram_Params.h                                 ; yes             ; User File                                             ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Params.h                                 ;             ;
; Sdram_Control_4Port/Sdram_Control_4Port.v                          ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v                          ;             ;
; Sdram_Control_4Port/sdr_data_path.v                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/sdr_data_path.v                                ;             ;
; Sdram_Control_4Port/control_interface.v                            ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/control_interface.v                            ;             ;
; Sdram_Control_4Port/command.v                                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/command.v                                      ;             ;
; lcd/tft_ili9341_spi.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341_spi.sv                                             ;             ;
; lcd/tft_ili9341.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv                                                 ;             ;
; synt/cam_config/SCCB_interface.v                                   ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/SCCB_interface.v                                   ;             ;
; synt/cam_config/OV7670_config_rom.v                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/OV7670_config_rom.v                                ;             ;
; synt/cam_config/OV7670_config.v                                    ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/OV7670_config.v                                    ;             ;
; synt/cam_config/camera_configure.v                                 ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_configure.v                                 ;             ;
; greatest.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/greatest.v                                                         ;             ;
; pll_for_camera.v                                                   ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/17.1/project_imp/pll_for_camera.v                                                   ;             ;
; pll_for_sdram_controller.v                                         ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/17.1/project_imp/pll_for_sdram_controller.v                                         ;             ;
; synt/cam_config/camera_read.v                                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_read.v                                      ;             ;
; frame_done_delay.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/17.1/project_imp/frame_done_delay.v                                                 ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                     ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;             ;
; db/pll_for_camera_altpll.v                                         ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/pll_for_camera_altpll.v                                         ;             ;
; db/pll_for_sdram_controller_altpll1.v                              ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/pll_for_sdram_controller_altpll1.v                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                              ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                   ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                            ;             ;
; db/dcfifo_smp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf                                                 ;             ;
; db/a_gray2bin_6ib.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/a_gray2bin_6ib.tdf                                              ;             ;
; db/a_graycounter_577.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/a_graycounter_577.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_gr81.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_n76.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cmpr_n76.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; db/altsyncram_8f24.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_8f24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/decode_jsa.tdf                                                  ;             ;
; db/mux_3pb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/mux_3pb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                   ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;             ;
; db/cntr_vgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cntr_vgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/slda82d6778/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; db/altsyncram_4sv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_4sv.tdf                                              ;             ;
; greatest.greatest0.rtl.mif                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/17.1/project_imp/db/greatest.greatest0.rtl.mif                                      ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,710                                                                                                         ;
;                                             ;                                                                                                               ;
; Total combinational functions               ; 1734                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                               ;
;     -- 4 input functions                    ; 772                                                                                                           ;
;     -- 3 input functions                    ; 457                                                                                                           ;
;     -- <=2 input functions                  ; 505                                                                                                           ;
;                                             ;                                                                                                               ;
; Logic elements by mode                      ;                                                                                                               ;
;     -- normal mode                          ; 1388                                                                                                          ;
;     -- arithmetic mode                      ; 346                                                                                                           ;
;                                             ;                                                                                                               ;
; Total registers                             ; 1952                                                                                                          ;
;     -- Dedicated logic registers            ; 1952                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 136                                                                                                           ;
; Total memory bits                           ; 831520                                                                                                        ;
;                                             ;                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; Total PLLs                                  ; 2                                                                                                             ;
;     -- PLLs                                 ; 2                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; pll_for_camera:pll_for_camera_0|altpll:altpll_component|pll_for_camera_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 979                                                                                                           ;
; Total fan-out                               ; 16260                                                                                                         ;
; Average fan-out                             ; 3.89                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |greatest                                                                                                                               ; 1734 (6)            ; 1952 (3)                  ; 831520      ; 0            ; 0       ; 0         ; 136  ; 0            ; |greatest                                                                                                                                                                                                                                                                                                                                            ; greatest                          ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port_0|                                                                                          ; 563 (183)           ; 580 (127)                 ; 24608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0                                                                                                                                                                                                                                                                                                  ; Sdram_Control_4Port               ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                         ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                 ; dcfifo                            ; work         ;
;             |dcfifo_smp1:auto_generated|                                                                                                ; 87 (19)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated                                                                                                                                                                                                                      ; dcfifo_smp1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                      ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                      ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                          ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                          ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                           ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                     ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                           ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                     ; dffpipe_qe9                       ; work         ;
;                |altsyncram_gr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram                                                                                                                                                                                             ; altsyncram_gr81                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                             ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                              ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                   ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                   ; dffpipe_oe9                       ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                                                                                                        ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                                                                         ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                 ; dcfifo                            ; work         ;
;             |dcfifo_smp1:auto_generated|                                                                                                ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated                                                                                                                                                                                                                      ; dcfifo_smp1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                      ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                      ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                          ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                          ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                           ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                     ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                           ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                     ; dffpipe_qe9                       ; work         ;
;                |altsyncram_gr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram                                                                                                                                                                                             ; altsyncram_gr81                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                             ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                              ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                   ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                   ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                        ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                ; dcfifo                            ; work         ;
;             |dcfifo_smp1:auto_generated|                                                                                                ; 84 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated                                                                                                                                                                                                                     ; dcfifo_smp1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                     ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                     ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                         ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                         ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                          ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                    ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                          ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                    ; dffpipe_qe9                       ; work         ;
;                |altsyncram_gr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram                                                                                                                                                                                            ; altsyncram_gr81                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                            ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                             ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                  ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                  ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                                                                        ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                ; dcfifo                            ; work         ;
;             |dcfifo_smp1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated                                                                                                                                                                                                                     ; dcfifo_smp1                       ; work         ;
;                |altsyncram_gr81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram                                                                                                                                                                                            ; altsyncram_gr81                   ; work         ;
;       |command:command1|                                                                                                                ; 60 (60)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1                                                                                                                                                                                                                                                                                 ; command                           ; work         ;
;       |control_interface:control1|                                                                                                      ; 64 (64)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1                                                                                                                                                                                                                                                                       ; control_interface                 ; work         ;
;       |pll_for_sdram_controller:pll_for_sdram_controller_0|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0                                                                                                                                                                                                                                              ; pll_for_sdram_controller          ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component                                                                                                                                                                                                                      ; altpll                            ; work         ;
;             |pll_for_sdram_controller_altpll1:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component|pll_for_sdram_controller_altpll1:auto_generated                                                                                                                                                                      ; pll_for_sdram_controller_altpll1  ; work         ;
;    |VGA_Ctrl:u9|                                                                                                                        ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|VGA_Ctrl:u9                                                                                                                                                                                                                                                                                                                                ; VGA_Ctrl                          ; work         ;
;    |camera_configure:camera_configure_0|                                                                                                ; 246 (0)             ; 149 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0                                                                                                                                                                                                                                                                                                        ; camera_configure                  ; work         ;
;       |OV7670_config:config_1|                                                                                                          ; 115 (115)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0|OV7670_config:config_1                                                                                                                                                                                                                                                                                 ; OV7670_config                     ; work         ;
;       |OV7670_config_rom:rom1|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                                                                                                                                                                                                                                                 ; OV7670_config_rom                 ; work         ;
;          |altsyncram:WideOr0_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_4sv:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_4sv:auto_generated                                                                                                                                                                                                                          ; altsyncram_4sv                    ; work         ;
;       |SCCB_interface:SCCB1|                                                                                                            ; 131 (131)           ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                                                                                                                                                                                                                                                   ; SCCB_interface                    ; work         ;
;    |camera_read:camera_read_0|                                                                                                          ; 25 (25)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|camera_read:camera_read_0                                                                                                                                                                                                                                                                                                                  ; camera_read                       ; work         ;
;    |frame_done_delay:frame_done_delay|                                                                                                  ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|frame_done_delay:frame_done_delay                                                                                                                                                                                                                                                                                                          ; frame_done_delay                  ; work         ;
;    |pll_for_camera:pll_for_camera_0|                                                                                                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|pll_for_camera:pll_for_camera_0                                                                                                                                                                                                                                                                                                            ; pll_for_camera                    ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|pll_for_camera:pll_for_camera_0|altpll:altpll_component                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;          |pll_for_camera_altpll:auto_generated|                                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|pll_for_camera:pll_for_camera_0|altpll:altpll_component|pll_for_camera_altpll:auto_generated                                                                                                                                                                                                                                               ; pll_for_camera_altpll             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 555 (2)             ; 996 (98)                  ; 802816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 553 (0)             ; 898 (0)                   ; 802816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 553 (88)            ; 898 (284)                 ; 802816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 802816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8f24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 802816      ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8f24:auto_generated                                                                                                                                                 ; altsyncram_8f24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8f24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 117 (1)             ; 261 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 98 (0)              ; 245 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 98 (0)              ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 150 (11)            ; 133 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vgi:auto_generated                                                             ; cntr_vgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 49 (49)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |tft_top:TFT|                                                                                                                        ; 170 (0)             ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|tft_top:TFT                                                                                                                                                                                                                                                                                                                                ; tft_top                           ; work         ;
;       |tft_ili9341:tft|                                                                                                                 ; 170 (157)           ; 66 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|tft_top:TFT|tft_ili9341:tft                                                                                                                                                                                                                                                                                                                ; tft_ili9341                       ; work         ;
;          |tft_ili9341_spi:spi|                                                                                                          ; 13 (13)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |greatest|tft_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi                                                                                                                                                                                                                                                                                            ; tft_ili9341_spi                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                       ;
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_4sv:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; greatest.greatest0.rtl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8f24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 49           ; 16384        ; 49           ; 802816 ; None                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0                                                                                                                                                                       ; pll_for_sdram_controller.v          ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greatest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                     ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |greatest|pll_for_camera:pll_for_camera_0                                                                                                                                                                                                                                     ; pll_for_camera.v                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |greatest|camera_read:camera_read_0|FSM_state ;
+-----------------------+---------------------------------------+
; Name                  ; FSM_state.ROW_CAPTURE                 ;
+-----------------------+---------------------------------------+
; FSM_state.00          ; 0                                     ;
; FSM_state.ROW_CAPTURE ; 1                                     ;
+-----------------------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state                                                                                                                                                                                                                                   ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; Name                              ; FSM_return_state.FSM_DONE ; FSM_return_state.FSM_END_SIGNAL_4 ; FSM_return_state.FSM_END_SIGNAL_3 ; FSM_return_state.FSM_END_SIGNAL_2 ; FSM_return_state.FSM_TX_BYTE_4 ; FSM_return_state.FSM_TX_BYTE_3 ; FSM_return_state.FSM_TX_BYTE_2 ; FSM_return_state.FSM_LOAD_BYTE ; FSM_return_state.0000 ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; FSM_return_state.0000             ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                     ;
; FSM_return_state.FSM_LOAD_BYTE    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_2    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_3    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_4    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_2 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_3 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_4 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_DONE         ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state                                                                                                                                                                                                                                                                              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; Name                       ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_END_SIGNAL_4 ; FSM_state.FSM_END_SIGNAL_3 ; FSM_state.FSM_END_SIGNAL_2 ; FSM_state.FSM_END_SIGNAL_1 ; FSM_state.FSM_TX_BYTE_4 ; FSM_state.FSM_TX_BYTE_3 ; FSM_state.FSM_TX_BYTE_2 ; FSM_state.FSM_TX_BYTE_1 ; FSM_state.FSM_LOAD_BYTE ; FSM_state.FSM_START_SIGNAL ; FSM_state.0000 ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; FSM_state.0000             ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0              ;
; FSM_state.FSM_START_SIGNAL ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 1              ;
; FSM_state.FSM_LOAD_BYTE    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_1    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_2    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_3    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_4    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_1 ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_2 ; 0                   ; 0                  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_3 ; 0                   ; 0                  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_4 ; 0                   ; 0                  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_DONE         ; 0                   ; 1                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TIMER        ; 1                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state ;
+-------------------------------------------------------------------------------------------------------+
; Name                                                                                                  ;
+-------------------------------------------------------------------------------------------------------+
; FSM_return_state.FSM_SEND_CMD                                                                         ;
+-------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; Name                   ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_SEND_CMD ; FSM_state.FSM_IDLE ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; FSM_state.FSM_IDLE     ; 0                   ; 0                  ; 0                      ; 0                  ;
; FSM_state.FSM_SEND_CMD ; 0                   ; 0                  ; 1                      ; 1                  ;
; FSM_state.FSM_DONE     ; 0                   ; 1                  ; 0                      ; 1                  ;
; FSM_state.FSM_TIMER    ; 1                   ; 0                  ; 0                      ; 1                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |greatest|tft_top:TFT|tft_ili9341:tft|state                                                         ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; Name                   ; state.SEND_INIT_SEQ ; state.WAIT_FOR_POWERUP ; state.HOLD_RESET ; state.START ; state.LOOP ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+
; state.START            ; 0                   ; 0                      ; 0                ; 0           ; 0          ;
; state.HOLD_RESET       ; 0                   ; 0                      ; 1                ; 1           ; 0          ;
; state.WAIT_FOR_POWERUP ; 0                   ; 1                      ; 0                ; 1           ; 0          ;
; state.SEND_INIT_SEQ    ; 1                   ; 0                      ; 0                ; 1           ; 0          ;
; state.LOOP             ; 0                   ; 0                      ; 0                ; 1           ; 1          ;
+------------------------+---------------------+------------------------+------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 120                                                                                                                                         ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rWR2_ADDR[0..21]                                                                                                                         ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|rWR2_ADDR[22]                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|mLENGTH[1..6,8]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|mLENGTH[0]                          ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1|SADDR[1..6]                                                                                                   ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1|SADDR[0] ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|mADDR[1..6]                                                                                                                              ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|mADDR[0]                            ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rWR1_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|rWR1_ADDR[0]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rRD2_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|rRD2_ADDR[0]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rRD1_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|rRD1_ADDR[0]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rWR2_ADDR[22]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rRD1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rRD2_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|mLENGTH[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|mADDR[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1|SADDR[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|WR_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[0..9]                                               ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                            ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Stuck at GND due to stuck port clock_enable                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]              ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                            ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Stuck at VCC due to stuck port data_in                                                    ;
; camera_read:camera_read_0|FSM_state~3                                                                                                                                              ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~2                                                                                                        ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~3                                                                                                        ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~4                                                                                                        ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~5                                                                                                        ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~24                                                                                                              ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~25                                                                                                              ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~26                                                                                                              ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~27                                                                                                              ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~3                                                                                                      ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~4                                                                                                      ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~5                                                                                                      ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~6                                                                                                             ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~7                                                                                                             ; Lost fanout                                                                               ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~8                                                                                                             ; Lost fanout                                                                               ;
; tft_top:TFT|tft_ili9341:tft|state~7                                                                                                                                                ; Lost fanout                                                                               ;
; tft_top:TFT|tft_ili9341:tft|state~8                                                                                                                                                ; Lost fanout                                                                               ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|mWR                                                                                                                                      ; Merged with Sdram_Control_4Port:Sdram_Control_4Port_0|WR_MASK[0]                          ;
; Total Number of Removed Registers = 209                                                                                                                                            ;                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port_0|WR_MASK[1]                                                                                                                               ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6,                         ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                                    ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                                    ; due to stuck port clock_enable ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|mADDR[0],                                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1|SADDR[0]                                                                                                       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                                    ;                                ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1952  ;
; Number of registers using Synchronous Clear  ; 172   ;
; Number of registers using Synchronous Load   ; 189   ;
; Number of registers using Asynchronous Clear ; 941   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 833   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                                                                                                                                                             ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                                                                                                                                                             ; 2       ;
; tft_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck                                                                                                                                                                                                                                                                     ; 4       ;
; tft_top:TFT|tft_ili9341:tft|tft_reset                                                                                                                                                                                                                                                                                           ; 2       ;
; tft_top:TFT|tft_ili9341:tft|frameBufferLowNibble                                                                                                                                                                                                                                                                                ; 69      ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                    ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                    ; 8       ;
; tft_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle                                                                                                                                                                                                                                                                            ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                    ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                       ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                    ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                       ; 5       ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                                                                                                                                                                                                  ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                       ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                       ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                   ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                   ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                      ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                             ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                             ; Type ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; camera_configure:camera_configure_0|OV7670_config_rom:rom1|dout[0..15] ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0 ; ROM  ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |greatest|tft_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |greatest|camera_read:camera_read_0|wraddr[11]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1|BA[1]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1|timer[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1|command_delay[1]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1|SA[11]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1|rp_shift[2]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|mADDR[19]                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|rWR1_ADDR[10]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|rRD2_ADDR[16]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|rRD1_ADDR[12]                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |greatest|camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|RD_MASK[1]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|mWR                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|CMD[0]                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greatest|tft_top:TFT|tft_ili9341:tft|spiData[3]                                         ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |greatest|tft_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |greatest|tft_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |greatest|tft_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |greatest|Sdram_Control_4Port:Sdram_Control_4Port_0|ST[0]                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |greatest|camera_configure:camera_configure_0|OV7670_config:config_1|Selector37          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_4sv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_for_camera:pll_for_camera_0|altpll:altpll_component ;
+-------------------------------+----------------------------------+-----------------------------------+
; Parameter Name                ; Value                            ; Type                              ;
+-------------------------------+----------------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                           ;
; PLL_TYPE                      ; AUTO                             ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_for_camera ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                           ;
; LOCK_HIGH                     ; 1                                ; Untyped                           ;
; LOCK_LOW                      ; 1                                ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                           ;
; SKIP_VCO                      ; OFF                              ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                           ;
; BANDWIDTH                     ; 0                                ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                           ;
; DOWN_SPREAD                   ; 0                                ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 12                               ; Signed Integer                    ;
; CLK2_MULTIPLY_BY              ; 1                                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 12                               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 2                                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 25                               ; Signed Integer                    ;
; CLK2_DIVIDE_BY                ; 2                                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 5                                ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                               ; Signed Integer                    ;
; CLK2_DUTY_CYCLE               ; 50                               ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                           ;
; DPA_DIVIDER                   ; 0                                ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                           ;
; VCO_MIN                       ; 0                                ; Untyped                           ;
; VCO_MAX                       ; 0                                ; Untyped                           ;
; VCO_CENTER                    ; 0                                ; Untyped                           ;
; PFD_MIN                       ; 0                                ; Untyped                           ;
; PFD_MAX                       ; 0                                ; Untyped                           ;
; M_INITIAL                     ; 0                                ; Untyped                           ;
; M                             ; 0                                ; Untyped                           ;
; N                             ; 1                                ; Untyped                           ;
; M2                            ; 1                                ; Untyped                           ;
; N2                            ; 1                                ; Untyped                           ;
; SS                            ; 1                                ; Untyped                           ;
; C0_HIGH                       ; 0                                ; Untyped                           ;
; C1_HIGH                       ; 0                                ; Untyped                           ;
; C2_HIGH                       ; 0                                ; Untyped                           ;
; C3_HIGH                       ; 0                                ; Untyped                           ;
; C4_HIGH                       ; 0                                ; Untyped                           ;
; C5_HIGH                       ; 0                                ; Untyped                           ;
; C6_HIGH                       ; 0                                ; Untyped                           ;
; C7_HIGH                       ; 0                                ; Untyped                           ;
; C8_HIGH                       ; 0                                ; Untyped                           ;
; C9_HIGH                       ; 0                                ; Untyped                           ;
; C0_LOW                        ; 0                                ; Untyped                           ;
; C1_LOW                        ; 0                                ; Untyped                           ;
; C2_LOW                        ; 0                                ; Untyped                           ;
; C3_LOW                        ; 0                                ; Untyped                           ;
; C4_LOW                        ; 0                                ; Untyped                           ;
; C5_LOW                        ; 0                                ; Untyped                           ;
; C6_LOW                        ; 0                                ; Untyped                           ;
; C7_LOW                        ; 0                                ; Untyped                           ;
; C8_LOW                        ; 0                                ; Untyped                           ;
; C9_LOW                        ; 0                                ; Untyped                           ;
; C0_INITIAL                    ; 0                                ; Untyped                           ;
; C1_INITIAL                    ; 0                                ; Untyped                           ;
; C2_INITIAL                    ; 0                                ; Untyped                           ;
; C3_INITIAL                    ; 0                                ; Untyped                           ;
; C4_INITIAL                    ; 0                                ; Untyped                           ;
; C5_INITIAL                    ; 0                                ; Untyped                           ;
; C6_INITIAL                    ; 0                                ; Untyped                           ;
; C7_INITIAL                    ; 0                                ; Untyped                           ;
; C8_INITIAL                    ; 0                                ; Untyped                           ;
; C9_INITIAL                    ; 0                                ; Untyped                           ;
; C0_MODE                       ; BYPASS                           ; Untyped                           ;
; C1_MODE                       ; BYPASS                           ; Untyped                           ;
; C2_MODE                       ; BYPASS                           ; Untyped                           ;
; C3_MODE                       ; BYPASS                           ; Untyped                           ;
; C4_MODE                       ; BYPASS                           ; Untyped                           ;
; C5_MODE                       ; BYPASS                           ; Untyped                           ;
; C6_MODE                       ; BYPASS                           ; Untyped                           ;
; C7_MODE                       ; BYPASS                           ; Untyped                           ;
; C8_MODE                       ; BYPASS                           ; Untyped                           ;
; C9_MODE                       ; BYPASS                           ; Untyped                           ;
; C0_PH                         ; 0                                ; Untyped                           ;
; C1_PH                         ; 0                                ; Untyped                           ;
; C2_PH                         ; 0                                ; Untyped                           ;
; C3_PH                         ; 0                                ; Untyped                           ;
; C4_PH                         ; 0                                ; Untyped                           ;
; C5_PH                         ; 0                                ; Untyped                           ;
; C6_PH                         ; 0                                ; Untyped                           ;
; C7_PH                         ; 0                                ; Untyped                           ;
; C8_PH                         ; 0                                ; Untyped                           ;
; C9_PH                         ; 0                                ; Untyped                           ;
; L0_HIGH                       ; 1                                ; Untyped                           ;
; L1_HIGH                       ; 1                                ; Untyped                           ;
; G0_HIGH                       ; 1                                ; Untyped                           ;
; G1_HIGH                       ; 1                                ; Untyped                           ;
; G2_HIGH                       ; 1                                ; Untyped                           ;
; G3_HIGH                       ; 1                                ; Untyped                           ;
; E0_HIGH                       ; 1                                ; Untyped                           ;
; E1_HIGH                       ; 1                                ; Untyped                           ;
; E2_HIGH                       ; 1                                ; Untyped                           ;
; E3_HIGH                       ; 1                                ; Untyped                           ;
; L0_LOW                        ; 1                                ; Untyped                           ;
; L1_LOW                        ; 1                                ; Untyped                           ;
; G0_LOW                        ; 1                                ; Untyped                           ;
; G1_LOW                        ; 1                                ; Untyped                           ;
; G2_LOW                        ; 1                                ; Untyped                           ;
; G3_LOW                        ; 1                                ; Untyped                           ;
; E0_LOW                        ; 1                                ; Untyped                           ;
; E1_LOW                        ; 1                                ; Untyped                           ;
; E2_LOW                        ; 1                                ; Untyped                           ;
; E3_LOW                        ; 1                                ; Untyped                           ;
; L0_INITIAL                    ; 1                                ; Untyped                           ;
; L1_INITIAL                    ; 1                                ; Untyped                           ;
; G0_INITIAL                    ; 1                                ; Untyped                           ;
; G1_INITIAL                    ; 1                                ; Untyped                           ;
; G2_INITIAL                    ; 1                                ; Untyped                           ;
; G3_INITIAL                    ; 1                                ; Untyped                           ;
; E0_INITIAL                    ; 1                                ; Untyped                           ;
; E1_INITIAL                    ; 1                                ; Untyped                           ;
; E2_INITIAL                    ; 1                                ; Untyped                           ;
; E3_INITIAL                    ; 1                                ; Untyped                           ;
; L0_MODE                       ; BYPASS                           ; Untyped                           ;
; L1_MODE                       ; BYPASS                           ; Untyped                           ;
; G0_MODE                       ; BYPASS                           ; Untyped                           ;
; G1_MODE                       ; BYPASS                           ; Untyped                           ;
; G2_MODE                       ; BYPASS                           ; Untyped                           ;
; G3_MODE                       ; BYPASS                           ; Untyped                           ;
; E0_MODE                       ; BYPASS                           ; Untyped                           ;
; E1_MODE                       ; BYPASS                           ; Untyped                           ;
; E2_MODE                       ; BYPASS                           ; Untyped                           ;
; E3_MODE                       ; BYPASS                           ; Untyped                           ;
; L0_PH                         ; 0                                ; Untyped                           ;
; L1_PH                         ; 0                                ; Untyped                           ;
; G0_PH                         ; 0                                ; Untyped                           ;
; G1_PH                         ; 0                                ; Untyped                           ;
; G2_PH                         ; 0                                ; Untyped                           ;
; G3_PH                         ; 0                                ; Untyped                           ;
; E0_PH                         ; 0                                ; Untyped                           ;
; E1_PH                         ; 0                                ; Untyped                           ;
; E2_PH                         ; 0                                ; Untyped                           ;
; E3_PH                         ; 0                                ; Untyped                           ;
; M_PH                          ; 0                                ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                           ;
; CLK0_COUNTER                  ; G0                               ; Untyped                           ;
; CLK1_COUNTER                  ; G0                               ; Untyped                           ;
; CLK2_COUNTER                  ; G0                               ; Untyped                           ;
; CLK3_COUNTER                  ; G0                               ; Untyped                           ;
; CLK4_COUNTER                  ; G0                               ; Untyped                           ;
; CLK5_COUNTER                  ; G0                               ; Untyped                           ;
; CLK6_COUNTER                  ; E0                               ; Untyped                           ;
; CLK7_COUNTER                  ; E1                               ; Untyped                           ;
; CLK8_COUNTER                  ; E2                               ; Untyped                           ;
; CLK9_COUNTER                  ; E3                               ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                           ;
; M_TIME_DELAY                  ; 0                                ; Untyped                           ;
; N_TIME_DELAY                  ; 0                                ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                           ;
; VCO_POST_SCALE                ; 0                                ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED                        ; Untyped                           ;
; PORT_CLK3                     ; PORT_USED                        ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                           ;
; CBXI_PARAMETER                ; pll_for_camera_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                    ;
+-------------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tft_top:TFT|tft_ili9341:tft ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INPUT_CLK_MHZ  ; 100   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                            ;
; SCCB_FREQ      ; 100000   ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 10    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 33    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 45    ; Signed Integer                  ;
; V_TOTAL        ; 525   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                ;
; SC_CL          ; 3     ; Signed Integer                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                ;
; SC_PM          ; 1     ; Signed Integer                                                ;
; SC_BL          ; 1     ; Signed Integer                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component ;
+-------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                      ; Type                                                                                  ;
+-------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                     ; Untyped                                                                               ;
; PLL_TYPE                      ; AUTO                                       ; Untyped                                                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_for_sdram_controller ; Untyped                                                                               ;
; QUALIFY_CONF_DONE             ; OFF                                        ; Untyped                                                                               ;
; COMPENSATE_CLOCK              ; CLK0                                       ; Untyped                                                                               ;
; SCAN_CHAIN                    ; LONG                                       ; Untyped                                                                               ;
; PRIMARY_CLOCK                 ; INCLK0                                     ; Untyped                                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                      ; Signed Integer                                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                                          ; Untyped                                                                               ;
; GATE_LOCK_SIGNAL              ; NO                                         ; Untyped                                                                               ;
; GATE_LOCK_COUNTER             ; 0                                          ; Untyped                                                                               ;
; LOCK_HIGH                     ; 1                                          ; Untyped                                                                               ;
; LOCK_LOW                      ; 1                                          ; Untyped                                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                          ; Untyped                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                          ; Untyped                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                        ; Untyped                                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                        ; Untyped                                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                        ; Untyped                                                                               ;
; SKIP_VCO                      ; OFF                                        ; Untyped                                                                               ;
; SWITCH_OVER_COUNTER           ; 0                                          ; Untyped                                                                               ;
; SWITCH_OVER_TYPE              ; AUTO                                       ; Untyped                                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                                    ; Untyped                                                                               ;
; BANDWIDTH                     ; 0                                          ; Untyped                                                                               ;
; BANDWIDTH_TYPE                ; AUTO                                       ; Untyped                                                                               ;
; SPREAD_FREQUENCY              ; 0                                          ; Untyped                                                                               ;
; DOWN_SPREAD                   ; 0                                          ; Untyped                                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                        ; Untyped                                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                        ; Untyped                                                                               ;
; CLK9_MULTIPLY_BY              ; 0                                          ; Untyped                                                                               ;
; CLK8_MULTIPLY_BY              ; 0                                          ; Untyped                                                                               ;
; CLK7_MULTIPLY_BY              ; 0                                          ; Untyped                                                                               ;
; CLK6_MULTIPLY_BY              ; 0                                          ; Untyped                                                                               ;
; CLK5_MULTIPLY_BY              ; 1                                          ; Untyped                                                                               ;
; CLK4_MULTIPLY_BY              ; 1                                          ; Untyped                                                                               ;
; CLK3_MULTIPLY_BY              ; 1                                          ; Untyped                                                                               ;
; CLK2_MULTIPLY_BY              ; 9281                                       ; Signed Integer                                                                        ;
; CLK1_MULTIPLY_BY              ; 2                                          ; Signed Integer                                                                        ;
; CLK0_MULTIPLY_BY              ; 2                                          ; Signed Integer                                                                        ;
; CLK9_DIVIDE_BY                ; 0                                          ; Untyped                                                                               ;
; CLK8_DIVIDE_BY                ; 0                                          ; Untyped                                                                               ;
; CLK7_DIVIDE_BY                ; 0                                          ; Untyped                                                                               ;
; CLK6_DIVIDE_BY                ; 0                                          ; Untyped                                                                               ;
; CLK5_DIVIDE_BY                ; 1                                          ; Untyped                                                                               ;
; CLK4_DIVIDE_BY                ; 1                                          ; Untyped                                                                               ;
; CLK3_DIVIDE_BY                ; 1                                          ; Untyped                                                                               ;
; CLK2_DIVIDE_BY                ; 25000                                      ; Signed Integer                                                                        ;
; CLK1_DIVIDE_BY                ; 1                                          ; Signed Integer                                                                        ;
; CLK0_DIVIDE_BY                ; 1                                          ; Signed Integer                                                                        ;
; CLK9_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK8_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK7_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK6_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK5_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK4_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK3_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK2_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK1_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                                          ; Untyped                                                                               ;
; CLK5_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK4_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK3_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK2_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK1_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK0_TIME_DELAY               ; 0                                          ; Untyped                                                                               ;
; CLK9_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK8_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK7_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK6_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK5_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK4_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK3_DUTY_CYCLE               ; 50                                         ; Untyped                                                                               ;
; CLK2_DUTY_CYCLE               ; 50                                         ; Signed Integer                                                                        ;
; CLK1_DUTY_CYCLE               ; 50                                         ; Signed Integer                                                                        ;
; CLK0_DUTY_CYCLE               ; 50                                         ; Signed Integer                                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                        ; Untyped                                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                        ; Untyped                                                                               ;
; LOCK_WINDOW_UI                ;  0.05                                      ; Untyped                                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                     ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                     ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                     ; Untyped                                                                               ;
; DPA_MULTIPLY_BY               ; 0                                          ; Untyped                                                                               ;
; DPA_DIVIDE_BY                 ; 1                                          ; Untyped                                                                               ;
; DPA_DIVIDER                   ; 0                                          ; Untyped                                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                          ; Untyped                                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                          ; Untyped                                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                          ; Untyped                                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                          ; Untyped                                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                          ; Untyped                                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                          ; Untyped                                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                          ; Untyped                                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                          ; Untyped                                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                          ; Untyped                                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                          ; Untyped                                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                          ; Untyped                                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                          ; Untyped                                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                                          ; Untyped                                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                                          ; Untyped                                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                                          ; Untyped                                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                                          ; Untyped                                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                         ; Untyped                                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                         ; Untyped                                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                         ; Untyped                                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                         ; Untyped                                                                               ;
; VCO_MULTIPLY_BY               ; 0                                          ; Untyped                                                                               ;
; VCO_DIVIDE_BY                 ; 0                                          ; Untyped                                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                          ; Untyped                                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                          ; Untyped                                                                               ;
; VCO_MIN                       ; 0                                          ; Untyped                                                                               ;
; VCO_MAX                       ; 0                                          ; Untyped                                                                               ;
; VCO_CENTER                    ; 0                                          ; Untyped                                                                               ;
; PFD_MIN                       ; 0                                          ; Untyped                                                                               ;
; PFD_MAX                       ; 0                                          ; Untyped                                                                               ;
; M_INITIAL                     ; 0                                          ; Untyped                                                                               ;
; M                             ; 0                                          ; Untyped                                                                               ;
; N                             ; 1                                          ; Untyped                                                                               ;
; M2                            ; 1                                          ; Untyped                                                                               ;
; N2                            ; 1                                          ; Untyped                                                                               ;
; SS                            ; 1                                          ; Untyped                                                                               ;
; C0_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C1_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C2_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C3_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C4_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C5_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C6_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C7_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C8_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C9_HIGH                       ; 0                                          ; Untyped                                                                               ;
; C0_LOW                        ; 0                                          ; Untyped                                                                               ;
; C1_LOW                        ; 0                                          ; Untyped                                                                               ;
; C2_LOW                        ; 0                                          ; Untyped                                                                               ;
; C3_LOW                        ; 0                                          ; Untyped                                                                               ;
; C4_LOW                        ; 0                                          ; Untyped                                                                               ;
; C5_LOW                        ; 0                                          ; Untyped                                                                               ;
; C6_LOW                        ; 0                                          ; Untyped                                                                               ;
; C7_LOW                        ; 0                                          ; Untyped                                                                               ;
; C8_LOW                        ; 0                                          ; Untyped                                                                               ;
; C9_LOW                        ; 0                                          ; Untyped                                                                               ;
; C0_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C1_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C2_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C3_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C4_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C5_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C6_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C7_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C8_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C9_INITIAL                    ; 0                                          ; Untyped                                                                               ;
; C0_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C1_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C2_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C3_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C4_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C5_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C6_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C7_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C8_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C9_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; C0_PH                         ; 0                                          ; Untyped                                                                               ;
; C1_PH                         ; 0                                          ; Untyped                                                                               ;
; C2_PH                         ; 0                                          ; Untyped                                                                               ;
; C3_PH                         ; 0                                          ; Untyped                                                                               ;
; C4_PH                         ; 0                                          ; Untyped                                                                               ;
; C5_PH                         ; 0                                          ; Untyped                                                                               ;
; C6_PH                         ; 0                                          ; Untyped                                                                               ;
; C7_PH                         ; 0                                          ; Untyped                                                                               ;
; C8_PH                         ; 0                                          ; Untyped                                                                               ;
; C9_PH                         ; 0                                          ; Untyped                                                                               ;
; L0_HIGH                       ; 1                                          ; Untyped                                                                               ;
; L1_HIGH                       ; 1                                          ; Untyped                                                                               ;
; G0_HIGH                       ; 1                                          ; Untyped                                                                               ;
; G1_HIGH                       ; 1                                          ; Untyped                                                                               ;
; G2_HIGH                       ; 1                                          ; Untyped                                                                               ;
; G3_HIGH                       ; 1                                          ; Untyped                                                                               ;
; E0_HIGH                       ; 1                                          ; Untyped                                                                               ;
; E1_HIGH                       ; 1                                          ; Untyped                                                                               ;
; E2_HIGH                       ; 1                                          ; Untyped                                                                               ;
; E3_HIGH                       ; 1                                          ; Untyped                                                                               ;
; L0_LOW                        ; 1                                          ; Untyped                                                                               ;
; L1_LOW                        ; 1                                          ; Untyped                                                                               ;
; G0_LOW                        ; 1                                          ; Untyped                                                                               ;
; G1_LOW                        ; 1                                          ; Untyped                                                                               ;
; G2_LOW                        ; 1                                          ; Untyped                                                                               ;
; G3_LOW                        ; 1                                          ; Untyped                                                                               ;
; E0_LOW                        ; 1                                          ; Untyped                                                                               ;
; E1_LOW                        ; 1                                          ; Untyped                                                                               ;
; E2_LOW                        ; 1                                          ; Untyped                                                                               ;
; E3_LOW                        ; 1                                          ; Untyped                                                                               ;
; L0_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; L1_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; G0_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; G1_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; G2_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; G3_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; E0_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; E1_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; E2_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; E3_INITIAL                    ; 1                                          ; Untyped                                                                               ;
; L0_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; L1_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; G0_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; G1_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; G2_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; G3_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; E0_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; E1_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; E2_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; E3_MODE                       ; BYPASS                                     ; Untyped                                                                               ;
; L0_PH                         ; 0                                          ; Untyped                                                                               ;
; L1_PH                         ; 0                                          ; Untyped                                                                               ;
; G0_PH                         ; 0                                          ; Untyped                                                                               ;
; G1_PH                         ; 0                                          ; Untyped                                                                               ;
; G2_PH                         ; 0                                          ; Untyped                                                                               ;
; G3_PH                         ; 0                                          ; Untyped                                                                               ;
; E0_PH                         ; 0                                          ; Untyped                                                                               ;
; E1_PH                         ; 0                                          ; Untyped                                                                               ;
; E2_PH                         ; 0                                          ; Untyped                                                                               ;
; E3_PH                         ; 0                                          ; Untyped                                                                               ;
; M_PH                          ; 0                                          ; Untyped                                                                               ;
; C1_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C2_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C3_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C4_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C5_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C6_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C7_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C8_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; C9_USE_CASC_IN                ; OFF                                        ; Untyped                                                                               ;
; CLK0_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK1_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK2_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK3_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK4_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK5_COUNTER                  ; G0                                         ; Untyped                                                                               ;
; CLK6_COUNTER                  ; E0                                         ; Untyped                                                                               ;
; CLK7_COUNTER                  ; E1                                         ; Untyped                                                                               ;
; CLK8_COUNTER                  ; E2                                         ; Untyped                                                                               ;
; CLK9_COUNTER                  ; E3                                         ; Untyped                                                                               ;
; L0_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; L1_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; G0_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; G1_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; G2_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; G3_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; E0_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; E1_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; E2_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; E3_TIME_DELAY                 ; 0                                          ; Untyped                                                                               ;
; M_TIME_DELAY                  ; 0                                          ; Untyped                                                                               ;
; N_TIME_DELAY                  ; 0                                          ; Untyped                                                                               ;
; EXTCLK3_COUNTER               ; E3                                         ; Untyped                                                                               ;
; EXTCLK2_COUNTER               ; E2                                         ; Untyped                                                                               ;
; EXTCLK1_COUNTER               ; E1                                         ; Untyped                                                                               ;
; EXTCLK0_COUNTER               ; E0                                         ; Untyped                                                                               ;
; ENABLE0_COUNTER               ; L0                                         ; Untyped                                                                               ;
; ENABLE1_COUNTER               ; L0                                         ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                                          ; Untyped                                                                               ;
; LOOP_FILTER_R                 ;  1.000000                                  ; Untyped                                                                               ;
; LOOP_FILTER_C                 ; 5                                          ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                       ; Untyped                                                                               ;
; LOOP_FILTER_R_BITS            ; 9999                                       ; Untyped                                                                               ;
; LOOP_FILTER_C_BITS            ; 9999                                       ; Untyped                                                                               ;
; VCO_POST_SCALE                ; 0                                          ; Untyped                                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                          ; Untyped                                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                          ; Untyped                                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                               ; Untyped                                                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK0                     ; PORT_USED                                  ; Untyped                                                                               ;
; PORT_CLK1                     ; PORT_USED                                  ; Untyped                                                                               ;
; PORT_CLK2                     ; PORT_USED                                  ; Untyped                                                                               ;
; PORT_CLK3                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK4                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK5                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK6                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK7                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK8                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLK9                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_INCLK0                   ; PORT_USED                                  ; Untyped                                                                               ;
; PORT_FBIN                     ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_ARESET                   ; PORT_USED                                  ; Untyped                                                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_LOCKED                   ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                                ; Untyped                                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                          ; Untyped                                                                               ;
; M_TEST_SOURCE                 ; 5                                          ; Untyped                                                                               ;
; C0_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C1_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C2_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C3_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C4_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C5_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C6_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C7_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C8_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; C9_TEST_SOURCE                ; 5                                          ; Untyped                                                                               ;
; CBXI_PARAMETER                ; pll_for_sdram_controller_altpll1           ; Untyped                                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                       ; Untyped                                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                          ; Untyped                                                                               ;
; WIDTH_CLOCK                   ; 5                                          ; Signed Integer                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                          ; Untyped                                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                        ; Untyped                                                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                               ; Untyped                                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                     ; Untyped                                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                        ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS             ; ON                                         ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                        ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                                         ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                        ; IGNORE_CASCADE                                                                        ;
+-------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                 ;
; REF_PER        ; 1024  ; Signed Integer                                                                 ;
; SC_CL          ; 3     ; Signed Integer                                                                 ;
; SC_RCD         ; 3     ; Signed Integer                                                                 ;
; SC_RRD         ; 7     ; Signed Integer                                                                 ;
; SC_PM          ; 1     ; Signed Integer                                                                 ;
; SC_BL          ; 1     ; Signed Integer                                                                 ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_smp1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_smp1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_smp1  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_smp1  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 49                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 49                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 175                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 49                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+----------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                               ;
+------------------------------------+----------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                            ;
; WIDTH_A                            ; 16                         ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                          ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                        ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                            ;
; WIDTH_B                            ; 1                          ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                            ;
; INIT_FILE                          ; greatest.greatest0.rtl.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4sv             ; Untyped                                                            ;
+------------------------------------+----------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                          ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                     ;
; Entity Instance               ; pll_for_camera:pll_for_camera_0|altpll:altpll_component                                                               ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                     ;
; Entity Instance               ; Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                     ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                           ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo2"                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1"                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2"                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1"                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|sdr_data_path:data_path1"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1"                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port_0"                                                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[10]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_DATA             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_ADDR             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_MAX_ADDR         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_LENGTH           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_LOAD             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_CLK              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[10]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; DQ                   ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.           ;
; CLK_18               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; iRed[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; iGreen[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBlue[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; oCurrent_X   ; Output ; Info     ; Explicitly unconnected                                                              ;
; oCurrent_Y   ; Output ; Info     ; Explicitly unconnected                                                              ;
; oAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_read:camera_read_0"                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wraddr[18..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tft_top:TFT"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; start  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RESULT ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_for_camera:pll_for_camera_0"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 49                  ; 49               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 175                         ;
; cycloneiii_ff         ; 865                         ;
;     CLR               ; 330                         ;
;     CLR SCLR          ; 29                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 89                          ;
;     ENA CLR           ; 114                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 20                          ;
;     plain             ; 141                         ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 1058                        ;
;     arith             ; 242                         ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 27                          ;
;     normal            ; 816                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 470                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                              ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+
; Name                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                             ; Details ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+
; LED[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_for_camera:pll_for_camera_0|altpll:altpll_component|pll_for_camera_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe                                              ; N/A     ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe                                              ; N/A     ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                              ; N/A     ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                              ; N/A     ;
; camera_read:camera_read_0|p_clock                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCLK_cam                                                                                                      ; N/A     ;
; camera_read:camera_read_0|p_clock                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PCLK_cam                                                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[0]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[0]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[10]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[10]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[11]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[11]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[12]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[12]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[13]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[13]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[14]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[14]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[15]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[15]                                                                      ; N/A     ;
; camera_read:camera_read_0|pixel_data[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[1]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[1]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[2]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[2]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[3]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[3]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[4]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[4]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[5]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[5]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[6]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[6]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[7]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[7]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[8]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[8]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[9]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_data[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_data[9]                                                                       ; N/A     ;
; camera_read:camera_read_0|pixel_valid                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_valid                                                                         ; N/A     ;
; camera_read:camera_read_0|pixel_valid                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|pixel_valid                                                                         ; N/A     ;
; camera_read:camera_read_0|wraddr[0]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[0]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[0]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[0]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[10]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[10]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[10]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[10]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[11]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[11]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[11]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[11]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[12]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[12]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[12]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[12]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[13]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[13]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[13]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[13]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[14]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[14]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[14]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[14]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[15]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[15]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[15]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[15]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[16]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[16]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[16]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[16]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[17]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[17]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[17]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[17]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[18]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[18]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[18]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[18]                                                                          ; N/A     ;
; camera_read:camera_read_0|wraddr[1]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[1]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[1]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[1]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[2]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[2]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[2]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[2]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[3]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[3]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[3]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[3]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[4]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[4]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[4]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[4]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[5]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[5]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[5]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[5]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[6]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[6]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[6]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[6]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[7]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[7]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[7]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[7]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[8]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[8]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[8]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[8]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[9]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[9]                                                                           ; N/A     ;
; camera_read:camera_read_0|wraddr[9]~reg0                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_read:camera_read_0|wraddr[9]                                                                           ; N/A     ;
; data_cam[0]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[0]                                                                                                   ; N/A     ;
; data_cam[0]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[0]                                                                                                   ; N/A     ;
; data_cam[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[1]                                                                                                   ; N/A     ;
; data_cam[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[1]                                                                                                   ; N/A     ;
; data_cam[2]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[2]                                                                                                   ; N/A     ;
; data_cam[2]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[2]                                                                                                   ; N/A     ;
; data_cam[3]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[3]                                                                                                   ; N/A     ;
; data_cam[3]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[3]                                                                                                   ; N/A     ;
; data_cam[4]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[4]                                                                                                   ; N/A     ;
; data_cam[4]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[4]                                                                                                   ; N/A     ;
; data_cam[5]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[5]                                                                                                   ; N/A     ;
; data_cam[5]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[5]                                                                                                   ; N/A     ;
; data_cam[6]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[6]                                                                                                   ; N/A     ;
; data_cam[6]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[6]                                                                                                   ; N/A     ;
; data_cam[7]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[7]                                                                                                   ; N/A     ;
; data_cam[7]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_cam[7]                                                                                                   ; N/A     ;
; sioc                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe                                              ; N/A     ;
; sioc                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOC_oe                                              ; N/A     ;
; siod                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                              ; N/A     ;
; siod                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                              ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A     ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Sep 09 19:12:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off greatest -c greatest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file lcd/tft_top.sv
    Info (12023): Found entity 1: tft_top File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd/tft_ili9341_spi.sv
    Info (12023): Found entity 1: tft_ili9341_spi File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341_spi.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lcd/tft_ili9341.sv
    Info (12023): Found entity 1: tft_ili9341 File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd/hellosoc_top.sv
    Info (12023): Found entity 1: hellosoc_top File: C:/intelFPGA_lite/17.1/project_imp/lcd/hellosoc_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file synt/cam_config/sccb_interface.v
    Info (12023): Found entity 1: SCCB_interface File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/SCCB_interface.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file synt/cam_config/ov7670_config_rom.v
    Info (12023): Found entity 1: OV7670_config_rom File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/OV7670_config_rom.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file synt/cam_config/ov7670_config.v
    Info (12023): Found entity 1: OV7670_config File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/OV7670_config.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file synt/cam_config/camera_configure.v
    Info (12023): Found entity 1: camera_configure File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_configure.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file synt/fsm_global.sv
    Info (12023): Found entity 1: fsm_global File: C:/intelFPGA_lite/17.1/project_imp/synt/fsm_global.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file synt/delay_rg.v
    Info (12023): Found entity 1: delay_rg File: C:/intelFPGA_lite/17.1/project_imp/synt/delay_rg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo_1024_16_camera.v
    Info (12023): Found entity 1: fifo_1024_16_camera File: C:/intelFPGA_lite/17.1/project_imp/fifo_1024_16_camera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file greatest.v
    Info (12023): Found entity 1: greatest File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_for_camera.v
    Info (12023): Found entity 1: pll_for_camera File: C:/intelFPGA_lite/17.1/project_imp/pll_for_camera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_for_sdram_controller.v
    Info (12023): Found entity 1: pll_for_sdram_controller File: C:/intelFPGA_lite/17.1/project_imp/pll_for_sdram_controller.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_big.v
    Info (12023): Found entity 1: fifo_big File: C:/intelFPGA_lite/17.1/project_imp/fifo_big.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file synt/cam_config/camera_read.v
    Info (12023): Found entity 1: camera_read File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_read.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file frame_done_delay.v
    Info (12023): Found entity 1: frame_done_delay File: C:/intelFPGA_lite/17.1/project_imp/frame_done_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camera_data.v
    Info (12023): Found entity 1: camera_data File: C:/intelFPGA_lite/17.1/project_imp/camera_data.v Line: 39
Info (12127): Elaborating entity "greatest" for the top level hierarchy
Warning (10858): Verilog HDL warning at greatest.v(75): object wr_enable used but never assigned File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 75
Warning (10030): Net "wr_enable" at greatest.v(75) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 75
Warning (10034): Output port "dqm[3..2]" at greatest.v(35) has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 35
Info (12128): Elaborating entity "pll_for_camera" for hierarchy "pll_for_camera:pll_for_camera_0" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 107
Info (12128): Elaborating entity "altpll" for hierarchy "pll_for_camera:pll_for_camera_0|altpll:altpll_component" File: C:/intelFPGA_lite/17.1/project_imp/pll_for_camera.v Line: 115
Info (12130): Elaborated megafunction instantiation "pll_for_camera:pll_for_camera_0|altpll:altpll_component" File: C:/intelFPGA_lite/17.1/project_imp/pll_for_camera.v Line: 115
Info (12133): Instantiated megafunction "pll_for_camera:pll_for_camera_0|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/17.1/project_imp/pll_for_camera.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_for_camera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_for_camera_altpll.v
    Info (12023): Found entity 1: pll_for_camera_altpll File: C:/intelFPGA_lite/17.1/project_imp/db/pll_for_camera_altpll.v Line: 30
Info (12128): Elaborating entity "pll_for_camera_altpll" for hierarchy "pll_for_camera:pll_for_camera_0|altpll:altpll_component|pll_for_camera_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "tft_top" for hierarchy "tft_top:TFT" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 127
Warning (10034): Output port "start" at tft_top.sv(14) has no driver File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_top.sv Line: 14
Info (12128): Elaborating entity "tft_ili9341" for hierarchy "tft_top:TFT|tft_ili9341:tft" File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_top.sv Line: 30
Info (10264): Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 80
Warning (10030): Net "INIT_SEQ.data_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 63
Warning (10030): Net "INIT_SEQ.waddr_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 63
Warning (10030): Net "INIT_SEQ.we_a" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 63
Info (12128): Elaborating entity "tft_ili9341_spi" for hierarchy "tft_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi" File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 26
Info (12128): Elaborating entity "camera_configure" for hierarchy "camera_configure:camera_configure_0" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 192
Info (12128): Elaborating entity "OV7670_config_rom" for hierarchy "camera_configure:camera_configure_0|OV7670_config_rom:rom1" File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_configure.v Line: 51
Info (12128): Elaborating entity "OV7670_config" for hierarchy "camera_configure:camera_configure_0|OV7670_config:config_1" File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_configure.v Line: 63
Info (12128): Elaborating entity "SCCB_interface" for hierarchy "camera_configure:camera_configure_0|SCCB_interface:SCCB1" File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_configure.v Line: 73
Info (12128): Elaborating entity "camera_read" for hierarchy "camera_read:camera_read_0" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 207
Warning (10230): Verilog HDL assignment warning at camera_read.v(55): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/project_imp/synt/cam_config/camera_read.v Line: 55
Info (12128): Elaborating entity "frame_done_delay" for hierarchy "frame_done_delay:frame_done_delay" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 214
Warning (10230): Verilog HDL assignment warning at frame_done_delay.v(21): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/17.1/project_imp/frame_done_delay.v Line: 21
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 273
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v Line: 71
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 333
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 364
Info (12128): Elaborating entity "pll_for_sdram_controller" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 189
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component" File: C:/intelFPGA_lite/17.1/project_imp/pll_for_sdram_controller.v Line: 107
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component" File: C:/intelFPGA_lite/17.1/project_imp/pll_for_sdram_controller.v Line: 107
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/17.1/project_imp/pll_for_sdram_controller.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "9281"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_for_sdram_controller"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_for_sdram_controller_altpll1.v
    Info (12023): Found entity 1: pll_for_sdram_controller_altpll1 File: C:/intelFPGA_lite/17.1/project_imp/db/pll_for_sdram_controller_altpll1.v Line: 29
Info (12128): Elaborating entity "pll_for_sdram_controller_altpll1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component|pll_for_sdram_controller_altpll1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|control_interface:control1" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 208
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|command:command1" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|sdr_data_path:data_path1" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 256
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_smp1.tdf
    Info (12023): Found entity 1: dcfifo_smp1 File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_smp1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/intelFPGA_lite/17.1/project_imp/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/intelFPGA_lite/17.1/project_imp/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/intelFPGA_lite/17.1/project_imp/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf
    Info (12023): Found entity 1: altsyncram_gr81 File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gr81" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|dffpipe_oe9:rs_brp" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/intelFPGA_lite/17.1/project_imp/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/intelFPGA_lite/17.1/project_imp/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/intelFPGA_lite/17.1/project_imp/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/intelFPGA_lite/17.1/project_imp/db/dcfifo_smp1.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_RD_FIFO:read_fifo1" File: C:/intelFPGA_lite/17.1/project_imp/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 285
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f24.tdf
    Info (12023): Found entity 1: altsyncram_8f24 File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_8f24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/intelFPGA_lite/17.1/project_imp/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3pb.tdf
    Info (12023): Found entity 1: mux_3pb File: C:/intelFPGA_lite/17.1/project_imp/db/mux_3pb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: C:/intelFPGA_lite/17.1/project_imp/db/mux_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/intelFPGA_lite/17.1/project_imp/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vgi.tdf
    Info (12023): Found entity 1: cntr_vgi File: C:/intelFPGA_lite/17.1/project_imp/db/cntr_vgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/intelFPGA_lite/17.1/project_imp/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: C:/intelFPGA_lite/17.1/project_imp/db/cntr_bbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/intelFPGA_lite/17.1/project_imp/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/intelFPGA_lite/17.1/project_imp/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/intelFPGA_lite/17.1/project_imp/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/intelFPGA_lite/17.1/project_imp/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.09.09.19:13:15 Progress: Loading slda82d6778/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda82d6778/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/project_imp/db/ip/slda82d6778/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "tft_top:TFT|tft_ili9341:tft|INIT_SEQ" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/17.1/project_imp/lcd/tft_ili9341.sv Line: 63
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "camera_configure:camera_configure_0|OV7670_config_rom:rom1|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to greatest.greatest0.rtl.mif
Info (12130): Elaborated megafunction instantiation "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "greatest.greatest0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4sv.tdf
    Info (12023): Found entity 1: altsyncram_4sv File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_4sv.tdf Line: 27
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sd_data[16]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[17]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[18]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[19]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[20]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[21]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[22]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[23]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[24]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[25]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[26]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[27]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[28]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[29]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[30]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
    Warning (13040): bidirectional pin "sd_data[31]" has no driver File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 39
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/17.1/project_imp/VGA_Controller/VGA_Ctrl.v Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 25
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 26
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 26
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 26
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 27
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 27
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 28
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 28
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 28
    Warning (13410): Pin "dqm[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 35
    Warning (13410): Pin "dqm[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 35
    Warning (13410): Pin "sd_addr[12]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 36
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 50
    Warning (13410): Pin "LED[1]" is stuck at VCC File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 50
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 50
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM" File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (20013): Ignored 24 assignments for entity "cam_proj_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity cam_proj_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity cam_proj_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/project_imp/output_files/greatest.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_for_camera:pll_for_camera_0|altpll:altpll_component|pll_for_camera_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/intelFPGA_lite/17.1/project_imp/db/pll_for_camera_altpll.v Line: 50
Warning (15899): PLL "Sdram_Control_4Port:Sdram_Control_4Port_0|pll_for_sdram_controller:pll_for_sdram_controller_0|altpll:altpll_component|pll_for_sdram_controller_altpll1:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/intelFPGA_lite/17.1/project_imp/db/pll_for_sdram_controller_altpll1.v Line: 46
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port_0|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_smp1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/project_imp/db/altsyncram_gr81.tdf Line: 37
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start_gray_kn" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 5
    Warning (15610): No output dependent on input pin "tft_sdo" File: C:/intelFPGA_lite/17.1/project_imp/greatest.v Line: 43
Info (21057): Implemented 3075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2754 logic cells
    Info (21064): Implemented 178 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Wed Sep 09 19:13:37 2020
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/project_imp/output_files/greatest.map.smsg.


