Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: tp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tp"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : tp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/generador.vhd" in Library work.
Architecture beh of Entity generador is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ram_array_vhd.vhd" in Library work.
Architecture beh of Entity ram_array is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd" in Library work.
Architecture p of Entity char_rom is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/cont_bcd.vhd" in Library work.
Architecture behavioral of Entity cont_bcd is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/register.vhd" in Library work.
Architecture behavioral of Entity reg4 is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd" in Library work.
Architecture behavioral of Entity bits_to_an is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd" in Library work.
Architecture behavioral of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/bcd7seg.vhd" in Library work.
Architecture behavioral of Entity bcd_to_7seg is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd" in Library work.
Architecture behavioral of Entity disp_ctrl is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/sigma.vhd" in Library work.
Architecture behavioral of Entity sigma is up to date.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" in Library work.
Entity <vga_ctrl> compiled.
Entity <vga_ctrl> (Architecture <vga_ctrl_arq>) compiled.
Compiling vhdl file "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" in Library work.
Architecture behavioral of Entity tp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <disp_ctrl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sigma> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga_ctrl> in library <work> (architecture <vga_ctrl_arq>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 2

Analyzing hierarchy for entity <bits_to_an> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bcd_to_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <generador> in library <work> (architecture <Beh>) with generics.
	N = 50000

Analyzing hierarchy for entity <dff> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <cont_bcd> in library <work> (architecture <Behavioral>) with generics.
	M = 8

Analyzing hierarchy for entity <reg4> in library <work> (architecture <Behavioral>) with generics.
	N = 4

Analyzing hierarchy for entity <generador> in library <work> (architecture <Beh>) with generics.
	N = 2000000

Analyzing hierarchy for entity <ram_array> in library <work> (architecture <Beh>) with generics.
	W = 11

Analyzing hierarchy for entity <Char_ROM> in library <work> (architecture <p>) with generics.
	M = 3
	N = 6
	W = 8

Analyzing hierarchy for entity <counter> in library <work> (architecture <Behavioral>) with generics.
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tp> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" line 62: Unconnected output port 'pixel_row' of component 'vga_ctrl'.
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd" line 62: Unconnected output port 'pixel_col' of component 'vga_ctrl'.
Entity <tp> analyzed. Unit <tp> generated.

Analyzing Entity <disp_ctrl> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd" line 19: Unconnected output port 'over' of component 'counter'.
Entity <disp_ctrl> analyzed. Unit <disp_ctrl> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <Behavioral>).
	N = 2
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing Entity <bits_to_an> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd" line 17: Mux is complete : default of case is discarded
Entity <bits_to_an> analyzed. Unit <bits_to_an> generated.

Analyzing Entity <mux2> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd" line 20: Mux is complete : default of case is discarded
Entity <mux2> analyzed. Unit <mux2> generated.

Analyzing Entity <bcd_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <bcd_to_7seg> analyzed. Unit <bcd_to_7seg> generated.

Analyzing generic Entity <generador.1> in library <work> (Architecture <Beh>).
	N = 50000
Entity <generador.1> analyzed. Unit <generador.1> generated.

Analyzing Entity <sigma> in library <work> (Architecture <Behavioral>).
Entity <sigma> analyzed. Unit <sigma> generated.

Analyzing Entity <dff> in library <work> (Architecture <Behavioral>).
Entity <dff> analyzed. Unit <dff> generated.

Analyzing generic Entity <cont_bcd> in library <work> (Architecture <Behavioral>).
	M = 8
Entity <cont_bcd> analyzed. Unit <cont_bcd> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <Behavioral>).
	N = 4
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <reg4> in library <work> (Architecture <Behavioral>).
	N = 4
Entity <reg4> analyzed. Unit <reg4> generated.

Analyzing Entity <vga_ctrl> in library <work> (Architecture <vga_ctrl_arq>).
WARNING:Xst:1610 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" line 156: Width mismatch. <valor> has a width of 11 bits but assigned expression is 22-bit wide.
WARNING:Xst:1610 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" line 163: Width mismatch. <valor_ram_in> has a width of 11 bits but assigned expression is 12-bit wide.
Entity <vga_ctrl> analyzed. Unit <vga_ctrl> generated.

Analyzing generic Entity <generador.2> in library <work> (Architecture <Beh>).
	N = 2000000
Entity <generador.2> analyzed. Unit <generador.2> generated.

Analyzing generic Entity <ram_array> in library <work> (Architecture <Beh>).
	W = 11
Entity <ram_array> analyzed. Unit <ram_array> generated.

Analyzing generic Entity <Char_ROM> in library <work> (Architecture <p>).
	M = 3
	N = 6
	W = 8
WARNING:Xst:790 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd" line 195: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <Char_ROM> analyzed. Unit <Char_ROM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_1>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd".
    Found 1-bit register for signal <over>.
    Found 2-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <bits_to_an>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/anodos.vhd".
    Found 1-of-4 decoder for signal <anodos>.
    Summary:
	inferred   1 Decoder(s).
Unit <bits_to_an> synthesized.


Synthesizing Unit <mux2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/multiplexor.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux2> synthesized.


Synthesizing Unit <bcd_to_7seg>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/bcd7seg.vhd".
    Found 16x8-bit ROM for signal <seg7>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_7seg> synthesized.


Synthesizing Unit <generador_1>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/generador.vhd".
    Found 1-bit register for signal <over>.
    Found 16-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <generador_1> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/dff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <nq>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <reg4>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/register.vhd".
    Found 4-bit register for signal <q_out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg4> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/contador.vhd".
    Found 1-bit register for signal <over>.
    Found 4-bit up counter for signal <salida>.
    Found 4-bit comparator equal for signal <salida$cmp_eq0000> created at line 28.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_2> synthesized.


Synthesizing Unit <generador_2>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/generador.vhd".
    Found 1-bit register for signal <over>.
    Found 21-bit up counter for signal <salida>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <generador_2> synthesized.


Synthesizing Unit <ram_array>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ram_array_vhd.vhd".
    Found 512x11-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 11-bit register for signal <data_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <ram_array> synthesized.


Synthesizing Unit <Char_ROM>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/char_rom.vhd".
WARNING:Xst:646 - Signal <char_addr_aux<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <rom_out$varindex0000> created at line 195.
    Found 1-bit register for signal <rom_out>.
    Found 9-bit register for signal <char_addr_aux>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_out$mux0001> created at line 195.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Char_ROM> synthesized.


Synthesizing Unit <disp_ctrl>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/ctrl_disp.vhd".
Unit <disp_ctrl> synthesized.


Synthesizing Unit <vga_ctrl>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd".
WARNING:Xst:647 - Input <blu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <red_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <grn_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valor_medido> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valor<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_add_r_aux<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <grid_v> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <grid_h> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" line 156: The result of a 11x11-bit multiplication is partially used. Only the 11 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/vga_ctrl.vhd" line 156: The result of a 11x11-bit multiplication is partially used. Only the 11 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 10-bit comparator greater for signal <char_address$cmp_gt0000> created at line 207.
    Found 10-bit comparator greater for signal <char_address$cmp_gt0001> created at line 207.
    Found 10-bit comparator greater for signal <char_address$cmp_gt0002> created at line 249.
    Found 10-bit comparator greater for signal <char_address$cmp_gt0003> created at line 272.
    Found 10-bit comparator greater for signal <char_address$cmp_gt0004> created at line 255.
    Found 10-bit comparator less for signal <char_address$cmp_lt0000> created at line 207.
    Found 10-bit comparator less for signal <char_address$cmp_lt0001> created at line 207.
    Found 10-bit comparator less for signal <char_address$cmp_lt0002> created at line 213.
    Found 10-bit comparator less for signal <char_address$cmp_lt0003> created at line 215.
    Found 10-bit comparator less for signal <char_address$cmp_lt0004> created at line 218.
    Found 10-bit comparator less for signal <char_address$cmp_lt0005> created at line 221.
    Found 10-bit comparator less for signal <char_address$cmp_lt0006> created at line 224.
    Found 10-bit comparator less for signal <char_address$cmp_lt0007> created at line 249.
    Found 10-bit comparator less for signal <char_address$cmp_lt0008> created at line 272.
    Found 10-bit comparator less for signal <char_address$cmp_lt0009> created at line 274.
    Found 10-bit comparator less for signal <char_address$cmp_lt0010> created at line 276.
    Found 10-bit comparator less for signal <char_address$cmp_lt0011> created at line 279.
    Found 10-bit comparator less for signal <char_address$cmp_lt0012> created at line 255.
    Found 1-bit register for signal <clkdiv_flag>.
    Found 11-bit comparator equal for signal <hay_dot$cmp_eq0000> created at line 296.
    Found 10-bit comparator greater for signal <hay_dot$cmp_gt0000> created at line 291.
    Found 10-bit comparator greater for signal <hay_dot$cmp_gt0001> created at line 291.
    Found 10-bit comparator less for signal <hay_dot$cmp_lt0000> created at line 291.
    Found 10-bit comparator less for signal <hay_dot$cmp_lt0001> created at line 291.
    Found 10-bit comparator greater for signal <hay_grid$cmp_gt0000> created at line 242.
    Found 10-bit comparator less for signal <hay_grid$cmp_lt0000> created at line 242.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 150.
    Found 10-bit subtractor for signal <pix_h$addsub0000> created at line 201.
    Found 10-bit subtractor for signal <pix_v$addsub0000> created at line 202.
    Found 10-bit subtractor for signal <ram_add_r_aux>.
    Found 10-bit subtractor for signal <ram_add_r_aux$addsub0000> created at line 164.
    Found 9-bit up counter for signal <ram_addr_w>.
    Found 10-bit comparator greater for signal <ram_addr_w$cmp_gt0000> created at line 171.
    Found 11-bit adder for signal <valor>.
    Found 11-bit adder for signal <valor$addsub0000> created at line 156.
    Found 11x11-bit multiplier for signal <valor$mult0000> created at line 156.
    Found 11x11-bit multiplier for signal <valor$mult0001> created at line 156.
    Found 11-bit adder for signal <valor_ram_in$sub0000> created at line 163.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0000> created at line 154.
    Found 10-bit comparator greater for signal <vidon$cmp_gt0001> created at line 154.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 154.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 154.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 151.
    Found 1-bit register for signal <vsenable>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  32 Comparator(s).
Unit <vga_ctrl> synthesized.


Synthesizing Unit <cont_bcd>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/cont_bcd.vhd".
WARNING:Xst:646 - Signal <en_x<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_x<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <cont_bcd> synthesized.


Synthesizing Unit <sigma>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/sigma.vhd".
WARNING:Xst:646 - Signal <ov_periodo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ov_medido> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ot0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <od0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <rst_per> equivalent to <rst_medido> has been removed
    Found 1-bit register for signal <fin_per>.
    Found 1-bit register for signal <rst_medido>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <sigma> synthesized.


Synthesizing Unit <tp>.
    Related source file is "C:/Users/FedeA/Facu/Sistemas Digitales/workspace/sistemas-digitales/TP2/TP2/topunit.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Diff_Input> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <tp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x11-bit single-port RAM                            : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 1
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 4
 11-bit adder                                          : 3
# Counters                                             : 20
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 4-bit up counter                                      : 14
 9-bit up counter                                      : 1
# Registers                                            : 30
 1-bit register                                        : 24
 11-bit register                                       : 1
 4-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 46
 10-bit comparator greater                             : 11
 10-bit comparator less                                : 20
 11-bit comparator equal                               : 1
 4-bit comparator equal                                : 14
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <char_addr_aux_7> (without init value) has a constant value of 0 in block <char_rom_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <char_addr_aux_8> of sequential type is unconnected in block <char_rom_unit>.

Synthesizing (advanced) Unit <Char_ROM>.
INFO:Xst:3044 - The ROM <Mrom_rom_out_varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <char_addr_aux>.
INFO:Xst:3225 - The RAM <Mrom_rom_out_varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <font_row>      |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Char_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ram_array>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 11-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_i>        |          |
    |     doA            | connected to signal <data_o>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_array> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port block RAM                       : 1
 512x11-bit single-port block RAM                      : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 6
 10-bit subtractor                                     : 2
 11-bit adder                                          : 3
 9-bit subtractor borrow in                            : 1
# Counters                                             : 20
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 4-bit up counter                                      : 14
 9-bit up counter                                      : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 46
 10-bit comparator greater                             : 11
 10-bit comparator less                                : 20
 11-bit comparator equal                               : 1
 4-bit comparator equal                                : 14
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <u_c6/over> of sequential type is unconnected in block <cont_bcd>.
WARNING:Xst:2677 - Node <ctrl_disp/cont_2b_unit/over> of sequential type is unconnected in block <tp>.

Optimizing unit <tp> ...

Optimizing unit <cont_bcd> ...

Optimizing unit <sigma> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tp, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tp.ngr
Top Level Output File Name         : tp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 700
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 74
#      LUT2                        : 36
#      LUT2_D                      : 5
#      LUT2_L                      : 4
#      LUT3                        : 62
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 204
#      LUT4_D                      : 15
#      LUT4_L                      : 15
#      MULT_AND                    : 4
#      MUXCY                       : 116
#      MUXF5                       : 19
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 161
#      FD                          : 1
#      FDC                         : 12
#      FDCE                        : 72
#      FDE                         : 1
#      FDR                         : 52
#      FDRE                        : 22
#      FDS                         : 1
# RAMS                             : 2
#      RAMB16_S18                  : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 2
#      OBUF                        : 23
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      241  out of   4656     5%  
 Number of Slice Flip Flops:            160  out of   9312     1%  
 Number of 4 input LUTs:                452  out of   9312     4%  
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    232    11%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         2  out of     20    10%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | BUFGP                      | 154   |
vga_unit/generator_unit/over       | NONE(vga_unit/ram_addr_w_0)| 9     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------+-------------------------------------------+-------+
Control Signal                                                        | Buffer(FF name)                           | Load  |
----------------------------------------------------------------------+-------------------------------------------+-------+
sigma_unit/cont_per_unit/reset(sigma_unit/cont_per_unit/reset97:O)    | NONE(sigma_unit/cont_per_unit/u_c0/over)  | 34    |
sigma_unit/cont_sigma_unit/reset(sigma_unit/cont_sigma_unit/reset97:O)| NONE(sigma_unit/cont_sigma_unit/u_c0/over)| 34    |
rst_sd                                                                | IBUF                                      | 16    |
----------------------------------------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.417ns (Maximum Frequency: 74.532MHz)
   Minimum input arrival time before clock: 3.197ns
   Maximum output required time after clock: 21.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.417ns (frequency: 74.532MHz)
  Total number of paths / destination ports: 29006 / 328
-------------------------------------------------------------------------
Delay:               13.417ns (Levels of Logic = 9)
  Source:            vga_unit/hc_1 (FF)
  Destination:       vga_unit/char_rom_unit/Mrom_rom_out_varindex0000 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga_unit/hc_1 to vga_unit/char_rom_unit/Mrom_rom_out_varindex0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.995  vga_unit/hc_1 (vga_unit/hc_1)
     LUT4_D:I0->LO         1   0.704   0.104  vga_unit/vidon_cmp_gt00001 (N205)
     LUT4:I3->O            1   0.704   0.424  vga_unit/vidon_and00005 (vga_unit/vidon_and00005)
     LUT4_D:I3->O         11   0.704   0.968  vga_unit/vidon_and0000122_SW0 (N55)
     LUT3_D:I2->O         11   0.704   0.968  vga_unit/pix_h<7> (vga_unit/pix_h<7>)
     LUT3:I2->O            3   0.704   0.706  vga_unit/hay_grid_and000111 (N9)
     LUT4:I0->O            2   0.704   0.482  vga_unit/char_address_cmp_lt00092 (vga_unit/char_address_cmp_lt0009)
     LUT4:I2->O            4   0.704   0.622  vga_unit/char_address<2>11 (N61)
     LUT3:I2->O            1   0.704   0.424  vga_unit/char_address<2>78_SW0 (N135)
     LUT4:I3->O            1   0.704   0.420  vga_unit/char_address<2>92 (vga_unit/char_address<2>)
     RAMB16_S9:ADDR5           0.377          vga_unit/char_rom_unit/Mrom_rom_out_varindex0000
    ----------------------------------------
    Total                     13.417ns (7.304ns logic, 6.113ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_unit/generator_unit/over'
  Clock period: 5.212ns (frequency: 191.865MHz)
  Total number of paths / destination ports: 153 / 18
-------------------------------------------------------------------------
Delay:               5.212ns (Levels of Logic = 3)
  Source:            vga_unit/ram_addr_w_1 (FF)
  Destination:       vga_unit/ram_addr_w_0 (FF)
  Source Clock:      vga_unit/generator_unit/over rising
  Destination Clock: vga_unit/generator_unit/over rising

  Data Path: vga_unit/ram_addr_w_1 to vga_unit/ram_addr_w_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  vga_unit/ram_addr_w_1 (vga_unit/ram_addr_w_1)
     LUT4:I0->O            1   0.704   0.000  vga_unit/ram_addr_w_cmp_gt0000261 (vga_unit/ram_addr_w_cmp_gt0000261)
     MUXF5:I1->O           1   0.321   0.420  vga_unit/ram_addr_w_cmp_gt000026_f5 (vga_unit/ram_addr_w_cmp_gt000026)
     MUXF5:S->O            9   0.739   0.820  vga_unit/ram_addr_w_cmp_gt0000226_f5 (vga_unit/ram_addr_w_cmp_gt0000)
     FDR:R                     0.911          vga_unit/ram_addr_w_0
    ----------------------------------------
    Total                      5.212ns (3.266ns logic, 1.946ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.197ns (Levels of Logic = 1)
  Source:            rst_sd (PAD)
  Destination:       sigma_unit/dff_unit/nq (FF)
  Destination Clock: clk rising

  Data Path: rst_sd to sigma_unit/dff_unit/nq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.068  rst_sd_IBUF (rst_sd_IBUF)
     FDS:S                     0.911          sigma_unit/dff_unit/nq
    ----------------------------------------
    Total                      3.197ns (2.129ns logic, 1.068ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 139577 / 22
-------------------------------------------------------------------------
Offset:              21.615ns (Levels of Logic = 19)
  Source:            vga_unit/hc_1 (FF)
  Destination:       blu_o<1> (PAD)
  Source Clock:      clk rising

  Data Path: vga_unit/hc_1 to blu_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.995  vga_unit/hc_1 (vga_unit/hc_1)
     LUT4_D:I0->LO         1   0.704   0.104  vga_unit/vidon_cmp_gt00001 (N205)
     LUT4:I3->O            1   0.704   0.424  vga_unit/vidon_and00005 (vga_unit/vidon_and00005)
     LUT4_D:I3->LO         1   0.704   0.104  vga_unit/vidon_and0000122_SW0 (N206)
     LUT4:I3->O           49   0.704   1.443  vga_unit/vidon_and0000122 (vga_unit/vidon)
     LUT2:I0->O            3   0.704   0.706  vga_unit/pix_v<6>1 (vga_unit/pix_v<6>)
     LUT4:I0->O            1   0.704   0.455  vga_unit/hay_dot_cmp_gt00012_SW0 (N45)
     LUT4:I2->O            2   0.704   0.622  vga_unit/hay_dot_cmp_gt00012 (vga_unit/hay_dot_cmp_gt0001)
     LUT4:I0->O            1   0.704   0.424  vga_unit/grid_index<0>1_SW0 (N47)
     LUT4:I3->O           13   0.704   1.158  vga_unit/grid_index<0>1 (N10)
     LUT4:I0->O            1   0.704   0.455  vga_unit/Mcompar_hay_dot_cmp_eq0000_lut<0>_SW0 (N179)
     LUT4:I2->O            1   0.704   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_lut<0> (vga_unit/Mcompar_hay_dot_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<0> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<1> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<2> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<3> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<4> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<4>)
     MUXCY:CI->O           2   0.459   0.622  vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<5> (vga_unit/Mcompar_hay_dot_cmp_eq0000_cy<5>)
     LUT4:I0->O            5   0.704   0.633  vga_unit/blu_o<1> (blu_o_0_OBUF)
     OBUF:I->O                 3.272          blu_o_1_OBUF (blu_o<1>)
    ----------------------------------------
    Total                     21.615ns (13.470ns logic, 8.145ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.68 secs
 
--> 

Total memory usage is 259176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    7 (   0 filtered)

