<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dot_op_emitter.h source code [tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="xla::cpu::DotOpEmitter "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data';</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>tensorflow</a>/<a href='../../../..'>tensorflow</a>/<a href='../../..'>compiler</a>/<a href='../..'>xla</a>/<a href='..'>service</a>/<a href='./'>cpu</a>/<a href='dot_op_emitter.h.html'>dot_op_emitter.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Copyright 2017 The TensorFlow Authors. All Rights Reserved.</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Licensed under the Apache License, Version 2.0 (the "License");</i></td></tr>
<tr><th id="4">4</th><td><i>you may not use this file except in compliance with the License.</i></td></tr>
<tr><th id="5">5</th><td><i>You may obtain a copy of the License at</i></td></tr>
<tr><th id="6">6</th><td><i></i></td></tr>
<tr><th id="7">7</th><td><i>    <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>Unless required by applicable law or agreed to in writing, software</i></td></tr>
<tr><th id="10">10</th><td><i>distributed under the License is distributed on an "AS IS" BASIS,</i></td></tr>
<tr><th id="11">11</th><td><i>WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</i></td></tr>
<tr><th id="12">12</th><td><i>See the License for the specific language governing permissions and</i></td></tr>
<tr><th id="13">13</th><td><i>limitations under the License.</i></td></tr>
<tr><th id="14">14</th><td><i>==============================================================================*/</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_">TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_" data-ref="_M/TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_">TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include "llvm/IR/IRBuilder.h"</u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="cpu_options.h.html">"tensorflow/compiler/xla/service/cpu/cpu_options.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="target_machine_features.h.html">"tensorflow/compiler/xla/service/cpu/target_machine_features.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../hlo_instruction.h.html">"tensorflow/compiler/xla/service/hlo_instruction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../hlo_module_config.h.html">"tensorflow/compiler/xla/service/hlo_module_config.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../llvm_ir/ir_array.h.html">"tensorflow/compiler/xla/service/llvm_ir/ir_array.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../llvm_ir/llvm_loop.h.html">"tensorflow/compiler/xla/service/llvm_ir/llvm_loop.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../types.h.html">"tensorflow/compiler/xla/types.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../core/lib/core/status.h.html">"tensorflow/core/lib/core/status.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../core/lib/core/stringpiece.h.html">"tensorflow/core/lib/core/stringpiece.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../core/platform/types.h.html">"tensorflow/core/platform/types.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">xla</span> {</td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">cpu</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>bool</em> <dfn class="decl" id="_ZN3xla3cpu32PotentiallyImplementedAsEigenDotERKNS_14HloInstructionE" title='xla::cpu::PotentiallyImplementedAsEigenDot' data-ref="_ZN3xla3cpu32PotentiallyImplementedAsEigenDotERKNS_14HloInstructionE">PotentiallyImplementedAsEigenDot</dfn>(<em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="local col2 decl" id="302hlo" title='hlo' data-type='const xla::HloInstruction &amp;' data-ref="302hlo">hlo</dfn>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>// Returns the index for an operand to `hlo` that should ideally be column</i></td></tr>
<tr><th id="37">37</th><td><i>// major.  Returns nullopt if there is no such operand or if `hlo` is not a dot</i></td></tr>
<tr><th id="38">38</th><td><i>// or a fusion containing a dot.</i></td></tr>
<tr><th id="39">39</th><td><span class="namespace">tensorflow::gtl::</span><a class="type" href="../../../../core/lib/gtl/optional.h.html#tensorflow::gtl::optional" title='tensorflow::gtl::optional' data-ref="tensorflow::gtl::optional">optional</a>&lt;<a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a>&gt; <dfn class="decl" id="_ZN3xla3cpu37ProfitableToMakeDotOperandColumnMajorERKNS_14HloInstructionE" title='xla::cpu::ProfitableToMakeDotOperandColumnMajor' data-ref="_ZN3xla3cpu37ProfitableToMakeDotOperandColumnMajorERKNS_14HloInstructionE">ProfitableToMakeDotOperandColumnMajor</dfn>(</td></tr>
<tr><th id="40">40</th><td>    <em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="local col3 decl" id="303hlo" title='hlo' data-type='const xla::HloInstruction &amp;' data-ref="303hlo">hlo</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>// Returns true to indicate that we can generate a tiled LLVM IR implementation</i></td></tr>
<tr><th id="43">43</th><td><i>// for |dot|.</i></td></tr>
<tr><th id="44">44</th><td><em>bool</em> <dfn class="decl" id="_ZN3xla3cpu37ProfitableToImplementDotInTiledLlvmIrERKNS_14HloInstructionE" title='xla::cpu::ProfitableToImplementDotInTiledLlvmIr' data-ref="_ZN3xla3cpu37ProfitableToImplementDotInTiledLlvmIrERKNS_14HloInstructionE">ProfitableToImplementDotInTiledLlvmIr</dfn>(<em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="local col4 decl" id="304dot" title='dot' data-type='const xla::HloInstruction &amp;' data-ref="304dot">dot</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>// Helper class for emitting LLVM IR to perform the dot operation.</i></td></tr>
<tr><th id="47">47</th><td><b>class</b> <dfn class="type def" id="xla::cpu::DotOpEmitter" title='xla::cpu::DotOpEmitter' data-ref="xla::cpu::DotOpEmitter">DotOpEmitter</dfn> {</td></tr>
<tr><th id="48">48</th><td> <b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  <i>// Emit LLVM IR to perform the dot operation on lhs_array and rhs_array and</i></td></tr>
<tr><th id="50">50</th><td><i>  // place the result in target_array. IR is emitted at current insert point of</i></td></tr>
<tr><th id="51">51</th><td><i>  // the builder. Upon completion of the method, the insert point is set to the</i></td></tr>
<tr><th id="52">52</th><td><i>  // end of all instructions emitted for this operation.</i></td></tr>
<tr><th id="53">53</th><td><i>  //</i></td></tr>
<tr><th id="54">54</th><td><i>  // If `addend_array` is not nullptr then it must be an array of the same</i></td></tr>
<tr><th id="55">55</th><td><i>  // dimensions as the result, and the result is computed as `addend_array` +</i></td></tr>
<tr><th id="56">56</th><td><i>  // dot(`lhs_array`, `rhs_array`).  A non-null `addend_array` is only supported</i></td></tr>
<tr><th id="57">57</th><td><i>  // for Matrix-vector products.</i></td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <span class="namespace">tensorflow::</span><a class="type" href="../../../../core/lib/core/status.h.html#tensorflow::Status" title='tensorflow::Status' data-ref="tensorflow::Status">Status</a> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter16EmitDotOperationERKNS_14HloInstructionEbbRKNS_7llvm_ir7IrArrayES8_S8_PS7_PN4llvm5ValueEPNSA_9IRBuilderINSA_14ConstantFolder5557299" title='xla::cpu::DotOpEmitter::EmitDotOperation' data-ref="_ZN3xla3cpu12DotOpEmitter16EmitDotOperationERKNS_14HloInstructionEbbRKNS_7llvm_ir7IrArrayES8_S8_PS7_PN4llvm5ValueEPNSA_9IRBuilderINSA_14ConstantFolder5557299">EmitDotOperation</dfn>(</td></tr>
<tr><th id="59">59</th><td>      <em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="local col5 decl" id="305dot" title='dot' data-type='const xla::HloInstruction &amp;' data-ref="305dot">dot</dfn>, <em>bool</em> <dfn class="local col6 decl" id="306transpose_lhs" title='transpose_lhs' data-type='bool' data-ref="306transpose_lhs">transpose_lhs</dfn>, <em>bool</em> <dfn class="local col7 decl" id="307transpose_rhs" title='transpose_rhs' data-type='bool' data-ref="307transpose_rhs">transpose_rhs</dfn>,</td></tr>
<tr><th id="60">60</th><td>      <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col8 decl" id="308target_array" title='target_array' data-type='const llvm_ir::IrArray &amp;' data-ref="308target_array">target_array</dfn>, <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col9 decl" id="309lhs_array" title='lhs_array' data-type='const llvm_ir::IrArray &amp;' data-ref="309lhs_array">lhs_array</dfn>,</td></tr>
<tr><th id="61">61</th><td>      <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col0 decl" id="310rhs_array" title='rhs_array' data-type='const llvm_ir::IrArray &amp;' data-ref="310rhs_array">rhs_array</dfn>, <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>* <dfn class="local col1 decl" id="311addend_array" title='addend_array' data-type='const llvm_ir::IrArray *' data-ref="311addend_array">addend_array</dfn>,</td></tr>
<tr><th id="62">62</th><td>      <span class="namespace">llvm::</span><span class='type' title='llvm::Value' data-ref="llvm::Value">Value</span>* <dfn class="local col2 decl" id="312executable_run_options_value" title='executable_run_options_value' data-type='llvm::Value *' data-ref="312executable_run_options_value">executable_run_options_value</dfn>, <span class="namespace">llvm::</span><span class='type' title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</span>&lt;&gt;* <dfn class="local col3 decl" id="313ir_builder" title='ir_builder' data-type='llvm::IRBuilder&lt;&gt; *' data-ref="313ir_builder">ir_builder</dfn>,</td></tr>
<tr><th id="63">63</th><td>      <em>const</em> <a class="type" href="../hlo_module_config.h.html#xla::HloModuleConfig" title='xla::HloModuleConfig' data-ref="xla::HloModuleConfig">HloModuleConfig</a>&amp; <dfn class="local col4 decl" id="314hlo_module_config" title='hlo_module_config' data-type='const xla::HloModuleConfig &amp;' data-ref="314hlo_module_config">hlo_module_config</dfn>,</td></tr>
<tr><th id="64">64</th><td>      <em>const</em> <a class="type" href="target_machine_features.h.html#xla::cpu::TargetMachineFeatures" title='xla::cpu::TargetMachineFeatures' data-ref="xla::cpu::TargetMachineFeatures">TargetMachineFeatures</a>&amp; <dfn class="local col5 decl" id="315target_machine_features" title='target_machine_features' data-type='const xla::cpu::TargetMachineFeatures &amp;' data-ref="315target_machine_features">target_machine_features</dfn>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td> <b>private</b>:</td></tr>
<tr><th id="67">67</th><td>  <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitterC1ERKNS_14HloInstructionEbbRKNS_7llvm_ir7IrArrayES8_S8_PS7_PN4llvm5ValueEPNSA_9IRBuilderINSA_14ConstantFolderENSA_24IRBuilder1688970" title='xla::cpu::DotOpEmitter::DotOpEmitter' data-ref="_ZN3xla3cpu12DotOpEmitterC1ERKNS_14HloInstructionEbbRKNS_7llvm_ir7IrArrayES8_S8_PS7_PN4llvm5ValueEPNSA_9IRBuilderINSA_14ConstantFolderENSA_24IRBuilder1688970">DotOpEmitter</dfn>(<em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="local col6 decl" id="316dot" title='dot' data-type='const xla::HloInstruction &amp;' data-ref="316dot">dot</dfn>, <em>bool</em> <dfn class="local col7 decl" id="317transpose_lhs" title='transpose_lhs' data-type='bool' data-ref="317transpose_lhs">transpose_lhs</dfn>,</td></tr>
<tr><th id="68">68</th><td>               <em>bool</em> <dfn class="local col8 decl" id="318transpose_rhs" title='transpose_rhs' data-type='bool' data-ref="318transpose_rhs">transpose_rhs</dfn>, <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col9 decl" id="319target_array" title='target_array' data-type='const llvm_ir::IrArray &amp;' data-ref="319target_array">target_array</dfn>,</td></tr>
<tr><th id="69">69</th><td>               <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col0 decl" id="320lhs_array" title='lhs_array' data-type='const llvm_ir::IrArray &amp;' data-ref="320lhs_array">lhs_array</dfn>,</td></tr>
<tr><th id="70">70</th><td>               <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col1 decl" id="321rhs_array" title='rhs_array' data-type='const llvm_ir::IrArray &amp;' data-ref="321rhs_array">rhs_array</dfn>,</td></tr>
<tr><th id="71">71</th><td>               <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>* <dfn class="local col2 decl" id="322addend_array" title='addend_array' data-type='const llvm_ir::IrArray *' data-ref="322addend_array">addend_array</dfn>,</td></tr>
<tr><th id="72">72</th><td>               <span class="namespace">llvm::</span><span class='type' title='llvm::Value' data-ref="llvm::Value">Value</span>* <dfn class="local col3 decl" id="323executable_run_options_value" title='executable_run_options_value' data-type='llvm::Value *' data-ref="323executable_run_options_value">executable_run_options_value</dfn>,</td></tr>
<tr><th id="73">73</th><td>               <span class="namespace">llvm::</span><span class='type' title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</span>&lt;&gt;* <dfn class="local col4 decl" id="324ir_builder" title='ir_builder' data-type='llvm::IRBuilder&lt;&gt; *' data-ref="324ir_builder">ir_builder</dfn>,</td></tr>
<tr><th id="74">74</th><td>               <em>const</em> <a class="type" href="../hlo_module_config.h.html#xla::HloModuleConfig" title='xla::HloModuleConfig' data-ref="xla::HloModuleConfig">HloModuleConfig</a>&amp; <dfn class="local col5 decl" id="325hlo_module_config" title='hlo_module_config' data-type='const xla::HloModuleConfig &amp;' data-ref="325hlo_module_config">hlo_module_config</dfn>,</td></tr>
<tr><th id="75">75</th><td>               <em>const</em> <a class="type" href="target_machine_features.h.html#xla::cpu::TargetMachineFeatures" title='xla::cpu::TargetMachineFeatures' data-ref="xla::cpu::TargetMachineFeatures">TargetMachineFeatures</a>&amp; <dfn class="local col6 decl" id="326target_machine_features" title='target_machine_features' data-type='const xla::cpu::TargetMachineFeatures &amp;' data-ref="326target_machine_features">target_machine_features</dfn>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// Emits the IR to perform the dot operation.</i></td></tr>
<tr><th id="78">78</th><td>  <span class="namespace">tensorflow::</span><a class="type" href="../../../../core/lib/core/status.h.html#tensorflow::Status" title='tensorflow::Status' data-ref="tensorflow::Status">Status</a> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter4EmitEv" title='xla::cpu::DotOpEmitter::Emit' data-ref="_ZN3xla3cpu12DotOpEmitter4EmitEv">Emit</dfn>();</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Emits instructions to perform a scalar dot product (a multiply of the</i></td></tr>
<tr><th id="81">81</th><td><i>  // LHS and RHS) and store the results in the target.</i></td></tr>
<tr><th id="82">82</th><td>  <span class="namespace">tensorflow::</span><a class="type" href="../../../../core/lib/core/status.h.html#tensorflow::Status" title='tensorflow::Status' data-ref="tensorflow::Status">Status</a> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter13EmitScalarDotEv" title='xla::cpu::DotOpEmitter::EmitScalarDot' data-ref="_ZN3xla3cpu12DotOpEmitter13EmitScalarDotEv">EmitScalarDot</dfn>();</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// Emit an LLVM IR implementation of the dot operation if we can.  Returns</i></td></tr>
<tr><th id="85">85</th><td><i>  // true if an LLVM IR implementation was emitted.</i></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter25EmitLlvmIrDotIfProfitableEv" title='xla::cpu::DotOpEmitter::EmitLlvmIrDotIfProfitable' data-ref="_ZN3xla3cpu12DotOpEmitter25EmitLlvmIrDotIfProfitableEv">EmitLlvmIrDotIfProfitable</dfn>();</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i>// Emits a call to the CPU runtime to perform the matrix multiply.</i></td></tr>
<tr><th id="89">89</th><td>  <span class="namespace">tensorflow::</span><a class="type" href="../../../../core/lib/core/status.h.html#tensorflow::Status" title='tensorflow::Status' data-ref="tensorflow::Status">Status</a> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter17EmitCallToRuntimeEv" title='xla::cpu::DotOpEmitter::EmitCallToRuntime' data-ref="_ZN3xla3cpu12DotOpEmitter17EmitCallToRuntimeEv">EmitCallToRuntime</dfn>();</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Emits a series of nested loops for iterating over an operand array in the</i></td></tr>
<tr><th id="92">92</th><td><i>  // dot operation. Loops are constructed in major to minor dimension layout</i></td></tr>
<tr><th id="93">93</th><td><i>  // order. No loop is emitted for the given reduction_dimension. The function</i></td></tr>
<tr><th id="94">94</th><td><i>  // returns an IrArray index for the given operand_array containing the indvars</i></td></tr>
<tr><th id="95">95</th><td><i>  // of the loops. All dimensions of the index are filled except for the</i></td></tr>
<tr><th id="96">96</th><td><i>  // reduction dimension. name_suffix is the string to append to the names of</i></td></tr>
<tr><th id="97">97</th><td><i>  // LLVM constructs (eg, basic blocks) constructed by this method.</i></td></tr>
<tr><th id="98">98</th><td>  <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>::<a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray::Index" title='xla::llvm_ir::IrArray::Index' data-ref="xla::llvm_ir::IrArray::Index">Index</a> <dfn class="decl" id="_ZN3xla3cpu12DotOpEmitter24EmitOperandArrayLoopNestEPNS_7llvm_ir11ForLoopNestERKNS2_7IrArrayExN10tensorflow11StringPieceE" title='xla::cpu::DotOpEmitter::EmitOperandArrayLoopNest' data-ref="_ZN3xla3cpu12DotOpEmitter24EmitOperandArrayLoopNestEPNS_7llvm_ir11ForLoopNestERKNS2_7IrArrayExN10tensorflow11StringPieceE">EmitOperandArrayLoopNest</dfn>(</td></tr>
<tr><th id="99">99</th><td>      <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/llvm_loop.h.html#xla::llvm_ir::ForLoopNest" title='xla::llvm_ir::ForLoopNest' data-ref="xla::llvm_ir::ForLoopNest">ForLoopNest</a>* <dfn class="local col7 decl" id="327loop_nest" title='loop_nest' data-type='llvm_ir::ForLoopNest *' data-ref="327loop_nest">loop_nest</dfn>, <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="local col8 decl" id="328operand_array" title='operand_array' data-type='const llvm_ir::IrArray &amp;' data-ref="328operand_array">operand_array</dfn>,</td></tr>
<tr><th id="100">100</th><td>      <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="local col9 decl" id="329reduction_dimension" title='reduction_dimension' data-type='int64' data-ref="329reduction_dimension">reduction_dimension</dfn>, <span class="namespace">tensorflow::</span><a class="type" href="../../../../core/lib/core/stringpiece.h.html#tensorflow::StringPiece" title='tensorflow::StringPiece' data-ref="tensorflow::StringPiece">StringPiece</a> <dfn class="local col0 decl" id="330name_suffix" title='name_suffix' data-type='tensorflow::StringPiece' data-ref="330name_suffix">name_suffix</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// Our runtime operation requires that all arrays have the same layout,</i></td></tr>
<tr><th id="103">103</th><td><i>  // no padding, and a rank of two.</i></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK3xla3cpu12DotOpEmitter27ShapesAreLegalForRuntimeDotEv" title='xla::cpu::DotOpEmitter::ShapesAreLegalForRuntimeDot' data-ref="_ZNK3xla3cpu12DotOpEmitter27ShapesAreLegalForRuntimeDotEv">ShapesAreLegalForRuntimeDot</dfn>() <em>const</em>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Represents the dimensions of a matrix-matrix multiply operation.</i></td></tr>
<tr><th id="107">107</th><td>  <b>struct</b> <dfn class="type def" id="xla::cpu::DotOpEmitter::MatMultDims" title='xla::cpu::DotOpEmitter::MatMultDims' data-ref="xla::cpu::DotOpEmitter::MatMultDims">MatMultDims</dfn> {</td></tr>
<tr><th id="108">108</th><td>    <i>// The number of rows in the LHS.</i></td></tr>
<tr><th id="109">109</th><td>    <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="decl" id="xla::cpu::DotOpEmitter::MatMultDims::m" title='xla::cpu::DotOpEmitter::MatMultDims::m' data-ref="xla::cpu::DotOpEmitter::MatMultDims::m">m</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <i>// The number of columns in the LHS, which is also must be equal to the</i></td></tr>
<tr><th id="112">112</th><td><i>    // number of rows in the RHS.</i></td></tr>
<tr><th id="113">113</th><td>    <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="decl" id="xla::cpu::DotOpEmitter::MatMultDims::k" title='xla::cpu::DotOpEmitter::MatMultDims::k' data-ref="xla::cpu::DotOpEmitter::MatMultDims::k">k</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <i>// The number of columns on the RHS.</i></td></tr>
<tr><th id="116">116</th><td>    <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="decl" id="xla::cpu::DotOpEmitter::MatMultDims::n" title='xla::cpu::DotOpEmitter::MatMultDims::n' data-ref="xla::cpu::DotOpEmitter::MatMultDims::n">n</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <i>// True if the LHS matrix column major.</i></td></tr>
<tr><th id="119">119</th><td>    <em>bool</em> <dfn class="decl" id="xla::cpu::DotOpEmitter::MatMultDims::lhs_column_major" title='xla::cpu::DotOpEmitter::MatMultDims::lhs_column_major' data-ref="xla::cpu::DotOpEmitter::MatMultDims::lhs_column_major">lhs_column_major</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <i>// True if the RHS matrix column major.</i></td></tr>
<tr><th id="122">122</th><td>    <em>bool</em> <dfn class="decl" id="xla::cpu::DotOpEmitter::MatMultDims::rhs_column_major" title='xla::cpu::DotOpEmitter::MatMultDims::rhs_column_major' data-ref="xla::cpu::DotOpEmitter::MatMultDims::rhs_column_major">rhs_column_major</dfn>;</td></tr>
<tr><th id="123">123</th><td>  };</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i>// Get the MatMultDims instance for the dot product this DotOpEmitter</i></td></tr>
<tr><th id="126">126</th><td><i>  // represents.  Precondition: the dot is of rank 2 (and thus its operands are</i></td></tr>
<tr><th id="127">127</th><td><i>  // of rank 2 as well).</i></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="#xla::cpu::DotOpEmitter::MatMultDims" title='xla::cpu::DotOpEmitter::MatMultDims' data-ref="xla::cpu::DotOpEmitter::MatMultDims">MatMultDims</a> <dfn class="decl" id="_ZNK3xla3cpu12DotOpEmitter14GetMatMultDimsEv" title='xla::cpu::DotOpEmitter::GetMatMultDims' data-ref="_ZNK3xla3cpu12DotOpEmitter14GetMatMultDimsEv">GetMatMultDims</dfn>() <em>const</em>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// When doing a tiled GEMV in LLVM IR, a "tile" consists of this many vector</i></td></tr>
<tr><th id="131">131</th><td><i>  // registers.</i></td></tr>
<tr><th id="132">132</th><td>  <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="decl def" id="_ZNK3xla3cpu12DotOpEmitter19GetGemvTilingFactorEv" title='xla::cpu::DotOpEmitter::GetGemvTilingFactor' data-ref="_ZNK3xla3cpu12DotOpEmitter19GetGemvTilingFactorEv">GetGemvTilingFactor</dfn>() <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>    <em>const</em> <a class="typedef" href="../../../../core/platform/default/integral_types.h.html#tensorflow::int64" title='tensorflow::int64' data-type='long long' data-ref="tensorflow::int64">int64</a> <dfn class="local col1 decl" id="331kDefaultTilingFactor" title='kDefaultTilingFactor' data-type='const int64' data-ref="331kDefaultTilingFactor">kDefaultTilingFactor</dfn> = <var>8</var>;</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <span class="namespace">options::</span><a class="ref" href="cpu_options.h.html#_ZN3xla3cpu7options22LlvmIrGemvTilingFactorERKNS_15HloModuleConfigE" title='xla::cpu::options::LlvmIrGemvTilingFactor' data-ref="_ZN3xla3cpu7options22LlvmIrGemvTilingFactorERKNS_15HloModuleConfigE">LlvmIrGemvTilingFactor</a>(<a class="member" href="#xla::cpu::DotOpEmitter::hlo_module_config_" title='xla::cpu::DotOpEmitter::hlo_module_config_' data-ref="xla::cpu::DotOpEmitter::hlo_module_config_">hlo_module_config_</a>)</td></tr>
<tr><th id="135">135</th><td>        .<a class="ref" href="../../../../core/lib/gtl/optional.h.html#_ZNO10tensorflow3gtl8optional8value_orEOT_" title='tensorflow::gtl::optional::value_or' data-ref="_ZNO10tensorflow3gtl8optional8value_orEOT_">value_or</a>(<a class="local col1 ref" href="#331kDefaultTilingFactor" title='kDefaultTilingFactor' data-ref="331kDefaultTilingFactor">kDefaultTilingFactor</a>);</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <em>const</em> <a class="type" href="../hlo_instruction.h.html#xla::HloInstruction" title='xla::HloInstruction' data-ref="xla::HloInstruction">HloInstruction</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::dot_" title='xla::cpu::DotOpEmitter::dot_' data-ref="xla::cpu::DotOpEmitter::dot_">dot_</dfn>;</td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="xla::cpu::DotOpEmitter::transpose_lhs_" title='xla::cpu::DotOpEmitter::transpose_lhs_' data-ref="xla::cpu::DotOpEmitter::transpose_lhs_">transpose_lhs_</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="xla::cpu::DotOpEmitter::transpose_rhs_" title='xla::cpu::DotOpEmitter::transpose_rhs_' data-ref="xla::cpu::DotOpEmitter::transpose_rhs_">transpose_rhs_</dfn>;</td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::target_array_" title='xla::cpu::DotOpEmitter::target_array_' data-ref="xla::cpu::DotOpEmitter::target_array_">target_array_</dfn>;</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::lhs_array_" title='xla::cpu::DotOpEmitter::lhs_array_' data-ref="xla::cpu::DotOpEmitter::lhs_array_">lhs_array_</dfn>;</td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::rhs_array_" title='xla::cpu::DotOpEmitter::rhs_array_' data-ref="xla::cpu::DotOpEmitter::rhs_array_">rhs_array_</dfn>;</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <span class="namespace">llvm_ir::</span><a class="type" href="../llvm_ir/ir_array.h.html#xla::llvm_ir::IrArray" title='xla::llvm_ir::IrArray' data-ref="xla::llvm_ir::IrArray">IrArray</a>* <dfn class="decl" id="xla::cpu::DotOpEmitter::addend_array_" title='xla::cpu::DotOpEmitter::addend_array_' data-ref="xla::cpu::DotOpEmitter::addend_array_">addend_array_</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <span class="namespace">llvm::</span><span class='type' title='llvm::Value' data-ref="llvm::Value">Value</span>* <dfn class="decl" id="xla::cpu::DotOpEmitter::executable_run_options_value_" title='xla::cpu::DotOpEmitter::executable_run_options_value_' data-ref="xla::cpu::DotOpEmitter::executable_run_options_value_">executable_run_options_value_</dfn>;</td></tr>
<tr><th id="146">146</th><td>  <span class="namespace">llvm::</span><span class='type' title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</span>&lt;&gt;* <dfn class="decl" id="xla::cpu::DotOpEmitter::ir_builder_" title='xla::cpu::DotOpEmitter::ir_builder_' data-ref="xla::cpu::DotOpEmitter::ir_builder_">ir_builder_</dfn>;</td></tr>
<tr><th id="147">147</th><td>  <em>const</em> <a class="type" href="../hlo_module_config.h.html#xla::HloModuleConfig" title='xla::HloModuleConfig' data-ref="xla::HloModuleConfig">HloModuleConfig</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::hlo_module_config_" title='xla::cpu::DotOpEmitter::hlo_module_config_' data-ref="xla::cpu::DotOpEmitter::hlo_module_config_">hlo_module_config_</dfn>;</td></tr>
<tr><th id="148">148</th><td>  <em>const</em> <a class="type" href="target_machine_features.h.html#xla::cpu::TargetMachineFeatures" title='xla::cpu::TargetMachineFeatures' data-ref="xla::cpu::TargetMachineFeatures">TargetMachineFeatures</a>&amp; <dfn class="decl" id="xla::cpu::DotOpEmitter::target_machine_features_" title='xla::cpu::DotOpEmitter::target_machine_features_' data-ref="xla::cpu::DotOpEmitter::target_machine_features_">target_machine_features_</dfn>;</td></tr>
<tr><th id="149">149</th><td>};</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>}  <i>// namespace cpu</i></td></tr>
<tr><th id="152">152</th><td>}  <i>// namespace xla</i></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#<span data-ppcond="16">endif</span>  // TENSORFLOW_COMPILER_XLA_SERVICE_CPU_DOT_OP_EMITTER_H_</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cpu_compiler.cc.html'>tensorflow/tensorflow/compiler/xla/service/cpu/cpu_compiler.cc</a><br/>Generated on <em>2018-Aug-16</em> from project tensorflow revision <em>v1.8</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
