--	Testbench do Projeto do RISC-V
-- Thiago Cardoso e Thiago Gomes


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity testbench is
	generic(WSIZE : natural := 32);
end testbench;

architecture test of testbench is

component RiscV is

generic(WSIZE : natural := 32);

port(
	trava : in std_logic := '0';
	ender_reg : in std_logic_vector(4 downto 0);
	saida_reg : out std_logic_vector(WSIZE -1 downto 0)
);
end component;
	
signal addr, data_in, data_out, saida_reg : std_logic_vector(31 downto 0);
signal ender_reg : std_logic_vector(4 downto 0);
signal clk, we, trava : std_logic;

begin

	DUT: RiscV port map(trava => trava, ender_reg => ender_reg, saida_reg => saida_reg);

	process
	begin
		clk <= '0';
		wait for 5 ns;
		clk <= '1';
		wait for 5 ns;
	end process;

	process
	begin
		wait for 100 ns;
		
		ender_reg <= "00110";
		wait for 10 ns;
		assert not (saida_reg = x"00000004")
		report "t1 = 4"
		severity NOTE;
		wait for 10 ns;
		
		ender_reg <= "00111";
		wait for 10 ns;
		assert not (saida_reg = x"00000003")
		report "t2 = 3"
		severity NOTE;
		wait for 10 ns;
		
		ender_reg <= "11100";
		wait for 10 ns;
		assert not (saida_reg = x"0000000A")
		report "t3 = 10"
		severity NOTE;
		wait for 10 ns;
		
		ender_reg <= "11101";
		wait for 10 ns;
		assert not (saida_reg = x"00000007")
		report "t4 = 7"
		severity NOTE;
		wait for 10 ns;
		
		ender_reg <= "01011";
		wait for 10 ns;
		assert not (saida_reg = x"00000004")
		report "a1 = 4"
		severity NOTE;
		wait for 10 ns;
		
		ender_reg <= "01100";
		wait for 10 ns;
		assert not (saida_reg = x"0000000e")
		report "a2 = 14"
		severity NOTE;
		wait for 10 ns;
		
	end process;
	
end test;