// Seed: 2518103343
module module_0;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 ();
  wor id_2;
  assign id_2 = 1'b0;
endmodule
module module_2 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2
    , id_15,
    input tri1 id_3,
    input logic id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9,
    input wor id_10,
    input supply0 id_11,
    output supply0 id_12,
    output logic id_13
);
  wire id_16;
  wire id_17;
  assign id_12 = 'b0;
  module_0 modCall_1 ();
  initial id_13 <= (id_4);
endmodule
