Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Aug 01 17:05:39 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   FD<0>_IBUF
   FD<1>_IBUF
   FD<2>_IBUF
   FD<3>_IBUF
   FD<4>_IBUF
   FD<5>_IBUF
   FD<6>_IBUF
   FD<7>_IBUF
   FMODE_IBUF
   FREAD_IBUF
   FSTROBE_IBUF
   SCL_IBUF
   SDA_IBUF


