Project Information                        e:\vhdldesigns\ee231\12up2\up2b.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/20/2002 16:21:28

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


UP2B


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

up2b      EPF10K10TC144-3  18     43     0    0         0  %    487      84 %

User Pins:                 18     43     0  



Project Information                        e:\vhdldesigns\ee231\12up2\up2b.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 68: File e:\vhdldesigns\ee231\12up2\up2b.vhd: Found multiple assignments to the same signal or signal bit "state4" in a Process Statement -- only the last assignment will take effect
Warning: Line 68: File e:\vhdldesigns\ee231\12up2\up2b.vhd: Found multiple assignments to the same signal or signal bit "state3" in a Process Statement -- only the last assignment will take effect
Warning: Line 68: File e:\vhdldesigns\ee231\12up2\up2b.vhd: Found multiple assignments to the same signal or signal bit "state2" in a Process Statement -- only the last assignment will take effect
Warning: Line 68: File e:\vhdldesigns\ee231\12up2\up2b.vhd: Found multiple assignments to the same signal or signal bit "state1" in a Process Statement -- only the last assignment will take effect
Warning: Line 68: File e:\vhdldesigns\ee231\12up2\up2b.vhd: Found multiple assignments to the same signal or signal bit "state0" in a Process Statement -- only the last assignment will take effect
Warning: Flipflop 'state~15' stuck at GND


Project Information                        e:\vhdldesigns\ee231\12up2\up2b.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~17,
           state~16,
           state~14,
           state~13,
           state~12,
           state~11,
           state~10,
           state~9,
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                          resetA = B"0000000000000000", 
                           fetch = B"1100000000000000", 
                          decode = B"1000000000000000", 
                        exec_nop = B"1010000000000000", 
                       exec_load = B"1001000000000000", 
                      exec_loadi = B"1000100000000000", 
                      exec_store = B"1000010000000000", 
                     exec_store2 = B"1000001000000000", 
                     exec_store3 = B"1000000100000000", 
                        exec_add = B"1000000010000000", 
                     exec_addimm = B"1000000001000000", 
                      exec_clear = B"1000000000100000", 
                       exec_decr = B"1000000000010000", 
                       exec_jump = B"1000000000001000", 
                         exec_jz = B"1000000000000100", 
                        exec_out = B"1000000000000010", 
                       exec_out2 = B"1000000000000001"
);



Project Information                        e:\vhdldesigns\ee231\12up2\up2b.rpt

** FILE HIERARCHY **



|lpm_add_sub:696|
|lpm_add_sub:696|addcore:adder|
|lpm_add_sub:696|altshift:result_ext_latency_ffs|
|lpm_add_sub:696|altshift:carry_ext_latency_ffs|
|lpm_add_sub:696|altshift:oflow_ext_latency_ffs|
|lpm_compare:970|
|lpm_compare:970|comptree:comparator|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:970|altshift:aeb_ext_lat_ffs|
|lpm_compare:970|altshift:agb_ext_lat_ffs|
|lpm_compare:971|
|lpm_compare:971|comptree:comparator|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:971|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:971|altshift:aeb_ext_lat_ffs|
|lpm_compare:971|altshift:agb_ext_lat_ffs|
|lpm_add_sub:1386|
|lpm_add_sub:1386|addcore:adder|
|lpm_add_sub:1386|altshift:result_ext_latency_ffs|
|lpm_add_sub:1386|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1386|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1547|
|lpm_add_sub:1547|addcore:adder|
|lpm_add_sub:1547|altshift:result_ext_latency_ffs|
|lpm_add_sub:1547|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1547|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1724|
|lpm_add_sub:1724|addcore:adder|
|lpm_add_sub:1724|altshift:result_ext_latency_ffs|
|lpm_add_sub:1724|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1724|altshift:oflow_ext_latency_ffs|


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

***** Logic for device 'up2b' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** ERROR SUMMARY **

Info: Chip 'up2b' in device 'EPF10K10TC144-3' has less than 20% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                d   d d                                                                  
                a   a a           d             d     d d                                
                t R t t R   R R R a   R R R R   a   d a a     R R R R R d   R R R R R R  
                a E a a E   E E E t   E E E E   t   a t t     E E E E E a   E E E E E E  
                _ S _ _ S   S S S a   S S S S   a G t a a V o S S S S S t   S S S S S S  
                o E o o E G E E E _ V E E E E G _ N a _ _ C u E E E E E a V E E E E E E  
                u R u u R N R R R o C R R R R N o D _ i i C t R R R R R _ C R R R R R R  
                t V t t V D V V V u C V V V V D u I i n n I _ V V V V V i C V V V V V V  
                1 E 1 1 E I E E E t I E E E E I t N n 1 1 N w E E E E E n I E E E E E E  
                5 D 3 0 D O D D D 9 O D D D D O 5 T 9 0 1 T r D D D D D 7 O D D D D D D  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GNDIO 
    VCCINT |  6                                                                         103 | GNDINT 
     addr5 |  7                                                                         102 | addr6 
 data_out2 |  8                                                                         101 | data_out6 
   outbus7 |  9                                                                         100 | data_in6 
  outbus15 | 10                                                                          99 | outbus1 
  outbus14 | 11                                                                          98 | addr7 
 data_out7 | 12                                                                          97 | outbus5 
  outbus12 | 13                                                                          96 | data_out4 
   outbus4 | 14                                                                          95 | data_in5 
     GNDIO | 15                                                                          94 | VCCIO 
    GNDINT | 16                                                                          93 | VCCINT 
data_out14 | 17                                                                          92 | data_out0 
  outbus11 | 18                                                                          91 | data_out8 
data_out11 | 19                             EPF10K10TC144-3                              90 | outbus0 
 data_in15 | 20                                                                          89 | outbus8 
  outbus10 | 21                                                                          88 | data_out1 
data_out12 | 22                                                                          87 | data_in12 
   outbus9 | 23                                                                          86 | data_in14 
     VCCIO | 24                                                                          85 | GNDIO 
    VCCINT | 25                                                                          84 | GNDINT 
  RESERVED | 26                                                                          83 | addr4 
  data_in0 | 27                                                                          82 | data_out3 
  RESERVED | 28                                                                          81 | outbus2 
  data_in4 | 29                                                                          80 | addr3 
  data_in3 | 30                                                                          79 | addr2 
     addr0 | 31                                                                          78 | outbus3 
  data_in2 | 32                                                                          77 | ^MSEL0 
     addr1 | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | data_in8 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                o R R G o d R R V R R R R G w V V r c d G G R r V R R R R G R R R R V R  
                u E E N u a E E C E E E E N r C C e l a N N E d C E E E E N E E E E C E  
                t S S D t t S S C S S S S D   C C s o t D D S y C S S S S D S S S S C S  
                b E E I b a E E I E E E E I   I I e c a I I E   I E E E E I E E E E I E  
                u R R O u _ R R O R R R R O   N N t k _ N N R   O R R R R O R R R R O R  
                s V V   s i V V   V V V V     T T     i T T V     V V V V   V V V V   V  
                1 E E   6 n E E   E E E E             n     E     E E E E   E E E E   E  
                3 D D     1 D D   D D D D             1     D     D D D D   D D D D   D  
                                                      3                                  
                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      11/22( 50%)   
A2       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
A3       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/22( 59%)   
A4       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      17/22( 77%)   
A5       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
A6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
A7       7/ 8( 87%)   5/ 8( 62%)   5/ 8( 62%)    1/2    1/2       9/22( 40%)   
A8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
A9       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      13/22( 59%)   
A10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
A11      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
A12      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      12/22( 54%)   
A14      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
A15      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      12/22( 54%)   
A16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
A18      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
A19      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   
A20      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
A22      2/ 8( 25%)   3/ 8( 37%)   2/ 8( 25%)    1/2    1/2       2/22(  9%)   
A23      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      15/22( 68%)   
A24      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
B3       8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2      15/22( 68%)   
B6       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/22( 40%)   
B9       8/ 8(100%)   7/ 8( 87%)   8/ 8(100%)    1/2    1/2       5/22( 22%)   
B10      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      10/22( 45%)   
B11      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    1/2      12/22( 54%)   
B13      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      13/22( 59%)   
B14      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      12/22( 54%)   
B15      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    1/2      12/22( 54%)   
B16      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/22( 59%)   
B17      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      14/22( 63%)   
B18      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
B19      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      14/22( 63%)   
B20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
B21      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/22( 63%)   
B22      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/22( 63%)   
B23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      12/22( 54%)   
B24      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/22( 59%)   
C1       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
C2       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/22( 50%)   
C3       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
C4       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
C5       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
C6       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
C7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/22( 68%)   
C8       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/22( 50%)   
C9       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
C10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
C11      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      16/22( 72%)   
C12      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
C13      7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
C14      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      12/22( 54%)   
C15      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
C16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
C17      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
C18      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      17/22( 77%)   
C19      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      13/22( 59%)   
C20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
C21      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       9/22( 40%)   
C22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      17/22( 77%)   
C23      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    1/2      11/22( 50%)   
C24      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            55/96     ( 57%)
Total logic cells used:                        487/576    ( 84%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.49/4    ( 87%)
Total fan-in:                                1703/2304    ( 73%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     43
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    487
Total flipflops required:                       91
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                       283/ 576   ( 49%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   8   8   8   8   8   7   8   8   8   8   8   0   0   8   8   8   0   8   8   7   0   2   8   8    160/0  
 B:      0   0   8   0   0   8   0   0   8   8   8   0   0   8   8   8   8   8   8   8   8   8   8   8   8    136/0  
 C:      8   8   8   8   8   8   8   8   8   8   8   8   0   7   8   8   8   8   8   8   8   8   8   8   8    191/0  

Total:  16  16  24  16  16  24  15  16  24  24  24  16   0  15  24  24  24  16  24  24  23  16  18  24  24    487/0  



Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  55      -     -    -    --      INPUT  G             0    0    0    0  clock
  27      -     -    C    --      INPUT                0    0    0    6  data_in0
  42      -     -    -    19      INPUT                0    0    0    5  data_in1
  32      -     -    C    --      INPUT                0    0    0    5  data_in2
  30      -     -    C    --      INPUT                0    0    0    5  data_in3
  29      -     -    C    --      INPUT                0    0    0    5  data_in4
  95      -     -    A    --      INPUT                0    0    0    5  data_in5
 100      -     -    A    --      INPUT                0    0    0    5  data_in6
 116      -     -    -    05      INPUT                0    0    0    5  data_in7
  73      -     -    -    02      INPUT                0    0    0   13  data_in8
 126      -     -    -    --      INPUT                0    0    0   13  data_in9
 125      -     -    -    --      INPUT                0    0    0   13  data_in10
 124      -     -    -    --      INPUT                0    0    0    6  data_in11
  87      -     -    B    --      INPUT                0    0    0    4  data_in12
  56      -     -    -    --      INPUT                0    0    0    4  data_in13
  86      -     -    B    --      INPUT                0    0    0    4  data_in14
  20      -     -    B    --      INPUT                0    0    0    3  data_in15
  54      -     -    -    --      INPUT  G             0    0    0    1  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  31      -     -    C    --     OUTPUT                0    1    0    0  addr0
  33      -     -    C    --     OUTPUT                0    1    0    0  addr1
  79      -     -    C    --     OUTPUT                0    1    0    0  addr2
  80      -     -    C    --     OUTPUT                0    1    0    0  addr3
  83      -     -    C    --     OUTPUT                0    1    0    0  addr4
   7      -     -    A    --     OUTPUT                0    1    0    0  addr5
 102      -     -    A    --     OUTPUT                0    1    0    0  addr6
  98      -     -    A    --     OUTPUT                0    1    0    0  addr7
  92      -     -    B    --     OUTPUT                0    1    0    0  data_out0
  88      -     -    B    --     OUTPUT                0    1    0    0  data_out1
   8      -     -    A    --     OUTPUT                0    1    0    0  data_out2
  82      -     -    C    --     OUTPUT                0    1    0    0  data_out3
  96      -     -    A    --     OUTPUT                0    1    0    0  data_out4
 128      -     -    -    13     OUTPUT                0    1    0    0  data_out5
 101      -     -    A    --     OUTPUT                0    1    0    0  data_out6
  12      -     -    A    --     OUTPUT                0    1    0    0  data_out7
  91      -     -    B    --     OUTPUT                0    1    0    0  data_out8
 135      -     -    -    18     OUTPUT                0    1    0    0  data_out9
 141      -     -    -    22     OUTPUT                0    1    0    0  data_out10
  19      -     -    B    --     OUTPUT                0    1    0    0  data_out11
  22      -     -    B    --     OUTPUT                0    1    0    0  data_out12
 142      -     -    -    23     OUTPUT                0    1    0    0  data_out13
  17      -     -    B    --     OUTPUT                0    1    0    0  data_out14
 144      -     -    -    24     OUTPUT                0    1    0    0  data_out15
  90      -     -    B    --     OUTPUT                0    1    0    0  outbus0
  99      -     -    A    --     OUTPUT                0    1    0    0  outbus1
  81      -     -    C    --     OUTPUT                0    1    0    0  outbus2
  78      -     -    C    --     OUTPUT                0    1    0    0  outbus3
  14      -     -    A    --     OUTPUT                0    1    0    0  outbus4
  97      -     -    A    --     OUTPUT                0    1    0    0  outbus5
  41      -     -    -    20     OUTPUT                0    1    0    0  outbus6
   9      -     -    A    --     OUTPUT                0    1    0    0  outbus7
  89      -     -    B    --     OUTPUT                0    1    0    0  outbus8
  23      -     -    B    --     OUTPUT                0    1    0    0  outbus9
  21      -     -    B    --     OUTPUT                0    1    0    0  outbus10
  18      -     -    B    --     OUTPUT                0    1    0    0  outbus11
  13      -     -    A    --     OUTPUT                0    1    0    0  outbus12
  37      -     -    -    23     OUTPUT                0    1    0    0  outbus13
  11      -     -    A    --     OUTPUT                0    1    0    0  outbus14
  10      -     -    A    --     OUTPUT                0    1    0    0  outbus15
 122      -     -    -    12     OUTPUT                0    1    0    0  out_wr
  60      -     -    -    12     OUTPUT                0    1    0    0  rdy
  51      -     -    -    13     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      6     -    C    02       AND2                0    2    0    1  |LPM_ADD_SUB:696|addcore:adder|:121
   -      5     -    C    02       AND2                0    3    0    4  |LPM_ADD_SUB:696|addcore:adder|:125
   -      7     -    C    09       AND2                0    2    0    1  |LPM_ADD_SUB:696|addcore:adder|:129
   -      6     -    C    11       AND2                0    3    0    1  |LPM_ADD_SUB:696|addcore:adder|:133
   -      1     -    C    09       AND2                0    4    0    2  |LPM_ADD_SUB:696|addcore:adder|:137
   -      7     -    C    13        OR2                2    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry1
   -      3     -    C    24        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry2
   -      8     -    C    14        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry3
   -      7     -    C    14        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry4
   -      1     -    A    16        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry5
   -      2     -    A    16        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry6
   -      8     -    A    12        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry7
   -      1     -    A    03        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry8
   -      5     -    B    10        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry9
   -      1     -    B    20        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry10
   -      3     -    B    15        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry11
   -      4     -    B    15        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry12
   -      1     -    B    19        OR2                1    2    0    2  |LPM_ADD_SUB:1386|addcore:adder|pcarry13
   -      2     -    B    19        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|pcarry14
   -      4     -    C    13        OR2    s           2    1    0    1  |LPM_ADD_SUB:1386|addcore:adder|~178~1
   -      2     -    C    24        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:179
   -      2     -    C    14        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:180
   -      4     -    C    14        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:181
   -      5     -    A    15        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:182
   -      3     -    A    16        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:183
   -      6     -    A    12        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:184
   -      2     -    A    03        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:185
   -      3     -    B    10        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:186
   -      2     -    B    20        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:187
   -      3     -    B    14        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:188
   -      5     -    B    15        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:189
   -      3     -    B    23        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:190
   -      3     -    B    19        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:191
   -      2     -    B    13        OR2                1    2    0    1  |LPM_ADD_SUB:1386|addcore:adder|:192
   -      8     -    C    21        OR2                0    4    0    2  |LPM_ADD_SUB:1547|addcore:adder|pcarry1
   -      1     -    C    23        OR2                0    3    0    2  |LPM_ADD_SUB:1547|addcore:adder|pcarry2
   -      4     -    C    23        OR2                0    3    0    2  |LPM_ADD_SUB:1547|addcore:adder|pcarry3
   -      2     -    C    19        OR2                0    3    0    2  |LPM_ADD_SUB:1547|addcore:adder|pcarry4
   -      6     -    A    15        OR2                0    3    0    2  |LPM_ADD_SUB:1547|addcore:adder|pcarry5
   -      1     -    A    01        OR2                0    3    0    3  |LPM_ADD_SUB:1547|addcore:adder|pcarry6
   -      4     -    A    01        OR2                0    4    0    3  |LPM_ADD_SUB:1547|addcore:adder|:131
   -      5     -    B    22       AND2                0    3    0    3  |LPM_ADD_SUB:1547|addcore:adder|:139
   -      5     -    B    17       AND2                0    3    0    3  |LPM_ADD_SUB:1547|addcore:adder|:147
   -      6     -    A    01        OR2                0    4    0    1  |LPM_ADD_SUB:1547|addcore:adder|:170
   -      1     -    B    22        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:172
   -      1     -    B    17        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:174
   -      2     -    B    18        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:176
   -      4     -    B    13        OR2                0    4    0    1  |LPM_ADD_SUB:1547|addcore:adder|:177
   -      4     -    C    21        OR2                0    4    0    1  |LPM_ADD_SUB:1547|addcore:adder|:178
   -      7     -    C    21        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:179
   -      5     -    C    23        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:180
   -      4     -    C    19        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:181
   -      1     -    A    15        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:182
   -      2     -    A    01        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:183
   -      1     -    A    12        OR2                0    3    0    1  |LPM_ADD_SUB:1547|addcore:adder|:184
   -      5     -    C    21        OR2                0    2    0    1  |LPM_ADD_SUB:1724|addcore:adder|pcarry1
   -      6     -    C    23        OR2                0    3    0    1  |LPM_ADD_SUB:1724|addcore:adder|pcarry2
   -      2     -    C    23        OR2                0    4    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry3
   -      1     -    C    19        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry4
   -      7     -    A    15        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry5
   -      2     -    A    07        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry6
   -      4     -    A    12        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry7
   -      1     -    B    10        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry8
   -      2     -    B    10        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry9
   -      2     -    B    14        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry10
   -      1     -    B    14        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry11
   -      1     -    B    23        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry12
   -      2     -    B    23        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry13
   -      1     -    B    13        OR2                0    2    0    2  |LPM_ADD_SUB:1724|addcore:adder|pcarry14
   -      2     -    B    09       AND2        !       2    0    0    1  |LPM_COMPARE:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|:47
   -      4     -    B    03        OR2        !       2    2    0    1  |LPM_COMPARE:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      1     -    A    22       SOFT    s   !       1    0    0   74  reset~1
   -      5     -    B    11       DFFE   +            0    1    0    2  state~1
   -      1     -    B    09       DFFE   +            2    1    0   26  state~2
   -      3     -    A    07       DFFE   +            0    2    0   26  state~3
   -      8     -    A    07       DFFE   +            2    1    0   27  state~4
   -      4     -    B    09       DFFE   +            3    1    0   33  state~5
   -      5     -    B    09       DFFE   +            3    1    0   32  state~6
   -      6     -    A    07       DFFE   +            1    2    0   36  state~7
   -      7     -    B    09       DFFE   +            3    1    0   33  state~8
   -      2     -    A    22       DFFE   +            0    1    0   33  state~9
   -      8     -    C    23       DFFE   +            0    1    0   35  state~10
   -      8     -    B    09       DFFE   +            3    1    0   52  state~11
   -      6     -    B    09       DFFE   +            3    1    0   35  state~12
   -      5     -    A    07       DFFE   +            1    3    0   34  state~13
   -      3     -    B    09       DFFE   +            3    1    0   34  state~14
   -      1     -    B    11       DFFE   +            0    3    0   52  state~16
   -      3     -    C    17        OR2    s   !       0    4    0   18  state~17~2
   -      6     -    B    06       AND2    s           0    4    0    1  state~17~3
   -      8     -    B    11       AND2    s           0    4    0    1  state~17~4
   -      5     -    A    24       AND2    s           0    4    0    1  state~17~5
   -      7     -    C    08       AND2    s           0    4    0    1  state~17~6
   -      6     -    A    24       AND2    s           0    4    0    1  state~17~7
   -      4     -    A    14       AND2    s           0    4    0    1  state~17~8
   -      7     -    A    19       AND2    s           0    4    0    1  state~17~9
   -      7     -    A    14       AND2    s           0    4    0    1  state~17~10
   -      7     -    B    06       AND2    s           0    4    0    1  state~17~11
   -      6     -    B    18       AND2    s           0    4    0    1  state~17~12
   -      6     -    B    22       AND2    s           0    4    0    1  state~17~13
   -      8     -    B    16       AND2    s           0    4    0    1  state~17~14
   -      8     -    B    17       AND2    s           0    4    0    1  state~17~15
   -      8     -    B    24       AND2    s           0    4    0    1  state~17~16
   -      7     -    B    18       AND2    s           0    4    0    1  state~17~17
   -      8     -    A    24       AND2    s           0    4    0    1  state~17~18
   -      1     -    B    15       DFFE   +            0    0    0   78  state~17
   -      3     -    A    24       DFFE   +            0    3    1    0  :3
   -      1     -    B    18       DFFE   +            0    3    1    0  :5
   -      5     -    B    24       DFFE   +            0    3    1    0  :7
   -      6     -    B    17       DFFE   +            0    3    1    0  :9
   -      2     -    B    16       DFFE   +            0    3    1    0  :11
   -      3     -    B    22       DFFE   +            0    3    1    0  :13
   -      5     -    B    18       DFFE   +            0    3    1    0  :15
   -      2     -    B    06       DFFE   +            0    3    1    0  :17
   -      6     -    A    14       DFFE   +            0    3    1    0  :19
   -      2     -    A    19       DFFE   +            0    3    1    0  :21
   -      5     -    A    14       DFFE   +            0    3    1    0  :23
   -      7     -    A    24       DFFE   +            0    3    1    0  :25
   -      2     -    C    08       DFFE   +            0    3    1    0  :27
   -      1     -    A    24       DFFE   +            0    3    1    0  :29
   -      6     -    B    11       DFFE   +            0    3    1    0  :31
   -      1     -    B    06       DFFE   +            0    3    1    0  :33
   -      4     -    A    24       DFFE   +            0    3    1    1  :35
   -      8     -    A    18       DFFE   +            0    3    1    1  :37
   -      2     -    B    24       DFFE   +            0    3    1    1  :39
   -      7     -    A    18       DFFE   +            0    3    1    1  :41
   -      1     -    B    16       DFFE   +            0    3    1    1  :43
   -      8     -    B    22       DFFE   +            0    3    1    1  :45
   -      7     -    B    21       DFFE   +            0    3    1    1  :47
   -      8     -    B    06       DFFE   +            0    3    1    1  :49
   -      2     -    A    18       DFFE   +            0    3    1    1  :51
   -      5     -    A    19       DFFE   +            0    3    1    1  :53
   -      6     -    A    18       DFFE   +            0    3    1    1  :55
   -      8     -    A    14       DFFE   +            0    3    1    1  :57
   -      6     -    C    08       DFFE   +            0    3    1    1  :59
   -      3     -    C    08       DFFE   +            0    3    1    1  :61
   -      4     -    A    19       DFFE   +            0    3    1    1  :63
   -      4     -    B    06       DFFE   +            0    3    1    1  :65
   -      2     -    B    11       DFFE   +            0    3    1    1  :67
   -      3     -    B    11       DFFE   +            0    1    1    0  :93
   -      3     -    A    14       DFFE   +            0    3    1    1  :95
   -      1     -    A    08       DFFE   +            0    4    0   14  PC7 (:97)
   -      5     -    A    08       DFFE   +            0    3    0   14  PC6 (:98)
   -      5     -    C    11       DFFE   +            0    3    0   14  PC5 (:99)
   -      3     -    C    09       DFFE   +            0    3    0   15  PC4 (:100)
   -      1     -    C    02       DFFE   +            0    3    0   16  PC3 (:101)
   -      2     -    C    02       DFFE   +            0    3    0   14  PC2 (:102)
   -      2     -    C    17       DFFE   +            0    3    0   15  PC1 (:103)
   -      1     -    C    17       DFFE   +            0    3    0   16  PC0 (:104)
   -      8     -    A    04       DFFE   +            0    3    1    2  MAR7 (:105)
   -      1     -    A    05       DFFE   +            0    3    1    2  MAR6 (:106)
   -      1     -    A    02       DFFE   +            0    3    1    2  MAR5 (:107)
   -      1     -    C    01       DFFE   +            0    3    1    2  MAR4 (:108)
   -      4     -    C    04       DFFE   +            0    3    1    2  MAR3 (:109)
   -      5     -    C    05       DFFE   +            0    3    1    2  MAR2 (:110)
   -      7     -    C    18       DFFE   +            0    3    1    2  MAR1 (:111)
   -      6     -    C    22       DFFE   +            0    3    1    2  MAR0 (:112)
   -      1     -    B    03       DFFE   +            0    3    0    9  AC15 (:113)
   -      8     -    A    19       DFFE   +            0    3    0   11  AC14 (:114)
   -      4     -    B    24       DFFE   +            0    3    0   12  AC13 (:115)
   -      2     -    B    17       DFFE   +            0    3    0   11  AC12 (:116)
   -      5     -    B    16       DFFE   +            0    3    0   12  AC11 (:117)
   -      8     -    B    20       DFFE   +            0    3    0   11  AC10 (:118)
   -      6     -    B    21       DFFE   +            0    3    0   12  AC9 (:119)
   -      4     -    A    03       DFFE   +            0    3    0   11  AC8 (:120)
   -      3     -    A    11       DFFE   +            0    3    0   13  AC7 (:121)
   -      3     -    A    19       DFFE   +            0    3    0   12  AC6 (:122)
   -      1     -    A    20       DFFE   +            0    3    0   12  AC5 (:123)
   -      4     -    B    21       DFFE   +            0    3    0   12  AC4 (:124)
   -      8     -    C    08       DFFE   +            0    3    0   12  AC3 (:125)
   -      1     -    C    24       DFFE   +            0    3    0   13  AC2 (:126)
   -      6     -    A    23       DFFE   +            0    3    0   14  AC1 (:127)
   -      1     -    C    07       DFFE   +            0    3    0   17  AC0 (:128)
   -      4     -    A    11       DFFE   +            0    3    0    5  IR7 (:137)
   -      4     -    A    23       DFFE   +            0    3    0    7  IR6 (:138)
   -      4     -    A    20       DFFE   +            0    3    0    7  IR5 (:139)
   -      5     -    C    15       DFFE   +            0    3    0    7  IR4 (:140)
   -      2     -    C    06       DFFE   +            0    3    0    7  IR3 (:141)
   -      7     -    C    06       DFFE   +            0    3    0    7  IR2 (:142)
   -      6     -    C    15       DFFE   +            0    3    0    7  IR1 (:143)
   -      6     -    C    13       DFFE   +            0    3    0    5  IR0 (:144)
   -      3     -    B    13        OR2        !       0    2    0   14  :1942
   -      8     -    B    18        OR2    s           0    3    0   16  ~3200~1
   -      2     -    A    11       AND2                0    2    0    3  :3624
   -      1     -    A    11        OR2    s           1    3    0    1  ~3659~1
   -      5     -    A    11       AND2    s           0    2    0    1  ~3659~2
   -      1     -    A    23       AND2    s           0    4    0    1  ~3675~1
   -      2     -    A    23        OR2    s           1    3    0    1  ~3710~1
   -      2     -    A    20       AND2    s           0    4    0    1  ~3726~1
   -      3     -    A    20        OR2    s           1    3    0    1  ~3761~1
   -      3     -    C    15       AND2    s           0    4    0    1  ~3777~1
   -      4     -    C    15        OR2    s           1    3    0    1  ~3812~1
   -      6     -    C    06       AND2    s           0    4    0    1  ~3828~1
   -      8     -    C    06        OR2    s           1    3    0    1  ~3863~1
   -      4     -    C    06       AND2    s           0    4    0    1  ~3879~1
   -      5     -    C    06        OR2    s           1    3    0    1  ~3914~1
   -      1     -    C    15       AND2    s           0    4    0    1  ~3930~1
   -      2     -    C    15        OR2    s           1    3    0    1  ~3965~1
   -      8     -    C    13       AND2                0    2    0    3  :3981
   -      3     -    C    06        OR2    s           0    4    0    8  ~4016~1
   -      1     -    C    13        OR2    s           1    3    0    1  ~4016~2
   -      3     -    C    13       AND2    s           0    2    0    1  ~4016~3
   -      1     -    A    10        OR2                0    4    0    2  :4029
   -      3     -    A    10        OR2                0    4    0    1  :4033
   -      4     -    A    10        OR2    s           0    4    0    1  ~4034~1
   -      6     -    A    10        OR2    s           0    4    0    1  ~4040~1
   -      7     -    A    10        OR2    s           0    4    0    1  ~4046~1
   -      5     -    A    10        OR2    s           0    4    0    1  ~4052~1
   -      6     -    A    08        OR2    s           0    4    0    1  ~4058~1
   -      8     -    A    08        OR2                0    4    0    1  :4065
   -      7     -    A    08        OR2                0    4    0    1  :4066
   -      1     -    A    06        OR2    s           0    4    0    1  ~4079~1
   -      6     -    A    06        OR2                0    4    0    1  :4080
   -      2     -    A    06        OR2    s           0    3    0    1  ~4082~1
   -      3     -    A    06        OR2    s           0    4    0    1  ~4088~1
   -      5     -    A    06        OR2    s           0    4    0    1  ~4094~1
   -      8     -    A    06        OR2    s           0    4    0    1  ~4100~1
   -      2     -    A    08        OR2    s           0    4    0    1  ~4106~1
   -      3     -    A    08        OR2    s           0    4    0    1  ~4112~1
   -      4     -    A    08        OR2    s           0    4    0    1  ~4115~1
   -      3     -    A    09        OR2    s           0    4    0    1  ~4130~1
   -      7     -    A    09        OR2                0    4    0    1  :4131
   -      4     -    A    09        OR2    s           0    3    0    1  ~4133~1
   -      5     -    A    09        OR2    s           0    4    0    1  ~4139~1
   -      6     -    A    09        OR2    s           0    4    0    1  ~4145~1
   -      1     -    A    09        OR2    s           0    4    0    1  ~4151~1
   -      3     -    C    11        OR2    s           0    4    0    1  ~4157~1
   -      4     -    C    11        OR2    s           0    4    0    1  ~4163~1
   -      7     -    C    11        OR2    s           0    4    0    1  ~4166~1
   -      1     -    C    03        OR2    s           0    4    0    1  ~4181~1
   -      7     -    C    03        OR2                0    4    0    1  :4182
   -      2     -    C    03        OR2    s           0    3    0    1  ~4184~1
   -      3     -    C    03        OR2    s           0    4    0    1  ~4190~1
   -      6     -    C    03        OR2    s           0    4    0    1  ~4196~1
   -      5     -    C    03        OR2    s           0    4    0    1  ~4202~1
   -      5     -    C    09        OR2    s           0    4    0    1  ~4208~1
   -      6     -    C    09        OR2    s           0    4    0    1  ~4214~1
   -      8     -    C    09        OR2    s           0    4    0    1  ~4217~1
   -      2     -    C    12        OR2    s           0    4    0    1  ~4232~1
   -      6     -    C    12        OR2                0    4    0    1  :4233
   -      3     -    C    12        OR2    s           0    3    0    1  ~4235~1
   -      4     -    C    12        OR2    s           0    4    0    1  ~4241~1
   -      5     -    C    12        OR2    s           0    4    0    1  ~4247~1
   -      8     -    C    12        OR2    s           0    4    0    1  ~4253~1
   -      4     -    C    09        OR2    s           0    4    0    1  ~4259~1
   -      2     -    C    09        OR2    s           0    4    0    1  ~4265~1
   -      8     -    C    02        OR2    s           0    4    0    1  ~4268~1
   -      1     -    C    10        OR2    s           0    4    0    1  ~4283~1
   -      6     -    C    10        OR2                0    4    0    1  :4284
   -      2     -    C    10        OR2    s           0    3    0    1  ~4286~1
   -      3     -    C    10        OR2    s           0    4    0    1  ~4292~1
   -      4     -    C    10        OR2    s           0    4    0    1  ~4298~1
   -      5     -    C    10        OR2    s           0    4    0    1  ~4304~1
   -      3     -    C    02        OR2    s           0    4    0    1  ~4310~1
   -      4     -    C    02        OR2    s           0    4    0    1  ~4316~1
   -      7     -    C    02        OR2    s           0    4    0    1  ~4319~1
   -      2     -    C    16        OR2    s           0    4    0    1  ~4334~1
   -      6     -    C    16        OR2                0    4    0    1  :4335
   -      3     -    C    16        OR2    s           0    3    0    1  ~4337~1
   -      4     -    C    16        OR2    s           0    4    0    1  ~4343~1
   -      5     -    C    16        OR2    s           0    4    0    1  ~4349~1
   -      1     -    C    16        OR2    s           0    4    0    1  ~4355~1
   -      6     -    C    17        OR2    s           0    4    0    1  ~4361~1
   -      7     -    C    17        OR2    s           0    4    0    1  ~4367~1
   -      8     -    C    17        OR2    s           0    4    0    1  ~4370~1
   -      2     -    C    20        OR2                0    4    0    2  :4386
   -      3     -    C    20        OR2                0    4    0    1  :4390
   -      4     -    C    20        OR2    s           0    4    0    1  ~4391~1
   -      6     -    C    20        OR2    s           0    4    0    1  ~4397~1
   -      7     -    C    20        OR2    s           0    4    0    1  ~4403~1
   -      5     -    C    20        OR2    s           0    4    0    1  ~4409~1
   -      4     -    C    17        OR2    s           0    4    0    1  ~4415~1
   -      5     -    C    17        OR2    s           0    4    0    1  ~4421~1
   -      1     -    A    04        OR2    s           0    3    0    1  ~4433~1
   -      8     -    A    10        OR2                0    4    0    1  :4441
   -      2     -    A    10        OR2    s           0    4    0    1  ~4442~1
   -      2     -    A    04        OR2    s           0    4    0    1  ~4448~1
   -      3     -    A    04        OR2    s           0    4    0    1  ~4454~1
   -      4     -    A    04        OR2    s           0    4    0    1  ~4460~1
   -      5     -    A    04        OR2    s           0    3    0    1  ~4463~1
   -      6     -    A    04        OR2    s           0    4    0    1  ~4469~1
   -      7     -    A    04        OR2    s           1    2    0    1  ~4472~1
   -      7     -    A    06        OR2                0    4    0    1  :4489
   -      4     -    A    06        OR2    s           0    4    0    1  ~4490~1
   -      2     -    A    05        OR2    s           0    3    0    1  ~4493~1
   -      3     -    A    05        OR2    s           0    4    0    1  ~4499~1
   -      4     -    A    05        OR2    s           0    4    0    1  ~4505~1
   -      5     -    A    05        OR2    s           0    4    0    1  ~4511~1
   -      6     -    A    05        OR2    s           0    3    0    1  ~4514~1
   -      7     -    A    05        OR2    s           0    4    0    1  ~4520~1
   -      8     -    A    05        OR2    s           1    2    0    1  ~4523~1
   -      8     -    A    09        OR2                0    4    0    1  :4540
   -      2     -    A    09        OR2    s           0    4    0    1  ~4541~1
   -      2     -    A    02        OR2    s           0    3    0    1  ~4544~1
   -      3     -    A    02        OR2    s           0    4    0    1  ~4550~1
   -      4     -    A    02        OR2    s           0    4    0    1  ~4556~1
   -      5     -    A    02        OR2    s           0    4    0    1  ~4562~1
   -      6     -    A    02        OR2    s           0    3    0    1  ~4565~1
   -      7     -    A    02        OR2    s           0    4    0    1  ~4571~1
   -      8     -    A    02        OR2    s           1    2    0    1  ~4574~1
   -      8     -    C    03        OR2                0    4    0    1  :4591
   -      4     -    C    03        OR2    s           0    4    0    1  ~4592~1
   -      2     -    C    01        OR2    s           0    3    0    1  ~4595~1
   -      3     -    C    01        OR2    s           0    4    0    1  ~4601~1
   -      4     -    C    01        OR2    s           0    4    0    1  ~4607~1
   -      5     -    C    01        OR2    s           0    4    0    1  ~4613~1
   -      6     -    C    01        OR2    s           0    3    0    1  ~4616~1
   -      7     -    C    01        OR2    s           0    4    0    1  ~4622~1
   -      8     -    C    01        OR2    s           1    2    0    1  ~4625~1
   -      7     -    C    12        OR2                0    4    0    1  :4642
   -      1     -    C    12        OR2    s           0    4    0    1  ~4643~1
   -      1     -    C    04        OR2    s           0    3    0    1  ~4646~1
   -      2     -    C    04        OR2    s           0    4    0    1  ~4652~1
   -      3     -    C    04        OR2    s           0    4    0    1  ~4658~1
   -      5     -    C    04        OR2    s           0    4    0    1  ~4664~1
   -      6     -    C    04        OR2    s           0    3    0    1  ~4667~1
   -      7     -    C    04        OR2    s           0    4    0    1  ~4673~1
   -      8     -    C    04        OR2    s           1    2    0    1  ~4676~1
   -      7     -    C    10        OR2                0    4    0    1  :4693
   -      8     -    C    10        OR2    s           0    4    0    1  ~4694~1
   -      1     -    C    05        OR2    s           0    3    0    1  ~4697~1
   -      2     -    C    05        OR2    s           0    4    0    1  ~4703~1
   -      3     -    C    05        OR2    s           0    4    0    1  ~4709~1
   -      4     -    C    05        OR2    s           0    4    0    1  ~4715~1
   -      6     -    C    05        OR2    s           0    3    0    1  ~4718~1
   -      7     -    C    05        OR2    s           0    4    0    1  ~4724~1
   -      8     -    C    05        OR2    s           1    2    0    1  ~4727~1
   -      7     -    C    16        OR2                0    4    0    1  :4744
   -      8     -    C    16        OR2    s           0    4    0    1  ~4745~1
   -      1     -    C    18        OR2    s           0    3    0    1  ~4748~1
   -      2     -    C    18        OR2    s           0    4    0    1  ~4754~1
   -      3     -    C    18        OR2    s           0    4    0    1  ~4760~1
   -      4     -    C    18        OR2    s           0    4    0    1  ~4766~1
   -      5     -    C    18        OR2    s           0    3    0    1  ~4769~1
   -      6     -    C    18        OR2    s           0    4    0    1  ~4775~1
   -      8     -    C    18        OR2    s           1    2    0    1  ~4778~1
   -      5     -    C    22        OR2    s           0    3    0    1  ~4790~1
   -      8     -    C    20        OR2                0    4    0    1  :4798
   -      1     -    C    20        OR2    s           0    4    0    1  ~4799~1
   -      1     -    C    22        OR2    s           0    4    0    1  ~4805~1
   -      2     -    C    22        OR2    s           0    4    0    1  ~4811~1
   -      3     -    C    22        OR2    s           0    4    0    1  ~4817~1
   -      4     -    C    22        OR2    s           0    3    0    1  ~4820~1
   -      7     -    C    22        OR2    s           0    4    0    1  ~4826~1
   -      8     -    C    22        OR2    s           1    2    0    1  ~4829~1
   -      5     -    B    13        OR2    s           0    3    0    1  ~4850~1
   -      6     -    B    13        OR2                0    4    0    1  :4856
   -      8     -    B    13        OR2    s           0    3    0    1  ~4859~1
   -      7     -    B    13        OR2    s           0    4    0    1  ~4865~1
   -      6     -    B    03        OR2    s           0    4    0    1  ~4871~1
   -      7     -    B    03        OR2    s           1    2    0    1  ~4874~1
   -      8     -    B    03        OR2    s           0    4    0    1  ~4880~1
   -      3     -    B    18        OR2    s           0    3    0    1  ~4901~1
   -      4     -    B    18        OR2                0    4    0    1  :4907
   -      5     -    B    19        OR2    s           0    3    0    1  ~4910~1
   -      6     -    B    19        OR2    s           0    4    0    1  ~4916~1
   -      7     -    B    19        OR2    s           0    4    0    1  ~4922~1
   -      8     -    B    19        OR2    s           1    2    0    1  ~4925~1
   -      4     -    B    19        OR2    s           0    4    0    1  ~4931~1
   -      5     -    B    23        OR2    s           0    3    0    1  ~4952~1
   -      6     -    B    23        OR2                0    4    0    1  :4958
   -      4     -    B    23        OR2                0    3    0    1  :4959
   -      8     -    B    23        OR2    s           0    3    0    1  ~4961~1
   -      7     -    B    23        OR2    s           0    4    0    1  ~4967~1
   -      1     -    B    24        OR2    s           0    4    0    1  ~4973~1
   -      3     -    B    24        OR2    s           1    2    0    1  ~4976~1
   -      6     -    B    24        OR2    s           0    4    0    1  ~4982~1
   -      4     -    B    17        OR2    s           0    3    0    1  ~5003~1
   -      3     -    B    17        OR2                0    4    0    1  :5009
   -      6     -    B    15        OR2    s           0    3    0    1  ~5012~1
   -      7     -    B    15        OR2    s           0    4    0    1  ~5018~1
   -      8     -    B    15        OR2    s           0    4    0    1  ~5024~1
   -      2     -    B    15        OR2    s           1    2    0    1  ~5027~1
   -      7     -    B    17        OR2    s           0    4    0    1  ~5033~1
   -      6     -    B    14        OR2    s           0    3    0    1  ~5054~1
   -      7     -    B    14        OR2                0    4    0    1  :5060
   -      5     -    B    14        OR2                0    3    0    1  :5061
   -      8     -    B    14        OR2    s           0    3    0    1  ~5063~1
   -      4     -    B    14        OR2    s           0    4    0    1  ~5069~1
   -      3     -    B    16        OR2    s           0    4    0    1  ~5075~1
   -      4     -    B    16        OR2    s           1    2    0    1  ~5078~1
   -      6     -    B    16        OR2    s           0    4    0    1  ~5084~1
   -      2     -    B    22        OR2    s           0    3    0    1  ~5105~1
   -      7     -    B    22        OR2                0    4    0    1  :5111
   -      3     -    B    20        OR2    s           0    3    0    1  ~5114~1
   -      4     -    B    20        OR2    s           0    4    0    1  ~5120~1
   -      5     -    B    20        OR2    s           0    4    0    1  ~5126~1
   -      6     -    B    20        OR2    s           1    2    0    1  ~5129~1
   -      7     -    B    20        OR2    s           0    4    0    1  ~5135~1
   -      7     -    B    10        OR2    s           0    3    0    1  ~5156~1
   -      8     -    B    10        OR2                0    4    0    1  :5162
   -      6     -    B    10        OR2                0    3    0    1  :5163
   -      4     -    B    10        OR2    s           0    3    0    1  ~5165~1
   -      1     -    B    21        OR2    s           0    4    0    1  ~5171~1
   -      2     -    B    21        OR2    s           0    4    0    1  ~5177~1
   -      3     -    B    21        OR2    s           1    2    0    1  ~5180~1
   -      5     -    B    21        OR2    s           0    4    0    1  ~5186~1
   -      7     -    A    01        OR2    s           0    3    0    1  ~5207~1
   -      5     -    A    01        OR2                0    4    0    1  :5213
   -      4     -    A    07        OR2    s   !       0    2    0    2  ~5215~1
   -      3     -    A    03        OR2    s           0    3    0    1  ~5216~1
   -      5     -    A    03        OR2    s           0    4    0    1  ~5222~1
   -      6     -    A    03        OR2    s           0    4    0    1  ~5228~1
   -      7     -    A    03        OR2    s           1    2    0    1  ~5231~1
   -      8     -    A    03        OR2    s           0    4    0    1  ~5237~1
   -      2     -    A    12        OR2    s           0    3    0    1  ~5258~1
   -      3     -    A    12        OR2                0    4    0    1  :5264
   -      7     -    A    12        OR2    s           0    3    0    1  ~5267~1
   -      5     -    A    12        OR2    s           0    4    0    1  ~5273~1
   -      6     -    A    11        OR2    s           0    4    0    1  ~5279~1
   -      7     -    A    11        OR2    s           1    2    0    1  ~5282~1
   -      8     -    A    11        OR2    s           0    4    0    1  ~5288~1
   -      3     -    A    01        OR2    s           0    3    0    1  ~5309~1
   -      8     -    A    01        OR2                0    4    0    1  :5315
   -      5     -    A    16        OR2    s           0    3    0    1  ~5318~1
   -      6     -    A    16        OR2    s           0    4    0    1  ~5324~1
   -      7     -    A    16        OR2    s           0    4    0    1  ~5330~1
   -      8     -    A    16        OR2    s           1    2    0    1  ~5333~1
   -      4     -    A    16        OR2    s           0    4    0    1  ~5339~1
   -      2     -    A    15        OR2    s           0    3    0    1  ~5360~1
   -      4     -    A    15        OR2                0    4    0    1  :5366
   -      8     -    A    15        OR2    s           0    3    0    1  ~5369~1
   -      3     -    A    15        OR2    s           0    4    0    1  ~5375~1
   -      5     -    A    20        OR2    s           0    4    0    1  ~5381~1
   -      6     -    A    20        OR2    s           1    2    0    1  ~5384~1
   -      7     -    A    20        OR2    s           0    4    0    1  ~5390~1
   -      5     -    C    19        OR2    s           0    3    0    1  ~5411~1
   -      6     -    C    19        OR2                0    4    0    1  :5417
   -      7     -    C    19        OR2    s           0    3    0    1  ~5420~1
   -      8     -    C    19        OR2    s           0    4    0    1  ~5426~1
   -      3     -    C    19        OR2    s           0    4    0    1  ~5432~1
   -      8     -    C    15        OR2    s           1    2    0    1  ~5435~1
   -      7     -    C    15        OR2    s           0    4    0    1  ~5441~1
   -      7     -    C    23        OR2    s           0    3    0    1  ~5462~1
   -      3     -    C    23        OR2                0    4    0    1  :5468
   -      3     -    C    14        OR2    s           0    3    0    1  ~5471~1
   -      5     -    C    14        OR2    s           0    4    0    1  ~5477~1
   -      6     -    C    14        OR2    s           0    4    0    1  ~5483~1
   -      1     -    C    14        OR2    s           1    2    0    1  ~5486~1
   -      1     -    C    08        OR2    s           0    4    0    1  ~5492~1
   -      6     -    C    21        OR2    s           0    3    0    1  ~5513~1
   -      3     -    C    21        OR2                0    4    0    1  :5519
   -      4     -    C    24        OR2    s           0    3    0    1  ~5522~1
   -      5     -    C    24        OR2    s           0    4    0    1  ~5528~1
   -      6     -    C    24        OR2    s           0    4    0    1  ~5534~1
   -      7     -    C    24        OR2    s           1    2    0    1  ~5537~1
   -      8     -    C    24        OR2    s           0    4    0    1  ~5543~1
   -      2     -    C    21        OR2    s           0    3    0    1  ~5564~1
   -      1     -    C    21        OR2                0    4    0    1  :5570
   -      2     -    C    13        OR2    s           0    4    0    1  ~5573~1
   -      3     -    A    23        OR2    s           0    4    0    1  ~5579~1
   -      5     -    A    23        OR2    s           0    4    0    1  ~5585~1
   -      7     -    A    23        OR2    s           1    2    0    1  ~5588~1
   -      8     -    A    23        OR2    s           0    4    0    1  ~5594~1
   -      3     -    C    07        OR2                0    4    0    1  :5621
   -      2     -    C    07        OR2                0    3    0    1  :5623
   -      4     -    C    07        OR2    s           1    3    0    1  ~5624~1
   -      5     -    C    07        OR2    s           0    4    0    1  ~5630~1
   -      6     -    C    07        OR2    s           0    4    0    1  ~5636~1
   -      7     -    C    07        OR2    s           1    2    0    1  ~5639~1
   -      8     -    C    07        OR2    s           0    4    0    1  ~5645~1
   -      2     -    A    24        OR2    s           0    4    0    1  ~5701~1
   -      5     -    A    18        OR2    s           0    4    0    1  ~5752~1
   -      7     -    B    24        OR2    s           0    4    0    1  ~5803~1
   -      4     -    A    18        OR2    s           0    4    0    1  ~5854~1
   -      7     -    B    16        OR2    s           0    4    0    1  ~5905~1
   -      4     -    B    22        OR2    s           0    4    0    1  ~5956~1
   -      8     -    B    21        OR2    s           0    4    0    1  ~6007~1
   -      5     -    B    06        OR2    s           0    4    0    1  ~6058~1
   -      3     -    A    18        OR2    s           0    4    0    1  ~6109~1
   -      6     -    A    19        OR2    s           0    4    0    1  ~6160~1
   -      1     -    A    18        OR2    s           0    4    0    1  ~6211~1
   -      2     -    A    14        OR2    s           0    4    0    1  ~6262~1
   -      5     -    C    08        OR2    s           0    4    0    1  ~6313~1
   -      4     -    C    08        OR2    s           0    4    0    1  ~6364~1
   -      1     -    A    19        OR2    s           0    4    0    1  ~6415~1
   -      3     -    B    06        OR2    s           0    4    0    1  ~6466~1
   -      2     -    C    11        OR2    s           0    4    0   10  ~6517~1
   -      1     -    C    06        OR2    s           0    4    0   17  ~6517~2
   -      7     -    B    11        OR2    s           0    4    0    1  ~6517~3
   -      1     -    A    14        OR2    s           0    4    0    1  ~6568~1
   -      1     -    A    07       AND2    s           2    0    0    3  ~6574~1
   -      1     -    C    11        OR2    s   !       0    3    0    1  ~6607~1
   -      8     -    C    11        OR2    s           0    4    0    2  ~6607~2
   -      4     -    B    11        OR2    s           0    4    0    1  ~6607~3
   -      2     -    B    03       AND2    s           1    2    0    8  ~6840~1
   -      3     -    B    03       AND2    s           2    2    0    3  ~6858~1
   -      5     -    B    03       AND2    s           4    0    0    3  ~6860~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      46/ 96( 47%)    26/ 48( 54%)    21/ 48( 43%)    2/16( 12%)     14/16( 87%)     0/16(  0%)
B:      32/ 96( 33%)    16/ 48( 33%)    25/ 48( 52%)    3/16( 18%)     11/16( 68%)     0/16(  0%)
C:      45/ 96( 46%)    23/ 48( 47%)    26/ 48( 54%)    4/16( 25%)      8/16( 50%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
13:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
14:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      4/24( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
24:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       91         clock


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       18         reset


Device-Specific Information:               e:\vhdldesigns\ee231\12up2\up2b.rpt
up2b

** EQUATIONS **

clock    : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
reset    : INPUT;

-- Node name is ':128' = 'AC0' 
-- Equation name is 'AC0', location is LC1_C7, type is buried.
AC0      = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ001 =  _LC8_C7 &  state~17;

-- Node name is ':127' = 'AC1' 
-- Equation name is 'AC1', location is LC6_A23, type is buried.
AC1      = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ002 =  _LC8_A23 &  state~17;

-- Node name is ':126' = 'AC2' 
-- Equation name is 'AC2', location is LC1_C24, type is buried.
AC2      = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ003 =  _LC8_C24 &  state~17;

-- Node name is ':125' = 'AC3' 
-- Equation name is 'AC3', location is LC8_C8, type is buried.
AC3      = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ004 =  _LC1_C8 &  state~17;

-- Node name is ':124' = 'AC4' 
-- Equation name is 'AC4', location is LC4_B21, type is buried.
AC4      = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ005 =  _LC7_C15 &  state~17;

-- Node name is ':123' = 'AC5' 
-- Equation name is 'AC5', location is LC1_A20, type is buried.
AC5      = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ006 =  _LC7_A20 &  state~17;

-- Node name is ':122' = 'AC6' 
-- Equation name is 'AC6', location is LC3_A19, type is buried.
AC6      = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ007 =  _LC4_A16 &  state~17;

-- Node name is ':121' = 'AC7' 
-- Equation name is 'AC7', location is LC3_A11, type is buried.
AC7      = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ008 =  _LC8_A11 &  state~17;

-- Node name is ':120' = 'AC8' 
-- Equation name is 'AC8', location is LC4_A3, type is buried.
AC8      = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ009 =  _LC8_A3 &  state~17;

-- Node name is ':119' = 'AC9' 
-- Equation name is 'AC9', location is LC6_B21, type is buried.
AC9      = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ010 =  _LC5_B21 &  state~17;

-- Node name is ':118' = 'AC10' 
-- Equation name is 'AC10', location is LC8_B20, type is buried.
AC10     = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ011 =  _LC7_B20 &  state~17;

-- Node name is ':117' = 'AC11' 
-- Equation name is 'AC11', location is LC5_B16, type is buried.
AC11     = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ012 =  _LC6_B16 &  state~17;

-- Node name is ':116' = 'AC12' 
-- Equation name is 'AC12', location is LC2_B17, type is buried.
AC12     = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ013 =  _LC7_B17 &  state~17;

-- Node name is ':115' = 'AC13' 
-- Equation name is 'AC13', location is LC4_B24, type is buried.
AC13     = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ014 =  _LC6_B24 &  state~17;

-- Node name is ':114' = 'AC14' 
-- Equation name is 'AC14', location is LC8_A19, type is buried.
AC14     = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ015 =  _LC4_B19 &  state~17;

-- Node name is ':113' = 'AC15' 
-- Equation name is 'AC15', location is LC1_B3, type is buried.
AC15     = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ016 =  _LC8_B3 &  state~17;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is 'data_out0' 
-- Equation name is 'data_out0', type is output 
data_out0 =  _LC1_B6;

-- Node name is 'data_out1' 
-- Equation name is 'data_out1', type is output 
data_out1 =  _LC6_B11;

-- Node name is 'data_out2' 
-- Equation name is 'data_out2', type is output 
data_out2 =  _LC1_A24;

-- Node name is 'data_out3' 
-- Equation name is 'data_out3', type is output 
data_out3 =  _LC2_C8;

-- Node name is 'data_out4' 
-- Equation name is 'data_out4', type is output 
data_out4 =  _LC7_A24;

-- Node name is 'data_out5' 
-- Equation name is 'data_out5', type is output 
data_out5 =  _LC5_A14;

-- Node name is 'data_out6' 
-- Equation name is 'data_out6', type is output 
data_out6 =  _LC2_A19;

-- Node name is 'data_out7' 
-- Equation name is 'data_out7', type is output 
data_out7 =  _LC6_A14;

-- Node name is 'data_out8' 
-- Equation name is 'data_out8', type is output 
data_out8 =  _LC2_B6;

-- Node name is 'data_out9' 
-- Equation name is 'data_out9', type is output 
data_out9 =  _LC5_B18;

-- Node name is 'data_out10' 
-- Equation name is 'data_out10', type is output 
data_out10 =  _LC3_B22;

-- Node name is 'data_out11' 
-- Equation name is 'data_out11', type is output 
data_out11 =  _LC2_B16;

-- Node name is 'data_out12' 
-- Equation name is 'data_out12', type is output 
data_out12 =  _LC6_B17;

-- Node name is 'data_out13' 
-- Equation name is 'data_out13', type is output 
data_out13 =  _LC5_B24;

-- Node name is 'data_out14' 
-- Equation name is 'data_out14', type is output 
data_out14 =  _LC1_B18;

-- Node name is 'data_out15' 
-- Equation name is 'data_out15', type is output 
data_out15 =  _LC3_A24;

-- Node name is ':144' = 'IR0' 
-- Equation name is 'IR0', location is LC6_C13, type is buried.
IR0      = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ017 =  _LC3_C13
         #  IR0 &  _LC3_C6;

-- Node name is ':143' = 'IR1' 
-- Equation name is 'IR1', location is LC6_C15, type is buried.
IR1      = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ018 =  _LC2_C15
         #  IR1 &  _LC3_C6;

-- Node name is ':142' = 'IR2' 
-- Equation name is 'IR2', location is LC7_C6, type is buried.
IR2      = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ019 =  _LC5_C6
         #  IR2 &  _LC3_C6;

-- Node name is ':141' = 'IR3' 
-- Equation name is 'IR3', location is LC2_C6, type is buried.
IR3      = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ020 =  _LC8_C6
         #  IR3 &  _LC3_C6;

-- Node name is ':140' = 'IR4' 
-- Equation name is 'IR4', location is LC5_C15, type is buried.
IR4      = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ021 =  _LC4_C15
         #  IR4 &  _LC3_C6;

-- Node name is ':139' = 'IR5' 
-- Equation name is 'IR5', location is LC4_A20, type is buried.
IR5      = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ022 =  _LC3_A20
         #  IR5 &  _LC3_C6;

-- Node name is ':138' = 'IR6' 
-- Equation name is 'IR6', location is LC4_A23, type is buried.
IR6      = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ023 =  _LC2_A23
         #  IR6 &  _LC3_C6;

-- Node name is ':137' = 'IR7' 
-- Equation name is 'IR7', location is LC4_A11, type is buried.
IR7      = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ024 =  _LC5_A11
         #  IR7 &  _LC3_C6;

-- Node name is ':112' = 'MAR0' 
-- Equation name is 'MAR0', location is LC6_C22, type is buried.
MAR0     = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ025 =  _LC8_C22 &  state~17;

-- Node name is ':111' = 'MAR1' 
-- Equation name is 'MAR1', location is LC7_C18, type is buried.
MAR1     = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ026 =  _LC8_C18 &  state~17;

-- Node name is ':110' = 'MAR2' 
-- Equation name is 'MAR2', location is LC5_C5, type is buried.
MAR2     = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ027 =  _LC8_C5 &  state~17;

-- Node name is ':109' = 'MAR3' 
-- Equation name is 'MAR3', location is LC4_C4, type is buried.
MAR3     = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ028 =  _LC8_C4 &  state~17;

-- Node name is ':108' = 'MAR4' 
-- Equation name is 'MAR4', location is LC1_C1, type is buried.
MAR4     = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ029 =  _LC8_C1 &  state~17;

-- Node name is ':107' = 'MAR5' 
-- Equation name is 'MAR5', location is LC1_A2, type is buried.
MAR5     = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ030 =  _LC8_A2 &  state~17;

-- Node name is ':106' = 'MAR6' 
-- Equation name is 'MAR6', location is LC1_A5, type is buried.
MAR6     = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ031 =  _LC8_A5 &  state~17;

-- Node name is ':105' = 'MAR7' 
-- Equation name is 'MAR7', location is LC8_A4, type is buried.
MAR7     = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ032 =  _LC7_A4 &  state~17;

-- Node name is 'outbus0' 
-- Equation name is 'outbus0', type is output 
outbus0  =  _LC4_B6;

-- Node name is 'outbus1' 
-- Equation name is 'outbus1', type is output 
outbus1  =  _LC4_A19;

-- Node name is 'outbus2' 
-- Equation name is 'outbus2', type is output 
outbus2  =  _LC3_C8;

-- Node name is 'outbus3' 
-- Equation name is 'outbus3', type is output 
outbus3  =  _LC6_C8;

-- Node name is 'outbus4' 
-- Equation name is 'outbus4', type is output 
outbus4  =  _LC8_A14;

-- Node name is 'outbus5' 
-- Equation name is 'outbus5', type is output 
outbus5  =  _LC6_A18;

-- Node name is 'outbus6' 
-- Equation name is 'outbus6', type is output 
outbus6  =  _LC5_A19;

-- Node name is 'outbus7' 
-- Equation name is 'outbus7', type is output 
outbus7  =  _LC2_A18;

-- Node name is 'outbus8' 
-- Equation name is 'outbus8', type is output 
outbus8  =  _LC8_B6;

-- Node name is 'outbus9' 
-- Equation name is 'outbus9', type is output 
outbus9  =  _LC7_B21;

-- Node name is 'outbus10' 
-- Equation name is 'outbus10', type is output 
outbus10 =  _LC8_B22;

-- Node name is 'outbus11' 
-- Equation name is 'outbus11', type is output 
outbus11 =  _LC1_B16;

-- Node name is 'outbus12' 
-- Equation name is 'outbus12', type is output 
outbus12 =  _LC7_A18;

-- Node name is 'outbus13' 
-- Equation name is 'outbus13', type is output 
outbus13 =  _LC2_B24;

-- Node name is 'outbus14' 
-- Equation name is 'outbus14', type is output 
outbus14 =  _LC8_A18;

-- Node name is 'outbus15' 
-- Equation name is 'outbus15', type is output 
outbus15 =  _LC4_A24;

-- Node name is 'out_wr' 
-- Equation name is 'out_wr', type is output 
out_wr   =  _LC2_B11;

-- Node name is ':104' = 'PC0' 
-- Equation name is 'PC0', location is LC1_C17, type is buried.
PC0      = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ033 =  _LC5_C17 &  state~17;

-- Node name is ':103' = 'PC1' 
-- Equation name is 'PC1', location is LC2_C17, type is buried.
PC1      = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ034 =  _LC8_C17 &  state~17;

-- Node name is ':102' = 'PC2' 
-- Equation name is 'PC2', location is LC2_C2, type is buried.
PC2      = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ035 =  _LC7_C2 &  state~17;

-- Node name is ':101' = 'PC3' 
-- Equation name is 'PC3', location is LC1_C2, type is buried.
PC3      = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ036 =  _LC8_C2 &  state~17;

-- Node name is ':100' = 'PC4' 
-- Equation name is 'PC4', location is LC3_C9, type is buried.
PC4      = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ037 =  _LC8_C9 &  state~17;

-- Node name is ':99' = 'PC5' 
-- Equation name is 'PC5', location is LC5_C11, type is buried.
PC5      = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ038 =  _LC7_C11 &  state~17;

-- Node name is ':98' = 'PC6' 
-- Equation name is 'PC6', location is LC5_A8, type is buried.
PC6      = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ039 =  _LC4_A8 &  state~17;

-- Node name is ':97' = 'PC7' 
-- Equation name is 'PC7', location is LC1_A8, type is buried.
PC7      = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ040 =  _LC7_A8 &  state~17
         #  _LC8_A8 &  state~17;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC3_B11;

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_A22, type is buried.
-- synthesized logic cell 
!_LC1_A22 = _LC1_A22~NOT;
_LC1_A22~NOT = LCELL(!reset);

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC5_B11, type is buried.
state~1  = DFFE( state~2, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC1_B9, type is buried.
state~2  = DFFE( _EQ041, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ041 = !data_in8 &  data_in9 &  _LC3_B3;

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC3_A7, type is buried.
state~3  = DFFE( _EQ042, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ042 =  _LC1_A7 &  _LC3_B3;

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC8_A7, type is buried.
state~4  = DFFE( _EQ043, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ043 = !data_in8 & !data_in9 &  _LC3_B3;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC4_B9, type is buried.
state~5  = DFFE( _EQ044, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ044 =  data_in8 &  data_in9 &  data_in10 &  _LC2_B3;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC5_B9, type is buried.
state~6  = DFFE( _EQ045, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ045 = !data_in8 &  data_in9 &  data_in10 &  _LC2_B3;

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC6_A7, type is buried.
state~7  = DFFE( _EQ046, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ046 =  data_in10 &  _LC1_A7 &  _LC2_B3;

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC7_B9, type is buried.
state~8  = DFFE( _EQ047, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ047 = !data_in8 & !data_in9 &  data_in10 &  _LC2_B3;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC2_A22, type is buried.
state~9  = DFFE( state~10, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~10' 
-- Equation name is 'state~10', location is LC8_C23, type is buried.
state~10 = DFFE( state~11, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~11' 
-- Equation name is 'state~11', location is LC8_B9, type is buried.
state~11 = DFFE( _EQ048, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ048 =  data_in8 &  data_in9 & !data_in10 &  _LC2_B3;

-- Node name is 'state~12' 
-- Equation name is 'state~12', location is LC6_B9, type is buried.
state~12 = DFFE( _EQ049, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ049 = !data_in8 &  data_in9 & !data_in10 &  _LC2_B3;

-- Node name is 'state~13' 
-- Equation name is 'state~13', location is LC5_A7, type is buried.
state~13 = DFFE( _EQ050, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ050 = !data_in10 &  _LC1_A7 &  _LC2_B3
         #  state~12;

-- Node name is 'state~14' 
-- Equation name is 'state~14', location is LC3_B9, type is buried.
state~14 = DFFE( _EQ051, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ051 = !data_in8 & !data_in9 & !data_in10 &  _LC2_B3;

-- Node name is 'state~16' 
-- Equation name is 'state~16', location is LC1_B11, type is buried.
state~16 = DFFE( _EQ052, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ052 = !_LC4_B3 &  state~16
         #  _LC4_B11
         #  _LC8_C11;

-- Node name is 'state~17~2' 
-- Equation name is 'state~17~2', location is LC3_C17, type is buried.
-- synthesized logic cell 
!_LC3_C17 = _LC3_C17~NOT;
_LC3_C17~NOT = LCELL( _EQ053);
  _EQ053 =  state~14
         #  state~13
         #  state~16
         #  state~12;

-- Node name is 'state~17~3' 
-- Equation name is 'state~17~3', location is LC6_B6, type is buried.
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ054);
  _EQ054 =  AC0 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~4' 
-- Equation name is 'state~17~4', location is LC8_B11, type is buried.
-- synthesized logic cell 
_LC8_B11 = LCELL( _EQ055);
  _EQ055 =  AC1 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~5' 
-- Equation name is 'state~17~5', location is LC5_A24, type is buried.
-- synthesized logic cell 
_LC5_A24 = LCELL( _EQ056);
  _EQ056 =  AC2 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~6' 
-- Equation name is 'state~17~6', location is LC7_C8, type is buried.
-- synthesized logic cell 
_LC7_C8  = LCELL( _EQ057);
  _EQ057 =  AC3 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~7' 
-- Equation name is 'state~17~7', location is LC6_A24, type is buried.
-- synthesized logic cell 
_LC6_A24 = LCELL( _EQ058);
  _EQ058 =  AC4 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~8' 
-- Equation name is 'state~17~8', location is LC4_A14, type is buried.
-- synthesized logic cell 
_LC4_A14 = LCELL( _EQ059);
  _EQ059 =  AC5 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~9' 
-- Equation name is 'state~17~9', location is LC7_A19, type is buried.
-- synthesized logic cell 
_LC7_A19 = LCELL( _EQ060);
  _EQ060 =  AC6 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~10' 
-- Equation name is 'state~17~10', location is LC7_A14, type is buried.
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ061);
  _EQ061 =  AC7 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~11' 
-- Equation name is 'state~17~11', location is LC7_B6, type is buried.
-- synthesized logic cell 
_LC7_B6  = LCELL( _EQ062);
  _EQ062 =  AC8 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~12' 
-- Equation name is 'state~17~12', location is LC6_B18, type is buried.
-- synthesized logic cell 
_LC6_B18 = LCELL( _EQ063);
  _EQ063 =  AC9 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~13' 
-- Equation name is 'state~17~13', location is LC6_B22, type is buried.
-- synthesized logic cell 
_LC6_B22 = LCELL( _EQ064);
  _EQ064 =  AC10 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~14' 
-- Equation name is 'state~17~14', location is LC8_B16, type is buried.
-- synthesized logic cell 
_LC8_B16 = LCELL( _EQ065);
  _EQ065 =  AC11 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~15' 
-- Equation name is 'state~17~15', location is LC8_B17, type is buried.
-- synthesized logic cell 
_LC8_B17 = LCELL( _EQ066);
  _EQ066 =  AC12 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~16' 
-- Equation name is 'state~17~16', location is LC8_B24, type is buried.
-- synthesized logic cell 
_LC8_B24 = LCELL( _EQ067);
  _EQ067 =  AC13 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~17' 
-- Equation name is 'state~17~17', location is LC7_B18, type is buried.
-- synthesized logic cell 
_LC7_B18 = LCELL( _EQ068);
  _EQ068 =  AC14 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17~18' 
-- Equation name is 'state~17~18', location is LC8_A24, type is buried.
-- synthesized logic cell 
_LC8_A24 = LCELL( _EQ069);
  _EQ069 =  AC15 &  _LC3_C17 &  state~11 &  state~17;

-- Node name is 'state~17' 
-- Equation name is 'state~17', location is LC1_B15, type is buried.
state~17 = DFFE( VCC, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC3_A14;

-- Node name is '|LPM_ADD_SUB:696|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ070);
  _EQ070 =  PC0 &  PC1;

-- Node name is '|LPM_ADD_SUB:696|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = LCELL( _EQ071);
  _EQ071 =  PC0 &  PC1 &  PC2;

-- Node name is '|LPM_ADD_SUB:696|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = LCELL( _EQ072);
  _EQ072 =  _LC5_C2 &  PC3;

-- Node name is '|LPM_ADD_SUB:696|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = LCELL( _EQ073);
  _EQ073 =  _LC5_C2 &  PC3 &  PC4;

-- Node name is '|LPM_ADD_SUB:696|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ074);
  _EQ074 =  _LC5_C2 &  PC3 &  PC4 &  PC5;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C13', type is buried 
_LC7_C13 = LCELL( _EQ075);
  _EQ075 =  AC1 &  data_in1
         #  AC0 &  AC1 &  data_in0
         #  AC0 &  data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = LCELL( _EQ076);
  _EQ076 =  AC2 &  _LC7_C13
         #  data_in2 &  _LC7_C13
         #  AC2 &  data_in2;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = LCELL( _EQ077);
  _EQ077 =  AC3 &  _LC3_C24
         #  data_in3 &  _LC3_C24
         #  AC3 &  data_in3;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C14', type is buried 
_LC7_C14 = LCELL( _EQ078);
  _EQ078 =  AC4 &  _LC8_C14
         #  data_in4 &  _LC8_C14
         #  AC4 &  data_in4;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ079);
  _EQ079 =  AC5 &  _LC7_C14
         #  data_in5 &  _LC7_C14
         #  AC5 &  data_in5;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ080);
  _EQ080 =  AC6 &  _LC1_A16
         #  data_in6 &  _LC1_A16
         #  AC6 &  data_in6;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = LCELL( _EQ081);
  _EQ081 =  AC7 &  _LC2_A16
         #  data_in7 &  _LC2_A16
         #  AC7 &  data_in7;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ082);
  _EQ082 =  AC8 &  _LC8_A12
         #  data_in8 &  _LC8_A12
         #  AC8 &  data_in8;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ083);
  _EQ083 =  AC9 &  _LC1_A3
         #  data_in9 &  _LC1_A3
         #  AC9 &  data_in9;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = LCELL( _EQ084);
  _EQ084 =  AC10 &  _LC5_B10
         #  data_in10 &  _LC5_B10
         #  AC10 &  data_in10;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = LCELL( _EQ085);
  _EQ085 =  AC11 &  _LC1_B20
         #  data_in11 &  _LC1_B20
         #  AC11 &  data_in11;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = LCELL( _EQ086);
  _EQ086 =  AC12 &  _LC3_B15
         #  data_in12 &  _LC3_B15
         #  AC12 &  data_in12;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = LCELL( _EQ087);
  _EQ087 =  AC13 &  _LC4_B15
         #  data_in13 &  _LC4_B15
         #  AC13 &  data_in13;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = LCELL( _EQ088);
  _EQ088 =  AC14 &  _LC1_B19
         #  data_in14 &  _LC1_B19
         #  AC14 &  data_in14;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C13', type is buried 
-- synthesized logic cell 
_LC4_C13 = LCELL( _EQ089);
  _EQ089 =  AC0 &  data_in0 & !data_in1
         # !AC0 &  data_in1
         # !data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = LCELL( _EQ090);
  _EQ090 =  AC2 &  data_in2 &  _LC7_C13
         # !AC2 & !data_in2 &  _LC7_C13
         #  AC2 & !data_in2 & !_LC7_C13
         # !AC2 &  data_in2 & !_LC7_C13;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = LCELL( _EQ091);
  _EQ091 =  AC3 &  data_in3 &  _LC3_C24
         # !AC3 & !data_in3 &  _LC3_C24
         #  AC3 & !data_in3 & !_LC3_C24
         # !AC3 &  data_in3 & !_LC3_C24;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = LCELL( _EQ092);
  _EQ092 =  AC4 &  data_in4 &  _LC8_C14
         # !AC4 & !data_in4 &  _LC8_C14
         #  AC4 & !data_in4 & !_LC8_C14
         # !AC4 &  data_in4 & !_LC8_C14;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = LCELL( _EQ093);
  _EQ093 =  AC5 &  data_in5 &  _LC7_C14
         # !AC5 & !data_in5 &  _LC7_C14
         #  AC5 & !data_in5 & !_LC7_C14
         # !AC5 &  data_in5 & !_LC7_C14;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ094);
  _EQ094 =  AC6 &  data_in6 &  _LC1_A16
         # !AC6 & !data_in6 &  _LC1_A16
         #  AC6 & !data_in6 & !_LC1_A16
         # !AC6 &  data_in6 & !_LC1_A16;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ095);
  _EQ095 =  AC7 &  data_in7 &  _LC2_A16
         # !AC7 & !data_in7 &  _LC2_A16
         #  AC7 & !data_in7 & !_LC2_A16
         # !AC7 &  data_in7 & !_LC2_A16;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ096);
  _EQ096 =  AC8 &  data_in8 &  _LC8_A12
         # !AC8 & !data_in8 &  _LC8_A12
         #  AC8 & !data_in8 & !_LC8_A12
         # !AC8 &  data_in8 & !_LC8_A12;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ097);
  _EQ097 =  AC9 &  data_in9 &  _LC1_A3
         # !AC9 & !data_in9 &  _LC1_A3
         #  AC9 & !data_in9 & !_LC1_A3
         # !AC9 &  data_in9 & !_LC1_A3;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = LCELL( _EQ098);
  _EQ098 =  AC10 &  data_in10 &  _LC5_B10
         # !AC10 & !data_in10 &  _LC5_B10
         #  AC10 & !data_in10 & !_LC5_B10
         # !AC10 &  data_in10 & !_LC5_B10;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ099);
  _EQ099 =  AC11 &  data_in11 &  _LC1_B20
         # !AC11 & !data_in11 &  _LC1_B20
         #  AC11 & !data_in11 & !_LC1_B20
         # !AC11 &  data_in11 & !_LC1_B20;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = LCELL( _EQ100);
  _EQ100 =  AC12 &  data_in12 &  _LC3_B15
         # !AC12 & !data_in12 &  _LC3_B15
         #  AC12 & !data_in12 & !_LC3_B15
         # !AC12 &  data_in12 & !_LC3_B15;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = LCELL( _EQ101);
  _EQ101 =  AC13 &  data_in13 &  _LC4_B15
         # !AC13 & !data_in13 &  _LC4_B15
         #  AC13 & !data_in13 & !_LC4_B15
         # !AC13 &  data_in13 & !_LC4_B15;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B19', type is buried 
_LC3_B19 = LCELL( _EQ102);
  _EQ102 =  AC14 &  data_in14 &  _LC1_B19
         # !AC14 & !data_in14 &  _LC1_B19
         #  AC14 & !data_in14 & !_LC1_B19
         # !AC14 &  data_in14 & !_LC1_B19;

-- Node name is '|LPM_ADD_SUB:1386|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B13', type is buried 
_LC2_B13 = LCELL( _EQ103);
  _EQ103 =  AC15 &  data_in15 &  _LC2_B19
         # !AC15 & !data_in15 &  _LC2_B19
         #  AC15 & !data_in15 & !_LC2_B19
         # !AC15 &  data_in15 & !_LC2_B19;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_C21', type is buried 
_LC8_C21 = LCELL( _EQ104);
  _EQ104 =  AC1 &  IR1
         #  AC0 &  AC1 &  IR0
         #  AC0 &  IR0 &  IR1;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = LCELL( _EQ105);
  _EQ105 =  AC2 &  _LC8_C21
         #  IR2 &  _LC8_C21
         #  AC2 &  IR2;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_C23', type is buried 
_LC4_C23 = LCELL( _EQ106);
  _EQ106 =  AC3 &  _LC1_C23
         #  IR3 &  _LC1_C23
         #  AC3 &  IR3;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ107);
  _EQ107 =  AC4 &  _LC4_C23
         #  IR4 &  _LC4_C23
         #  AC4 &  IR4;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = LCELL( _EQ108);
  _EQ108 =  AC5 &  _LC2_C19
         #  IR5 &  _LC2_C19
         #  AC5 &  IR5;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ109);
  _EQ109 =  AC6 &  _LC6_A15
         #  IR6 &  _LC6_A15
         #  AC6 &  IR6;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:131' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ110);
  _EQ110 =  AC7 &  AC8 &  _LC1_A1
         #  AC8 &  IR7 &  _LC1_A1
         #  AC7 &  AC8 &  IR7;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:139' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = LCELL( _EQ111);
  _EQ111 =  AC9 &  AC10 &  _LC4_A1;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:147' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = LCELL( _EQ112);
  _EQ112 =  AC11 &  AC12 &  _LC5_B22;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:170' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ113);
  _EQ113 = !AC7 &  AC8 & !IR7
         # !AC7 &  AC8 & !_LC1_A1
         #  AC8 & !IR7 & !_LC1_A1
         #  AC7 & !AC8 &  _LC1_A1
         # !AC8 &  IR7 &  _LC1_A1
         #  AC7 & !AC8 &  IR7;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:172' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = LCELL( _EQ114);
  _EQ114 = !AC9 &  AC10
         #  AC10 & !_LC4_A1
         #  AC9 & !AC10 &  _LC4_A1;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:174' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = LCELL( _EQ115);
  _EQ115 = !AC11 &  AC12
         #  AC12 & !_LC5_B22
         #  AC11 & !AC12 &  _LC5_B22;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:176' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ116);
  _EQ116 = !AC13 &  AC14
         #  AC14 & !_LC5_B17
         #  AC13 & !AC14 &  _LC5_B17;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:177' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = LCELL( _EQ117);
  _EQ117 = !AC13 &  AC15
         #  AC15 & !_LC5_B17
         # !AC14 &  AC15
         #  AC13 &  AC14 & !AC15 &  _LC5_B17;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:178' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C21', type is buried 
_LC4_C21 = LCELL( _EQ118);
  _EQ118 =  AC0 &  AC1 &  IR0 &  IR1
         # !AC0 &  AC1 & !IR1
         #  AC1 & !IR0 & !IR1
         #  AC0 & !AC1 &  IR0 & !IR1
         # !AC0 & !AC1 &  IR1
         # !AC1 & !IR0 &  IR1;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_C21', type is buried 
_LC7_C21 = LCELL( _EQ119);
  _EQ119 =  AC2 &  IR2 &  _LC8_C21
         # !AC2 & !IR2 &  _LC8_C21
         #  AC2 & !IR2 & !_LC8_C21
         # !AC2 &  IR2 & !_LC8_C21;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_C23', type is buried 
_LC5_C23 = LCELL( _EQ120);
  _EQ120 =  AC3 &  IR3 &  _LC1_C23
         # !AC3 & !IR3 &  _LC1_C23
         #  AC3 & !IR3 & !_LC1_C23
         # !AC3 &  IR3 & !_LC1_C23;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C19', type is buried 
_LC4_C19 = LCELL( _EQ121);
  _EQ121 =  AC4 &  IR4 &  _LC4_C23
         # !AC4 & !IR4 &  _LC4_C23
         #  AC4 & !IR4 & !_LC4_C23
         # !AC4 &  IR4 & !_LC4_C23;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ122);
  _EQ122 =  AC5 &  IR5 &  _LC2_C19
         # !AC5 & !IR5 &  _LC2_C19
         #  AC5 & !IR5 & !_LC2_C19
         # !AC5 &  IR5 & !_LC2_C19;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ123);
  _EQ123 =  AC6 &  IR6 &  _LC6_A15
         # !AC6 & !IR6 &  _LC6_A15
         #  AC6 & !IR6 & !_LC6_A15
         # !AC6 &  IR6 & !_LC6_A15;

-- Node name is '|LPM_ADD_SUB:1547|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ124);
  _EQ124 =  AC7 &  IR7 &  _LC1_A1
         # !AC7 & !IR7 &  _LC1_A1
         #  AC7 & !IR7 & !_LC1_A1
         # !AC7 &  IR7 & !_LC1_A1;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_C21', type is buried 
_LC5_C21 = LCELL( _EQ125);
  _EQ125 =  AC1
         #  AC0;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = LCELL( _EQ126);
  _EQ126 =  AC1
         #  AC0
         #  AC2;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C23', type is buried 
_LC2_C23 = LCELL( _EQ127);
  _EQ127 =  AC3
         #  AC2
         #  AC1
         #  AC0;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C19', type is buried 
_LC1_C19 = LCELL( _EQ128);
  _EQ128 =  AC4
         #  _LC2_C23;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_A15', type is buried 
_LC7_A15 = LCELL( _EQ129);
  _EQ129 =  AC5
         #  _LC1_C19;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ130);
  _EQ130 =  AC6
         #  _LC7_A15;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A12', type is buried 
_LC4_A12 = LCELL( _EQ131);
  _EQ131 =  AC7
         #  _LC2_A7;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ132);
  _EQ132 =  AC8
         #  _LC4_A12;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ133);
  _EQ133 =  AC9
         #  _LC1_B10;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ134);
  _EQ134 =  AC10
         #  _LC2_B10;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ135);
  _EQ135 =  AC11
         #  _LC2_B14;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = LCELL( _EQ136);
  _EQ136 =  AC12
         #  _LC1_B14;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = LCELL( _EQ137);
  _EQ137 =  AC13
         #  _LC1_B23;

-- Node name is '|LPM_ADD_SUB:1724|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ138);
  _EQ138 =  AC14
         #  _LC2_B23;

-- Node name is '|LPM_COMPARE:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|:47' from file "cmpchain.tdf" line 476, column 33
-- Equation name is '_LC2_B9', type is buried 
!_LC2_B9 = _LC2_B9~NOT;
_LC2_B9~NOT = LCELL( _EQ139);
  _EQ139 =  data_in8 &  data_in9;

-- Node name is '|LPM_COMPARE:970|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ140);
  _EQ140 =  data_in11 & !_LC2_B9
         #  data_in10 &  data_in11
         # !_LC5_B3;

-- Node name is ':3' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = DFFE( _EQ141, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ141 =  _LC3_A24 &  _LC8_B18
         #  _LC8_A24;

-- Node name is ':5' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = DFFE( _EQ142, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ142 =  _LC1_B18 &  _LC8_B18
         #  _LC7_B18;

-- Node name is ':7' 
-- Equation name is '_LC5_B24', type is buried 
_LC5_B24 = DFFE( _EQ143, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ143 =  _LC5_B24 &  _LC8_B18
         #  _LC8_B24;

-- Node name is ':9' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFFE( _EQ144, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ144 =  _LC6_B17 &  _LC8_B18
         #  _LC8_B17;

-- Node name is ':11' 
-- Equation name is '_LC2_B16', type is buried 
_LC2_B16 = DFFE( _EQ145, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ145 =  _LC2_B16 &  _LC8_B18
         #  _LC8_B16;

-- Node name is ':13' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = DFFE( _EQ146, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ146 =  _LC3_B22 &  _LC8_B18
         #  _LC6_B22;

-- Node name is ':15' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = DFFE( _EQ147, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ147 =  _LC5_B18 &  _LC8_B18
         #  _LC6_B18;

-- Node name is ':17' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = DFFE( _EQ148, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ148 =  _LC2_B6 &  _LC8_B18
         #  _LC7_B6;

-- Node name is ':19' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = DFFE( _EQ149, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ149 =  _LC6_A14 &  _LC8_B18
         #  _LC7_A14;

-- Node name is ':21' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = DFFE( _EQ150, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ150 =  _LC2_A19 &  _LC8_B18
         #  _LC7_A19;

-- Node name is ':23' 
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = DFFE( _EQ151, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ151 =  _LC5_A14 &  _LC8_B18
         #  _LC4_A14;

-- Node name is ':25' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = DFFE( _EQ152, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ152 =  _LC7_A24 &  _LC8_B18
         #  _LC6_A24;

-- Node name is ':27' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = DFFE( _EQ153, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ153 =  _LC2_C8 &  _LC8_B18
         #  _LC7_C8;

-- Node name is ':29' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = DFFE( _EQ154, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ154 =  _LC1_A24 &  _LC8_B18
         #  _LC5_A24;

-- Node name is ':31' 
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = DFFE( _EQ155, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ155 =  _LC6_B11 &  _LC8_B18
         #  _LC8_B11;

-- Node name is ':33' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = DFFE( _EQ156, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ156 =  _LC1_B6 &  _LC8_B18
         #  _LC6_B6;

-- Node name is ':35' 
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = DFFE( _EQ157, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ157 =  _LC2_A24 &  state~17;

-- Node name is ':37' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = DFFE( _EQ158, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ158 =  _LC5_A18 &  state~17;

-- Node name is ':39' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = DFFE( _EQ159, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ159 =  _LC7_B24 &  state~17;

-- Node name is ':41' 
-- Equation name is '_LC7_A18', type is buried 
_LC7_A18 = DFFE( _EQ160, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ160 =  _LC4_A18 &  state~17;

-- Node name is ':43' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = DFFE( _EQ161, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ161 =  _LC7_B16 &  state~17;

-- Node name is ':45' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = DFFE( _EQ162, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ162 =  _LC4_B22 &  state~17;

-- Node name is ':47' 
-- Equation name is '_LC7_B21', type is buried 
_LC7_B21 = DFFE( _EQ163, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ163 =  _LC8_B21 &  state~17;

-- Node name is ':49' 
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = DFFE( _EQ164, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ164 =  _LC5_B6 &  state~17;

-- Node name is ':51' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFFE( _EQ165, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ165 =  _LC3_A18 &  state~17;

-- Node name is ':53' 
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = DFFE( _EQ166, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ166 =  _LC6_A19 &  state~17;

-- Node name is ':55' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = DFFE( _EQ167, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ167 =  _LC1_A18 &  state~17;

-- Node name is ':57' 
-- Equation name is '_LC8_A14', type is buried 
_LC8_A14 = DFFE( _EQ168, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ168 =  _LC2_A14 &  state~17;

-- Node name is ':59' 
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = DFFE( _EQ169, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ169 =  _LC5_C8 &  state~17;

-- Node name is ':61' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = DFFE( _EQ170, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ170 =  _LC4_C8 &  state~17;

-- Node name is ':63' 
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = DFFE( _EQ171, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ171 =  _LC1_A19 &  state~17;

-- Node name is ':65' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = DFFE( _EQ172, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ172 =  _LC3_B6 &  state~17;

-- Node name is ':67' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = DFFE( _EQ173, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ173 =  _LC7_B11 &  state~17;

-- Node name is ':93' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = DFFE( _EQ174, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ174 =  _LC3_B11
         # !state~17;

-- Node name is ':95' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = DFFE( _EQ175, GLOBAL( clock),  VCC,  VCC, !_LC1_A22);
  _EQ175 =  _LC1_A14 &  state~17;

-- Node name is ':1942' 
-- Equation name is '_LC3_B13', type is buried 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ176);
  _EQ176 =  AC15
         #  _LC1_B13;

-- Node name is '~3200~1' 
-- Equation name is '~3200~1', location is LC8_B18, type is buried.
-- synthesized logic cell 
_LC8_B18 = LCELL( _EQ177);
  _EQ177 = !_LC3_C17
         # !state~17
         # !state~11;

-- Node name is ':3624' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ178);
  _EQ178 =  IR7 &  state~4;

-- Node name is '~3659~1' 
-- Equation name is '~3659~1', location is LC1_A11, type is buried.
-- synthesized logic cell 
_LC1_A11 = LCELL( _EQ179);
  _EQ179 =  _LC2_A11 & !_LC2_C11 & !state~16
         #  data_in7 &  state~16;

-- Node name is '~3659~2' 
-- Equation name is '~3659~2', location is LC5_A11, type is buried.
-- synthesized logic cell 
_LC5_A11 = LCELL( _EQ180);
  _EQ180 =  _LC1_A11 &  state~17;

-- Node name is '~3675~1' 
-- Equation name is '~3675~1', location is LC1_A23, type is buried.
-- synthesized logic cell 
_LC1_A23 = LCELL( _EQ181);
  _EQ181 =  IR6 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3710~1' 
-- Equation name is '~3710~1', location is LC2_A23, type is buried.
-- synthesized logic cell 
_LC2_A23 = LCELL( _EQ182);
  _EQ182 =  _LC1_A23 &  state~17
         #  data_in6 &  state~16 &  state~17;

-- Node name is '~3726~1' 
-- Equation name is '~3726~1', location is LC2_A20, type is buried.
-- synthesized logic cell 
_LC2_A20 = LCELL( _EQ183);
  _EQ183 =  IR5 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3761~1' 
-- Equation name is '~3761~1', location is LC3_A20, type is buried.
-- synthesized logic cell 
_LC3_A20 = LCELL( _EQ184);
  _EQ184 =  _LC2_A20 &  state~17
         #  data_in5 &  state~16 &  state~17;

-- Node name is '~3777~1' 
-- Equation name is '~3777~1', location is LC3_C15, type is buried.
-- synthesized logic cell 
_LC3_C15 = LCELL( _EQ185);
  _EQ185 =  IR4 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3812~1' 
-- Equation name is '~3812~1', location is LC4_C15, type is buried.
-- synthesized logic cell 
_LC4_C15 = LCELL( _EQ186);
  _EQ186 =  _LC3_C15 &  state~17
         #  data_in4 &  state~16 &  state~17;

-- Node name is '~3828~1' 
-- Equation name is '~3828~1', location is LC6_C6, type is buried.
-- synthesized logic cell 
_LC6_C6  = LCELL( _EQ187);
  _EQ187 =  IR3 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3863~1' 
-- Equation name is '~3863~1', location is LC8_C6, type is buried.
-- synthesized logic cell 
_LC8_C6  = LCELL( _EQ188);
  _EQ188 =  _LC6_C6 &  state~17
         #  data_in3 &  state~16 &  state~17;

-- Node name is '~3879~1' 
-- Equation name is '~3879~1', location is LC4_C6, type is buried.
-- synthesized logic cell 
_LC4_C6  = LCELL( _EQ189);
  _EQ189 =  IR2 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3914~1' 
-- Equation name is '~3914~1', location is LC5_C6, type is buried.
-- synthesized logic cell 
_LC5_C6  = LCELL( _EQ190);
  _EQ190 =  _LC4_C6 &  state~17
         #  data_in2 &  state~16 &  state~17;

-- Node name is '~3930~1' 
-- Equation name is '~3930~1', location is LC1_C15, type is buried.
-- synthesized logic cell 
_LC1_C15 = LCELL( _EQ191);
  _EQ191 =  IR1 & !_LC2_C11 &  state~4 & !state~16;

-- Node name is '~3965~1' 
-- Equation name is '~3965~1', location is LC2_C15, type is buried.
-- synthesized logic cell 
_LC2_C15 = LCELL( _EQ192);
  _EQ192 =  _LC1_C15 &  state~17
         #  data_in1 &  state~16 &  state~17;

-- Node name is ':3981' 
-- Equation name is '_LC8_C13', type is buried 
_LC8_C13 = LCELL( _EQ193);
  _EQ193 =  IR0 &  state~4;

-- Node name is '~4016~1' 
-- Equation name is '~4016~1', location is LC3_C6, type is buried.
-- synthesized logic cell 
_LC3_C6  = LCELL( _EQ194);
  _EQ194 = !state~17
         # !state~4 & !state~16
         #  _LC2_C11 & !state~16;

-- Node name is '~4016~2' 
-- Equation name is '~4016~2', location is LC1_C13, type is buried.
-- synthesized logic cell 
_LC1_C13 = LCELL( _EQ195);
  _EQ195 = !_LC2_C11 &  _LC8_C13 & !state~16
         #  data_in0 &  state~16;

-- Node name is '~4016~3' 
-- Equation name is '~4016~3', location is LC3_C13, type is buried.
-- synthesized logic cell 
_LC3_C13 = LCELL( _EQ196);
  _EQ196 =  _LC1_C13 &  state~17;

-- Node name is ':4029' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = LCELL( _EQ197);
  _EQ197 =  IR7 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC7 &  state~3;

-- Node name is ':4033' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = LCELL( _EQ198);
  _EQ198 =  _LC1_A10 & !state~4
         #  PC7 & !state~3 & !state~4;

-- Node name is '~4034~1' 
-- Equation name is '~4034~1', location is LC4_A10, type is buried.
-- synthesized logic cell 
_LC4_A10 = LCELL( _EQ199);
  _EQ199 =  _LC3_A10 & !state~5
         #  _LC2_A11 & !state~5
         #  PC7 &  state~5;

-- Node name is '~4040~1' 
-- Equation name is '~4040~1', location is LC6_A10, type is buried.
-- synthesized logic cell 
_LC6_A10 = LCELL( _EQ200);
  _EQ200 =  _LC4_A10 & !state~6 & !state~7
         #  PC7 &  state~6
         #  PC7 &  state~7;

-- Node name is '~4046~1' 
-- Equation name is '~4046~1', location is LC7_A10, type is buried.
-- synthesized logic cell 
_LC7_A10 = LCELL( _EQ201);
  _EQ201 =  _LC6_A10 & !state~8 & !state~9
         #  PC7 &  state~8
         #  PC7 &  state~9;

-- Node name is '~4052~1' 
-- Equation name is '~4052~1', location is LC5_A10, type is buried.
-- synthesized logic cell 
_LC5_A10 = LCELL( _EQ202);
  _EQ202 =  _LC7_A10 & !state~10 & !state~11
         #  PC7 &  state~10
         #  PC7 &  state~11;

-- Node name is '~4058~1' 
-- Equation name is '~4058~1', location is LC6_A8, type is buried.
-- synthesized logic cell 
_LC6_A8  = LCELL( _EQ203);
  _EQ203 =  _LC5_A10 & !state~12 & !state~13
         #  PC7 &  state~12
         #  PC7 &  state~13;

-- Node name is ':4065' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = LCELL( _EQ204);
  _EQ204 = !PC6 &  PC7 &  state~16
         # !_LC1_C9 &  PC7 &  state~16
         #  _LC1_C9 &  PC6 & !PC7 &  state~16;

-- Node name is ':4066' 
-- Equation name is '_LC7_A8', type is buried 
_LC7_A8  = LCELL( _EQ205);
  _EQ205 =  _LC6_A8 & !state~14 & !state~16
         #  PC7 &  state~14 & !state~16;

-- Node name is '~4079~1' 
-- Equation name is '~4079~1', location is LC1_A6, type is buried.
-- synthesized logic cell 
_LC1_A6  = LCELL( _EQ206);
  _EQ206 =  IR6 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC6
         #  PC6 & !state~3;

-- Node name is ':4080' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = LCELL( _EQ207);
  _EQ207 =  IR6 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC6 &  state~3;

-- Node name is '~4082~1' 
-- Equation name is '~4082~1', location is LC2_A6, type is buried.
-- synthesized logic cell 
_LC2_A6  = LCELL( _EQ208);
  _EQ208 =  IR6 &  state~4
         #  _LC1_A6 & !state~4;

-- Node name is '~4088~1' 
-- Equation name is '~4088~1', location is LC3_A6, type is buried.
-- synthesized logic cell 
_LC3_A6  = LCELL( _EQ209);
  _EQ209 =  _LC2_A6 & !state~5 & !state~6
         #  PC6 &  state~5
         #  PC6 &  state~6;

-- Node name is '~4094~1' 
-- Equation name is '~4094~1', location is LC5_A6, type is buried.
-- synthesized logic cell 
_LC5_A6  = LCELL( _EQ210);
  _EQ210 =  _LC3_A6 & !state~7 & !state~8
         #  PC6 &  state~7
         #  PC6 &  state~8;

-- Node name is '~4100~1' 
-- Equation name is '~4100~1', location is LC8_A6, type is buried.
-- synthesized logic cell 
_LC8_A6  = LCELL( _EQ211);
  _EQ211 =  _LC5_A6 & !state~9 & !state~10
         #  PC6 &  state~9
         #  PC6 &  state~10;

-- Node name is '~4106~1' 
-- Equation name is '~4106~1', location is LC2_A8, type is buried.
-- synthesized logic cell 
_LC2_A8  = LCELL( _EQ212);
  _EQ212 =  _LC8_A6 & !state~11 & !state~12
         #  PC6 &  state~11
         #  PC6 &  state~12;

-- Node name is '~4112~1' 
-- Equation name is '~4112~1', location is LC3_A8, type is buried.
-- synthesized logic cell 
_LC3_A8  = LCELL( _EQ213);
  _EQ213 =  _LC2_A8 & !state~13 & !state~14
         #  PC6 &  state~13
         #  PC6 &  state~14;

-- Node name is '~4115~1' 
-- Equation name is '~4115~1', location is LC4_A8, type is buried.
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ214);
  _EQ214 =  _LC3_A8 & !state~16
         # !_LC1_C9 &  PC6 &  state~16
         #  _LC1_C9 & !PC6 &  state~16;

-- Node name is '~4130~1' 
-- Equation name is '~4130~1', location is LC3_A9, type is buried.
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ215);
  _EQ215 =  IR5 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC5
         #  PC5 & !state~3;

-- Node name is ':4131' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = LCELL( _EQ216);
  _EQ216 =  IR5 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC5 &  state~3;

-- Node name is '~4133~1' 
-- Equation name is '~4133~1', location is LC4_A9, type is buried.
-- synthesized logic cell 
_LC4_A9  = LCELL( _EQ217);
  _EQ217 =  IR5 &  state~4
         #  _LC3_A9 & !state~4;

-- Node name is '~4139~1' 
-- Equation name is '~4139~1', location is LC5_A9, type is buried.
-- synthesized logic cell 
_LC5_A9  = LCELL( _EQ218);
  _EQ218 =  _LC4_A9 & !state~5 & !state~6
         #  PC5 &  state~5
         #  PC5 &  state~6;

-- Node name is '~4145~1' 
-- Equation name is '~4145~1', location is LC6_A9, type is buried.
-- synthesized logic cell 
_LC6_A9  = LCELL( _EQ219);
  _EQ219 =  _LC5_A9 & !state~7 & !state~8
         #  PC5 &  state~7
         #  PC5 &  state~8;

-- Node name is '~4151~1' 
-- Equation name is '~4151~1', location is LC1_A9, type is buried.
-- synthesized logic cell 
_LC1_A9  = LCELL( _EQ220);
  _EQ220 =  _LC6_A9 & !state~9 & !state~10
         #  PC5 &  state~9
         #  PC5 &  state~10;

-- Node name is '~4157~1' 
-- Equation name is '~4157~1', location is LC3_C11, type is buried.
-- synthesized logic cell 
_LC3_C11 = LCELL( _EQ221);
  _EQ221 =  _LC1_A9 & !state~11 & !state~12
         #  PC5 &  state~11
         #  PC5 &  state~12;

-- Node name is '~4163~1' 
-- Equation name is '~4163~1', location is LC4_C11, type is buried.
-- synthesized logic cell 
_LC4_C11 = LCELL( _EQ222);
  _EQ222 =  _LC3_C11 & !state~13 & !state~14
         #  PC5 &  state~13
         #  PC5 &  state~14;

-- Node name is '~4166~1' 
-- Equation name is '~4166~1', location is LC7_C11, type is buried.
-- synthesized logic cell 
_LC7_C11 = LCELL( _EQ223);
  _EQ223 =  _LC4_C11 & !state~16
         # !_LC6_C11 &  PC5 &  state~16
         #  _LC6_C11 & !PC5 &  state~16;

-- Node name is '~4181~1' 
-- Equation name is '~4181~1', location is LC1_C3, type is buried.
-- synthesized logic cell 
_LC1_C3  = LCELL( _EQ224);
  _EQ224 =  IR4 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC4
         #  PC4 & !state~3;

-- Node name is ':4182' 
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = LCELL( _EQ225);
  _EQ225 =  IR4 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC4 &  state~3;

-- Node name is '~4184~1' 
-- Equation name is '~4184~1', location is LC2_C3, type is buried.
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ226);
  _EQ226 =  IR4 &  state~4
         #  _LC1_C3 & !state~4;

-- Node name is '~4190~1' 
-- Equation name is '~4190~1', location is LC3_C3, type is buried.
-- synthesized logic cell 
_LC3_C3  = LCELL( _EQ227);
  _EQ227 =  _LC2_C3 & !state~5 & !state~6
         #  PC4 &  state~5
         #  PC4 &  state~6;

-- Node name is '~4196~1' 
-- Equation name is '~4196~1', location is LC6_C3, type is buried.
-- synthesized logic cell 
_LC6_C3  = LCELL( _EQ228);
  _EQ228 =  _LC3_C3 & !state~7 & !state~8
         #  PC4 &  state~7
         #  PC4 &  state~8;

-- Node name is '~4202~1' 
-- Equation name is '~4202~1', location is LC5_C3, type is buried.
-- synthesized logic cell 
_LC5_C3  = LCELL( _EQ229);
  _EQ229 =  _LC6_C3 & !state~9 & !state~10
         #  PC4 &  state~9
         #  PC4 &  state~10;

-- Node name is '~4208~1' 
-- Equation name is '~4208~1', location is LC5_C9, type is buried.
-- synthesized logic cell 
_LC5_C9  = LCELL( _EQ230);
  _EQ230 =  _LC5_C3 & !state~11 & !state~12
         #  PC4 &  state~11
         #  PC4 &  state~12;

-- Node name is '~4214~1' 
-- Equation name is '~4214~1', location is LC6_C9, type is buried.
-- synthesized logic cell 
_LC6_C9  = LCELL( _EQ231);
  _EQ231 =  _LC5_C9 & !state~13 & !state~14
         #  PC4 &  state~13
         #  PC4 &  state~14;

-- Node name is '~4217~1' 
-- Equation name is '~4217~1', location is LC8_C9, type is buried.
-- synthesized logic cell 
_LC8_C9  = LCELL( _EQ232);
  _EQ232 =  _LC6_C9 & !state~16
         # !_LC7_C9 &  PC4 &  state~16
         #  _LC7_C9 & !PC4 &  state~16;

-- Node name is '~4232~1' 
-- Equation name is '~4232~1', location is LC2_C12, type is buried.
-- synthesized logic cell 
_LC2_C12 = LCELL( _EQ233);
  _EQ233 =  IR3 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC3
         #  PC3 & !state~3;

-- Node name is ':4233' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = LCELL( _EQ234);
  _EQ234 =  IR3 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC3 &  state~3;

-- Node name is '~4235~1' 
-- Equation name is '~4235~1', location is LC3_C12, type is buried.
-- synthesized logic cell 
_LC3_C12 = LCELL( _EQ235);
  _EQ235 =  IR3 &  state~4
         #  _LC2_C12 & !state~4;

-- Node name is '~4241~1' 
-- Equation name is '~4241~1', location is LC4_C12, type is buried.
-- synthesized logic cell 
_LC4_C12 = LCELL( _EQ236);
  _EQ236 =  _LC3_C12 & !state~5 & !state~6
         #  PC3 &  state~5
         #  PC3 &  state~6;

-- Node name is '~4247~1' 
-- Equation name is '~4247~1', location is LC5_C12, type is buried.
-- synthesized logic cell 
_LC5_C12 = LCELL( _EQ237);
  _EQ237 =  _LC4_C12 & !state~7 & !state~8
         #  PC3 &  state~7
         #  PC3 &  state~8;

-- Node name is '~4253~1' 
-- Equation name is '~4253~1', location is LC8_C12, type is buried.
-- synthesized logic cell 
_LC8_C12 = LCELL( _EQ238);
  _EQ238 =  _LC5_C12 & !state~9 & !state~10
         #  PC3 &  state~9
         #  PC3 &  state~10;

-- Node name is '~4259~1' 
-- Equation name is '~4259~1', location is LC4_C9, type is buried.
-- synthesized logic cell 
_LC4_C9  = LCELL( _EQ239);
  _EQ239 =  _LC8_C12 & !state~11 & !state~12
         #  PC3 &  state~11
         #  PC3 &  state~12;

-- Node name is '~4265~1' 
-- Equation name is '~4265~1', location is LC2_C9, type is buried.
-- synthesized logic cell 
_LC2_C9  = LCELL( _EQ240);
  _EQ240 =  _LC4_C9 & !state~13 & !state~14
         #  PC3 &  state~13
         #  PC3 &  state~14;

-- Node name is '~4268~1' 
-- Equation name is '~4268~1', location is LC8_C2, type is buried.
-- synthesized logic cell 
_LC8_C2  = LCELL( _EQ241);
  _EQ241 =  _LC2_C9 & !state~16
         # !_LC5_C2 &  PC3 &  state~16
         #  _LC5_C2 & !PC3 &  state~16;

-- Node name is '~4283~1' 
-- Equation name is '~4283~1', location is LC1_C10, type is buried.
-- synthesized logic cell 
_LC1_C10 = LCELL( _EQ242);
  _EQ242 =  IR2 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC2
         #  PC2 & !state~3;

-- Node name is ':4284' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ243);
  _EQ243 =  IR2 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC2 &  state~3;

-- Node name is '~4286~1' 
-- Equation name is '~4286~1', location is LC2_C10, type is buried.
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ244);
  _EQ244 =  IR2 &  state~4
         #  _LC1_C10 & !state~4;

-- Node name is '~4292~1' 
-- Equation name is '~4292~1', location is LC3_C10, type is buried.
-- synthesized logic cell 
_LC3_C10 = LCELL( _EQ245);
  _EQ245 =  _LC2_C10 & !state~5 & !state~6
         #  PC2 &  state~5
         #  PC2 &  state~6;

-- Node name is '~4298~1' 
-- Equation name is '~4298~1', location is LC4_C10, type is buried.
-- synthesized logic cell 
_LC4_C10 = LCELL( _EQ246);
  _EQ246 =  _LC3_C10 & !state~7 & !state~8
         #  PC2 &  state~7
         #  PC2 &  state~8;

-- Node name is '~4304~1' 
-- Equation name is '~4304~1', location is LC5_C10, type is buried.
-- synthesized logic cell 
_LC5_C10 = LCELL( _EQ247);
  _EQ247 =  _LC4_C10 & !state~9 & !state~10
         #  PC2 &  state~9
         #  PC2 &  state~10;

-- Node name is '~4310~1' 
-- Equation name is '~4310~1', location is LC3_C2, type is buried.
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ248);
  _EQ248 =  _LC5_C10 & !state~11 & !state~12
         #  PC2 &  state~11
         #  PC2 &  state~12;

-- Node name is '~4316~1' 
-- Equation name is '~4316~1', location is LC4_C2, type is buried.
-- synthesized logic cell 
_LC4_C2  = LCELL( _EQ249);
  _EQ249 =  _LC3_C2 & !state~13 & !state~14
         #  PC2 &  state~13
         #  PC2 &  state~14;

-- Node name is '~4319~1' 
-- Equation name is '~4319~1', location is LC7_C2, type is buried.
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ250);
  _EQ250 =  _LC4_C2 & !state~16
         # !_LC6_C2 &  PC2 &  state~16
         #  _LC6_C2 & !PC2 &  state~16;

-- Node name is '~4334~1' 
-- Equation name is '~4334~1', location is LC2_C16, type is buried.
-- synthesized logic cell 
_LC2_C16 = LCELL( _EQ251);
  _EQ251 =  IR1 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC1
         #  PC1 & !state~3;

-- Node name is ':4335' 
-- Equation name is '_LC6_C16', type is buried 
_LC6_C16 = LCELL( _EQ252);
  _EQ252 =  IR1 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC1 &  state~3;

-- Node name is '~4337~1' 
-- Equation name is '~4337~1', location is LC3_C16, type is buried.
-- synthesized logic cell 
_LC3_C16 = LCELL( _EQ253);
  _EQ253 =  IR1 &  state~4
         #  _LC2_C16 & !state~4;

-- Node name is '~4343~1' 
-- Equation name is '~4343~1', location is LC4_C16, type is buried.
-- synthesized logic cell 
_LC4_C16 = LCELL( _EQ254);
  _EQ254 =  _LC3_C16 & !state~5 & !state~6
         #  PC1 &  state~5
         #  PC1 &  state~6;

-- Node name is '~4349~1' 
-- Equation name is '~4349~1', location is LC5_C16, type is buried.
-- synthesized logic cell 
_LC5_C16 = LCELL( _EQ255);
  _EQ255 =  _LC4_C16 & !state~7 & !state~8
         #  PC1 &  state~7
         #  PC1 &  state~8;

-- Node name is '~4355~1' 
-- Equation name is '~4355~1', location is LC1_C16, type is buried.
-- synthesized logic cell 
_LC1_C16 = LCELL( _EQ256);
  _EQ256 =  _LC5_C16 & !state~9 & !state~10
         #  PC1 &  state~9
         #  PC1 &  state~10;

-- Node name is '~4361~1' 
-- Equation name is '~4361~1', location is LC6_C17, type is buried.
-- synthesized logic cell 
_LC6_C17 = LCELL( _EQ257);
  _EQ257 =  _LC1_C16 & !state~11 & !state~12
         #  PC1 &  state~11
         #  PC1 &  state~12;

-- Node name is '~4367~1' 
-- Equation name is '~4367~1', location is LC7_C17, type is buried.
-- synthesized logic cell 
_LC7_C17 = LCELL( _EQ258);
  _EQ258 =  _LC6_C17 & !state~13 & !state~14
         #  PC1 &  state~13
         #  PC1 &  state~14;

-- Node name is '~4370~1' 
-- Equation name is '~4370~1', location is LC8_C17, type is buried.
-- synthesized logic cell 
_LC8_C17 = LCELL( _EQ259);
  _EQ259 =  _LC7_C17 & !state~16
         # !PC0 &  PC1 &  state~16
         #  PC0 & !PC1 &  state~16;

-- Node name is ':4386' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = LCELL( _EQ260);
  _EQ260 =  IR0 &  _LC3_B13 &  state~3
         # !_LC3_B13 &  PC0 &  state~3;

-- Node name is ':4390' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = LCELL( _EQ261);
  _EQ261 =  _LC2_C20 & !state~4
         #  PC0 & !state~3 & !state~4;

-- Node name is '~4391~1' 
-- Equation name is '~4391~1', location is LC4_C20, type is buried.
-- synthesized logic cell 
_LC4_C20 = LCELL( _EQ262);
  _EQ262 =  _LC3_C20 & !state~5
         #  _LC8_C13 & !state~5
         #  PC0 &  state~5;

-- Node name is '~4397~1' 
-- Equation name is '~4397~1', location is LC6_C20, type is buried.
-- synthesized logic cell 
_LC6_C20 = LCELL( _EQ263);
  _EQ263 =  _LC4_C20 & !state~6 & !state~7
         #  PC0 &  state~6
         #  PC0 &  state~7;

-- Node name is '~4403~1' 
-- Equation name is '~4403~1', location is LC7_C20, type is buried.
-- synthesized logic cell 
_LC7_C20 = LCELL( _EQ264);
  _EQ264 =  _LC6_C20 & !state~8 & !state~9
         #  PC0 &  state~8
         #  PC0 &  state~9;

-- Node name is '~4409~1' 
-- Equation name is '~4409~1', location is LC5_C20, type is buried.
-- synthesized logic cell 
_LC5_C20 = LCELL( _EQ265);
  _EQ265 =  _LC7_C20 & !state~10 & !state~11
         #  PC0 &  state~10
         #  PC0 &  state~11;

-- Node name is '~4415~1' 
-- Equation name is '~4415~1', location is LC4_C17, type is buried.
-- synthesized logic cell 
_LC4_C17 = LCELL( _EQ266);
  _EQ266 =  _LC5_C20 & !state~12 & !state~13
         #  PC0 &  state~12
         #  PC0 &  state~13;

-- Node name is '~4421~1' 
-- Equation name is '~4421~1', location is LC5_C17, type is buried.
-- synthesized logic cell 
_LC5_C17 = LCELL( _EQ267);
  _EQ267 =  _LC4_C17 & !state~14 & !state~16
         #  PC0 &  state~14 & !state~16
         # !PC0 &  state~16;

-- Node name is '~4433~1' 
-- Equation name is '~4433~1', location is LC1_A4, type is buried.
-- synthesized logic cell 
_LC1_A4  = LCELL( _EQ268);
  _EQ268 =  MAR7 &  state~2
         #  PC7 & !state~2;

-- Node name is ':4441' 
-- Equation name is '_LC8_A10', type is buried 
_LC8_A10 = LCELL( _EQ269);
  _EQ269 =  _LC1_A4 & !state~3 & !state~4
         #  _LC1_A10 & !state~4;

-- Node name is '~4442~1' 
-- Equation name is '~4442~1', location is LC2_A10, type is buried.
-- synthesized logic cell 
_LC2_A10 = LCELL( _EQ270);
  _EQ270 =  PC7 &  state~5
         #  _LC8_A10 & !state~5
         #  _LC2_A11 & !state~5;

-- Node name is '~4448~1' 
-- Equation name is '~4448~1', location is LC2_A4, type is buried.
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ271);
  _EQ271 =  PC7 &  state~7
         #  PC7 &  state~6
         #  _LC2_A10 & !state~6 & !state~7;

-- Node name is '~4454~1' 
-- Equation name is '~4454~1', location is LC3_A4, type is buried.
-- synthesized logic cell 
_LC3_A4  = LCELL( _EQ272);
  _EQ272 =  PC7 &  state~9
         #  PC7 &  state~8
         #  _LC2_A4 & !state~8 & !state~9;

-- Node name is '~4460~1' 
-- Equation name is '~4460~1', location is LC4_A4, type is buried.
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ273);
  _EQ273 =  _LC3_A4 & !state~10 & !state~11
         #  MAR7 &  state~10
         #  MAR7 &  state~11;

-- Node name is '~4463~1' 
-- Equation name is '~4463~1', location is LC5_A4, type is buried.
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ274);
  _EQ274 =  AC7 &  state~12
         #  _LC4_A4 & !state~12;

-- Node name is '~4469~1' 
-- Equation name is '~4469~1', location is LC6_A4, type is buried.
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ275);
  _EQ275 =  PC7 &  state~14
         #  PC7 &  state~13
         #  _LC5_A4 & !state~13 & !state~14;

-- Node name is '~4472~1' 
-- Equation name is '~4472~1', location is LC7_A4, type is buried.
-- synthesized logic cell 
_LC7_A4  = LCELL( _EQ276);
  _EQ276 =  data_in7 &  state~16
         #  _LC6_A4 & !state~16;

-- Node name is ':4489' 
-- Equation name is '_LC7_A6', type is buried 
_LC7_A6  = LCELL( _EQ277);
  _EQ277 =  MAR6 &  state~2 & !state~3
         #  PC6 & !state~2 & !state~3;

-- Node name is '~4490~1' 
-- Equation name is '~4490~1', location is LC4_A6, type is buried.
-- synthesized logic cell 
_LC4_A6  = LCELL( _EQ278);
  _EQ278 =  IR6 &  state~4
         #  _LC6_A6 & !state~4
         #  _LC7_A6 & !state~4;

-- Node name is '~4493~1' 
-- Equation name is '~4493~1', location is LC2_A5, type is buried.
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ279);
  _EQ279 =  PC6 &  state~5
         #  _LC4_A6 & !state~5;

-- Node name is '~4499~1' 
-- Equation name is '~4499~1', location is LC3_A5, type is buried.
-- synthesized logic cell 
_LC3_A5  = LCELL( _EQ280);
  _EQ280 =  PC6 &  state~7
         #  PC6 &  state~6
         #  _LC2_A5 & !state~6 & !state~7;

-- Node name is '~4505~1' 
-- Equation name is '~4505~1', location is LC4_A5, type is buried.
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ281);
  _EQ281 =  PC6 &  state~9
         #  PC6 &  state~8
         #  _LC3_A5 & !state~8 & !state~9;

-- Node name is '~4511~1' 
-- Equation name is '~4511~1', location is LC5_A5, type is buried.
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ282);
  _EQ282 =  _LC4_A5 & !state~10 & !state~11
         #  MAR6 &  state~10
         #  MAR6 &  state~11;

-- Node name is '~4514~1' 
-- Equation name is '~4514~1', location is LC6_A5, type is buried.
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ283);
  _EQ283 =  AC6 &  state~12
         #  _LC5_A5 & !state~12;

-- Node name is '~4520~1' 
-- Equation name is '~4520~1', location is LC7_A5, type is buried.
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ284);
  _EQ284 =  PC6 &  state~14
         #  PC6 &  state~13
         #  _LC6_A5 & !state~13 & !state~14;

-- Node name is '~4523~1' 
-- Equation name is '~4523~1', location is LC8_A5, type is buried.
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ285);
  _EQ285 =  data_in6 &  state~16
         #  _LC7_A5 & !state~16;

-- Node name is ':4540' 
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = LCELL( _EQ286);
  _EQ286 =  MAR5 &  state~2 & !state~3
         #  PC5 & !state~2 & !state~3;

-- Node name is '~4541~1' 
-- Equation name is '~4541~1', location is LC2_A9, type is buried.
-- synthesized logic cell 
_LC2_A9  = LCELL( _EQ287);
  _EQ287 =  IR5 &  state~4
         #  _LC7_A9 & !state~4
         #  _LC8_A9 & !state~4;

-- Node name is '~4544~1' 
-- Equation name is '~4544~1', location is LC2_A2, type is buried.
-- synthesized logic cell 
_LC2_A2  = LCELL( _EQ288);
  _EQ288 =  PC5 &  state~5
         #  _LC2_A9 & !state~5;

-- Node name is '~4550~1' 
-- Equation name is '~4550~1', location is LC3_A2, type is buried.
-- synthesized logic cell 
_LC3_A2  = LCELL( _EQ289);
  _EQ289 =  PC5 &  state~7
         #  PC5 &  state~6
         #  _LC2_A2 & !state~6 & !state~7;

-- Node name is '~4556~1' 
-- Equation name is '~4556~1', location is LC4_A2, type is buried.
-- synthesized logic cell 
_LC4_A2  = LCELL( _EQ290);
  _EQ290 =  PC5 &  state~9
         #  PC5 &  state~8
         #  _LC3_A2 & !state~8 & !state~9;

-- Node name is '~4562~1' 
-- Equation name is '~4562~1', location is LC5_A2, type is buried.
-- synthesized logic cell 
_LC5_A2  = LCELL( _EQ291);
  _EQ291 =  _LC4_A2 & !state~10 & !state~11
         #  MAR5 &  state~10
         #  MAR5 &  state~11;

-- Node name is '~4565~1' 
-- Equation name is '~4565~1', location is LC6_A2, type is buried.
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ292);
  _EQ292 =  AC5 &  state~12
         #  _LC5_A2 & !state~12;

-- Node name is '~4571~1' 
-- Equation name is '~4571~1', location is LC7_A2, type is buried.
-- synthesized logic cell 
_LC7_A2  = LCELL( _EQ293);
  _EQ293 =  PC5 &  state~14
         #  PC5 &  state~13
         #  _LC6_A2 & !state~13 & !state~14;

-- Node name is '~4574~1' 
-- Equation name is '~4574~1', location is LC8_A2, type is buried.
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ294);
  _EQ294 =  data_in5 &  state~16
         #  _LC7_A2 & !state~16;

-- Node name is ':4591' 
-- Equation name is '_LC8_C3', type is buried 
_LC8_C3  = LCELL( _EQ295);
  _EQ295 =  MAR4 &  state~2 & !state~3
         #  PC4 & !state~2 & !state~3;

-- Node name is '~4592~1' 
-- Equation name is '~4592~1', location is LC4_C3, type is buried.
-- synthesized logic cell 
_LC4_C3  = LCELL( _EQ296);
  _EQ296 =  IR4 &  state~4
         #  _LC7_C3 & !state~4
         #  _LC8_C3 & !state~4;

-- Node name is '~4595~1' 
-- Equation name is '~4595~1', location is LC2_C1, type is buried.
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ297);
  _EQ297 =  PC4 &  state~5
         #  _LC4_C3 & !state~5;

-- Node name is '~4601~1' 
-- Equation name is '~4601~1', location is LC3_C1, type is buried.
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ298);
  _EQ298 =  PC4 &  state~7
         #  PC4 &  state~6
         #  _LC2_C1 & !state~6 & !state~7;

-- Node name is '~4607~1' 
-- Equation name is '~4607~1', location is LC4_C1, type is buried.
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ299);
  _EQ299 =  PC4 &  state~9
         #  PC4 &  state~8
         #  _LC3_C1 & !state~8 & !state~9;

-- Node name is '~4613~1' 
-- Equation name is '~4613~1', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ300);
  _EQ300 =  _LC4_C1 & !state~10 & !state~11
         #  MAR4 &  state~10
         #  MAR4 &  state~11;

-- Node name is '~4616~1' 
-- Equation name is '~4616~1', location is LC6_C1, type is buried.
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ301);
  _EQ301 =  AC4 &  state~12
         #  _LC5_C1 & !state~12;

-- Node name is '~4622~1' 
-- Equation name is '~4622~1', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ302);
  _EQ302 =  PC4 &  state~14
         #  PC4 &  state~13
         #  _LC6_C1 & !state~13 & !state~14;

-- Node name is '~4625~1' 
-- Equation name is '~4625~1', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ303);
  _EQ303 =  data_in4 &  state~16
         #  _LC7_C1 & !state~16;

-- Node name is ':4642' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = LCELL( _EQ304);
  _EQ304 =  MAR3 &  state~2 & !state~3
         #  PC3 & !state~2 & !state~3;

-- Node name is '~4643~1' 
-- Equation name is '~4643~1', location is LC1_C12, type is buried.
-- synthesized logic cell 
_LC1_C12 = LCELL( _EQ305);
  _EQ305 =  IR3 &  state~4
         #  _LC6_C12 & !state~4
         #  _LC7_C12 & !state~4;

-- Node name is '~4646~1' 
-- Equation name is '~4646~1', location is LC1_C4, type is buried.
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ306);
  _EQ306 =  PC3 &  state~5
         #  _LC1_C12 & !state~5;

-- Node name is '~4652~1' 
-- Equation name is '~4652~1', location is LC2_C4, type is buried.
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ307);
  _EQ307 =  PC3 &  state~7
         #  PC3 &  state~6
         #  _LC1_C4 & !state~6 & !state~7;

-- Node name is '~4658~1' 
-- Equation name is '~4658~1', location is LC3_C4, type is buried.
-- synthesized logic cell 
_LC3_C4  = LCELL( _EQ308);
  _EQ308 =  PC3 &  state~9
         #  PC3 &  state~8
         #  _LC2_C4 & !state~8 & !state~9;

-- Node name is '~4664~1' 
-- Equation name is '~4664~1', location is LC5_C4, type is buried.
-- synthesized logic cell 
_LC5_C4  = LCELL( _EQ309);
  _EQ309 =  _LC3_C4 & !state~10 & !state~11
         #  MAR3 &  state~10
         #  MAR3 &  state~11;

-- Node name is '~4667~1' 
-- Equation name is '~4667~1', location is LC6_C4, type is buried.
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ310);
  _EQ310 =  AC3 &  state~12
         #  _LC5_C4 & !state~12;

-- Node name is '~4673~1' 
-- Equation name is '~4673~1', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ311);
  _EQ311 =  PC3 &  state~14
         #  PC3 &  state~13
         #  _LC6_C4 & !state~13 & !state~14;

-- Node name is '~4676~1' 
-- Equation name is '~4676~1', location is LC8_C4, type is buried.
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ312);
  _EQ312 =  data_in3 &  state~16
         #  _LC7_C4 & !state~16;

-- Node name is ':4693' 
-- Equation name is '_LC7_C10', type is buried 
_LC7_C10 = LCELL( _EQ313);
  _EQ313 =  MAR2 &  state~2 & !state~3
         #  PC2 & !state~2 & !state~3;

-- Node name is '~4694~1' 
-- Equation name is '~4694~1', location is LC8_C10, type is buried.
-- synthesized logic cell 
_LC8_C10 = LCELL( _EQ314);
  _EQ314 =  IR2 &  state~4
         #  _LC6_C10 & !state~4
         #  _LC7_C10 & !state~4;

-- Node name is '~4697~1' 
-- Equation name is '~4697~1', location is LC1_C5, type is buried.
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ315);
  _EQ315 =  PC2 &  state~5
         #  _LC8_C10 & !state~5;

-- Node name is '~4703~1' 
-- Equation name is '~4703~1', location is LC2_C5, type is buried.
-- synthesized logic cell 
_LC2_C5  = LCELL( _EQ316);
  _EQ316 =  PC2 &  state~7
         #  PC2 &  state~6
         #  _LC1_C5 & !state~6 & !state~7;

-- Node name is '~4709~1' 
-- Equation name is '~4709~1', location is LC3_C5, type is buried.
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ317);
  _EQ317 =  PC2 &  state~9
         #  PC2 &  state~8
         #  _LC2_C5 & !state~8 & !state~9;

-- Node name is '~4715~1' 
-- Equation name is '~4715~1', location is LC4_C5, type is buried.
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ318);
  _EQ318 =  _LC3_C5 & !state~10 & !state~11
         #  MAR2 &  state~10
         #  MAR2 &  state~11;

-- Node name is '~4718~1' 
-- Equation name is '~4718~1', location is LC6_C5, type is buried.
-- synthesized logic cell 
_LC6_C5  = LCELL( _EQ319);
  _EQ319 =  AC2 &  state~12
         #  _LC4_C5 & !state~12;

-- Node name is '~4724~1' 
-- Equation name is '~4724~1', location is LC7_C5, type is buried.
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ320);
  _EQ320 =  PC2 &  state~14
         #  PC2 &  state~13
         #  _LC6_C5 & !state~13 & !state~14;

-- Node name is '~4727~1' 
-- Equation name is '~4727~1', location is LC8_C5, type is buried.
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ321);
  _EQ321 =  data_in2 &  state~16
         #  _LC7_C5 & !state~16;

-- Node name is ':4744' 
-- Equation name is '_LC7_C16', type is buried 
_LC7_C16 = LCELL( _EQ322);
  _EQ322 =  MAR1 &  state~2 & !state~3
         #  PC1 & !state~2 & !state~3;

-- Node name is '~4745~1' 
-- Equation name is '~4745~1', location is LC8_C16, type is buried.
-- synthesized logic cell 
_LC8_C16 = LCELL( _EQ323);
  _EQ323 =  IR1 &  state~4
         #  _LC6_C16 & !state~4
         #  _LC7_C16 & !state~4;

-- Node name is '~4748~1' 
-- Equation name is '~4748~1', location is LC1_C18, type is buried.
-- synthesized logic cell 
_LC1_C18 = LCELL( _EQ324);
  _EQ324 =  PC1 &  state~5
         #  _LC8_C16 & !state~5;

-- Node name is '~4754~1' 
-- Equation name is '~4754~1', location is LC2_C18, type is buried.
-- synthesized logic cell 
_LC2_C18 = LCELL( _EQ325);
  _EQ325 =  PC1 &  state~7
         #  PC1 &  state~6
         #  _LC1_C18 & !state~6 & !state~7;

-- Node name is '~4760~1' 
-- Equation name is '~4760~1', location is LC3_C18, type is buried.
-- synthesized logic cell 
_LC3_C18 = LCELL( _EQ326);
  _EQ326 =  PC1 &  state~9
         #  PC1 &  state~8
         #  _LC2_C18 & !state~8 & !state~9;

-- Node name is '~4766~1' 
-- Equation name is '~4766~1', location is LC4_C18, type is buried.
-- synthesized logic cell 
_LC4_C18 = LCELL( _EQ327);
  _EQ327 =  _LC3_C18 & !state~10 & !state~11
         #  MAR1 &  state~10
         #  MAR1 &  state~11;

-- Node name is '~4769~1' 
-- Equation name is '~4769~1', location is LC5_C18, type is buried.
-- synthesized logic cell 
_LC5_C18 = LCELL( _EQ328);
  _EQ328 =  AC1 &  state~12
         #  _LC4_C18 & !state~12;

-- Node name is '~4775~1' 
-- Equation name is '~4775~1', location is LC6_C18, type is buried.
-- synthesized logic cell 
_LC6_C18 = LCELL( _EQ329);
  _EQ329 =  PC1 &  state~14
         #  PC1 &  state~13
         #  _LC5_C18 & !state~13 & !state~14;

-- Node name is '~4778~1' 
-- Equation name is '~4778~1', location is LC8_C18, type is buried.
-- synthesized logic cell 
_LC8_C18 = LCELL( _EQ330);
  _EQ330 =  data_in1 &  state~16
         #  _LC6_C18 & !state~16;

-- Node name is '~4790~1' 
-- Equation name is '~4790~1', location is LC5_C22, type is buried.
-- synthesized logic cell 
_LC5_C22 = LCELL( _EQ331);
  _EQ331 =  MAR0 &  state~2
         #  PC0 & !state~2;

-- Node name is ':4798' 
-- Equation name is '_LC8_C20', type is buried 
_LC8_C20 = LCELL( _EQ332);
  _EQ332 =  _LC5_C22 & !state~3 & !state~4
         #  _LC2_C20 & !state~4;

-- Node name is '~4799~1' 
-- Equation name is '~4799~1', location is LC1_C20, type is buried.
-- synthesized logic cell 
_LC1_C20 = LCELL( _EQ333);
  _EQ333 =  PC0 &  state~5
         #  _LC8_C20 & !state~5
         #  _LC8_C13 & !state~5;

-- Node name is '~4805~1' 
-- Equation name is '~4805~1', location is LC1_C22, type is buried.
-- synthesized logic cell 
_LC1_C22 = LCELL( _EQ334);
  _EQ334 =  PC0 &  state~7
         #  PC0 &  state~6
         #  _LC1_C20 & !state~6 & !state~7;

-- Node name is '~4811~1' 
-- Equation name is '~4811~1', location is LC2_C22, type is buried.
-- synthesized logic cell 
_LC2_C22 = LCELL( _EQ335);
  _EQ335 =  PC0 &  state~9
         #  PC0 &  state~8
         #  _LC1_C22 & !state~8 & !state~9;

-- Node name is '~4817~1' 
-- Equation name is '~4817~1', location is LC3_C22, type is buried.
-- synthesized logic cell 
_LC3_C22 = LCELL( _EQ336);
  _EQ336 =  _LC2_C22 & !state~10 & !state~11
         #  MAR0 &  state~10
         #  MAR0 &  state~11;

-- Node name is '~4820~1' 
-- Equation name is '~4820~1', location is LC4_C22, type is buried.
-- synthesized logic cell 
_LC4_C22 = LCELL( _EQ337);
  _EQ337 =  AC0 &  state~12
         #  _LC3_C22 & !state~12;

-- Node name is '~4826~1' 
-- Equation name is '~4826~1', location is LC7_C22, type is buried.
-- synthesized logic cell 
_LC7_C22 = LCELL( _EQ338);
  _EQ338 =  PC0 &  state~14
         #  PC0 &  state~13
         #  _LC4_C22 & !state~13 & !state~14;

-- Node name is '~4829~1' 
-- Equation name is '~4829~1', location is LC8_C22, type is buried.
-- synthesized logic cell 
_LC8_C22 = LCELL( _EQ339);
  _EQ339 =  data_in0 &  state~16
         #  _LC7_C22 & !state~16;

-- Node name is '~4850~1' 
-- Equation name is '~4850~1', location is LC5_B13, type is buried.
-- synthesized logic cell 
_LC5_B13 = LCELL( _EQ340);
  _EQ340 =  AC15 &  _LC1_B13
         # !AC15 & !_LC1_B13 &  state~5
         #  AC15 & !state~5;

-- Node name is ':4856' 
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = LCELL( _EQ341);
  _EQ341 =  _LC4_B13 &  state~7
         #  _LC5_B13 & !state~6 & !state~7;

-- Node name is '~4859~1' 
-- Equation name is '~4859~1', location is LC8_B13, type is buried.
-- synthesized logic cell 
_LC8_B13 = LCELL( _EQ342);
  _EQ342 =  _LC2_B13 &  state~8
         #  _LC6_B13 & !state~8;

-- Node name is '~4865~1' 
-- Equation name is '~4865~1', location is LC7_B13, type is buried.
-- synthesized logic cell 
_LC7_B13 = LCELL( _EQ343);
  _EQ343 =  _LC8_B13 & !state~9 & !state~10
         #  AC15 &  state~9
         #  AC15 &  state~10;

-- Node name is '~4871~1' 
-- Equation name is '~4871~1', location is LC6_B3, type is buried.
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ344);
  _EQ344 =  _LC7_B13 & !state~11 & !state~12
         #  AC15 &  state~11
         #  AC15 &  state~12;

-- Node name is '~4874~1' 
-- Equation name is '~4874~1', location is LC7_B3, type is buried.
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ345);
  _EQ345 =  _LC6_B3 & !state~13
         #  data_in15 &  state~13;

-- Node name is '~4880~1' 
-- Equation name is '~4880~1', location is LC8_B3, type is buried.
-- synthesized logic cell 
_LC8_B3  = LCELL( _EQ346);
  _EQ346 =  _LC7_B3 & !state~14 & !state~16
         #  AC15 &  state~14
         #  AC15 &  state~16;

-- Node name is '~4901~1' 
-- Equation name is '~4901~1', location is LC3_B18, type is buried.
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ347);
  _EQ347 =  AC14 &  _LC2_B23
         # !AC14 & !_LC2_B23 &  state~5
         #  AC14 & !state~5;

-- Node name is ':4907' 
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = LCELL( _EQ348);
  _EQ348 =  _LC2_B18 &  state~7
         #  _LC3_B18 & !state~6 & !state~7;

-- Node name is '~4910~1' 
-- Equation name is '~4910~1', location is LC5_B19, type is buried.
-- synthesized logic cell 
_LC5_B19 = LCELL( _EQ349);
  _EQ349 =  _LC3_B19 &  state~8
         #  _LC4_B18 & !state~8;

-- Node name is '~4916~1' 
-- Equation name is '~4916~1', location is LC6_B19, type is buried.
-- synthesized logic cell 
_LC6_B19 = LCELL( _EQ350);
  _EQ350 =  _LC5_B19 & !state~9 & !state~10
         #  AC14 &  state~9
         #  AC14 &  state~10;

-- Node name is '~4922~1' 
-- Equation name is '~4922~1', location is LC7_B19, type is buried.
-- synthesized logic cell 
_LC7_B19 = LCELL( _EQ351);
  _EQ351 =  _LC6_B19 & !state~11 & !state~12
         #  AC14 &  state~11
         #  AC14 &  state~12;

-- Node name is '~4925~1' 
-- Equation name is '~4925~1', location is LC8_B19, type is buried.
-- synthesized logic cell 
_LC8_B19 = LCELL( _EQ352);
  _EQ352 =  _LC7_B19 & !state~13
         #  data_in14 &  state~13;

-- Node name is '~4931~1' 
-- Equation name is '~4931~1', location is LC4_B19, type is buried.
-- synthesized logic cell 
_LC4_B19 = LCELL( _EQ353);
  _EQ353 =  _LC8_B19 & !state~14 & !state~16
         #  AC14 &  state~14
         #  AC14 &  state~16;

-- Node name is '~4952~1' 
-- Equation name is '~4952~1', location is LC5_B23, type is buried.
-- synthesized logic cell 
_LC5_B23 = LCELL( _EQ354);
  _EQ354 =  AC13 &  _LC1_B23
         # !AC13 & !_LC1_B23 &  state~5
         #  AC13 & !state~5;

-- Node name is ':4958' 
-- Equation name is '_LC6_B23', type is buried 
_LC6_B23 = LCELL( _EQ355);
  _EQ355 =  _LC4_B23
         #  _LC5_B23 & !state~6 & !state~7;

-- Node name is ':4959' 
-- Equation name is '_LC4_B23', type is buried 
_LC4_B23 = LCELL( _EQ356);
  _EQ356 =  AC13 & !_LC5_B17 &  state~7
         # !AC13 &  _LC5_B17 &  state~7;

-- Node name is '~4961~1' 
-- Equation name is '~4961~1', location is LC8_B23, type is buried.
-- synthesized logic cell 
_LC8_B23 = LCELL( _EQ357);
  _EQ357 =  _LC3_B23 &  state~8
         #  _LC6_B23 & !state~8;

-- Node name is '~4967~1' 
-- Equation name is '~4967~1', location is LC7_B23, type is buried.
-- synthesized logic cell 
_LC7_B23 = LCELL( _EQ358);
  _EQ358 =  _LC8_B23 & !state~9 & !state~10
         #  AC13 &  state~9
         #  AC13 &  state~10;

-- Node name is '~4973~1' 
-- Equation name is '~4973~1', location is LC1_B24, type is buried.
-- synthesized logic cell 
_LC1_B24 = LCELL( _EQ359);
  _EQ359 =  _LC7_B23 & !state~11 & !state~12
         #  AC13 &  state~11
         #  AC13 &  state~12;

-- Node name is '~4976~1' 
-- Equation name is '~4976~1', location is LC3_B24, type is buried.
-- synthesized logic cell 
_LC3_B24 = LCELL( _EQ360);
  _EQ360 =  _LC1_B24 & !state~13
         #  data_in13 &  state~13;

-- Node name is '~4982~1' 
-- Equation name is '~4982~1', location is LC6_B24, type is buried.
-- synthesized logic cell 
_LC6_B24 = LCELL( _EQ361);
  _EQ361 =  _LC3_B24 & !state~14 & !state~16
         #  AC13 &  state~14
         #  AC13 &  state~16;

-- Node name is '~5003~1' 
-- Equation name is '~5003~1', location is LC4_B17, type is buried.
-- synthesized logic cell 
_LC4_B17 = LCELL( _EQ362);
  _EQ362 =  AC12 &  _LC1_B14
         # !AC12 & !_LC1_B14 &  state~5
         #  AC12 & !state~5;

-- Node name is ':5009' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = LCELL( _EQ363);
  _EQ363 =  _LC1_B17 &  state~7
         #  _LC4_B17 & !state~6 & !state~7;

-- Node name is '~5012~1' 
-- Equation name is '~5012~1', location is LC6_B15, type is buried.
-- synthesized logic cell 
_LC6_B15 = LCELL( _EQ364);
  _EQ364 =  _LC5_B15 &  state~8
         #  _LC3_B17 & !state~8;

-- Node name is '~5018~1' 
-- Equation name is '~5018~1', location is LC7_B15, type is buried.
-- synthesized logic cell 
_LC7_B15 = LCELL( _EQ365);
  _EQ365 =  _LC6_B15 & !state~9 & !state~10
         #  AC12 &  state~9
         #  AC12 &  state~10;

-- Node name is '~5024~1' 
-- Equation name is '~5024~1', location is LC8_B15, type is buried.
-- synthesized logic cell 
_LC8_B15 = LCELL( _EQ366);
  _EQ366 =  _LC7_B15 & !state~11 & !state~12
         #  AC12 &  state~11
         #  AC12 &  state~12;

-- Node name is '~5027~1' 
-- Equation name is '~5027~1', location is LC2_B15, type is buried.
-- synthesized logic cell 
_LC2_B15 = LCELL( _EQ367);
  _EQ367 =  _LC8_B15 & !state~13
         #  data_in12 &  state~13;

-- Node name is '~5033~1' 
-- Equation name is '~5033~1', location is LC7_B17, type is buried.
-- synthesized logic cell 
_LC7_B17 = LCELL( _EQ368);
  _EQ368 =  _LC2_B15 & !state~14 & !state~16
         #  AC12 &  state~14
         #  AC12 &  state~16;

-- Node name is '~5054~1' 
-- Equation name is '~5054~1', location is LC6_B14, type is buried.
-- synthesized logic cell 
_LC6_B14 = LCELL( _EQ369);
  _EQ369 =  AC11 &  _LC2_B14
         # !AC11 & !_LC2_B14 &  state~5
         #  AC11 & !state~5;

-- Node name is ':5060' 
-- Equation name is '_LC7_B14', type is buried 
_LC7_B14 = LCELL( _EQ370);
  _EQ370 =  _LC5_B14
         #  _LC6_B14 & !state~6 & !state~7;

-- Node name is ':5061' 
-- Equation name is '_LC5_B14', type is buried 
_LC5_B14 = LCELL( _EQ371);
  _EQ371 =  AC11 & !_LC5_B22 &  state~7
         # !AC11 &  _LC5_B22 &  state~7;

-- Node name is '~5063~1' 
-- Equation name is '~5063~1', location is LC8_B14, type is buried.
-- synthesized logic cell 
_LC8_B14 = LCELL( _EQ372);
  _EQ372 =  _LC3_B14 &  state~8
         #  _LC7_B14 & !state~8;

-- Node name is '~5069~1' 
-- Equation name is '~5069~1', location is LC4_B14, type is buried.
-- synthesized logic cell 
_LC4_B14 = LCELL( _EQ373);
  _EQ373 =  _LC8_B14 & !state~9 & !state~10
         #  AC11 &  state~9
         #  AC11 &  state~10;

-- Node name is '~5075~1' 
-- Equation name is '~5075~1', location is LC3_B16, type is buried.
-- synthesized logic cell 
_LC3_B16 = LCELL( _EQ374);
  _EQ374 =  _LC4_B14 & !state~11 & !state~12
         #  AC11 &  state~11
         #  AC11 &  state~12;

-- Node name is '~5078~1' 
-- Equation name is '~5078~1', location is LC4_B16, type is buried.
-- synthesized logic cell 
_LC4_B16 = LCELL( _EQ375);
  _EQ375 =  _LC3_B16 & !state~13
         #  data_in11 &  state~13;

-- Node name is '~5084~1' 
-- Equation name is '~5084~1', location is LC6_B16, type is buried.
-- synthesized logic cell 
_LC6_B16 = LCELL( _EQ376);
  _EQ376 =  _LC4_B16 & !state~14 & !state~16
         #  AC11 &  state~14
         #  AC11 &  state~16;

-- Node name is '~5105~1' 
-- Equation name is '~5105~1', location is LC2_B22, type is buried.
-- synthesized logic cell 
_LC2_B22 = LCELL( _EQ377);
  _EQ377 =  AC10 &  _LC2_B10
         # !AC10 & !_LC2_B10 &  state~5
         #  AC10 & !state~5;

-- Node name is ':5111' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = LCELL( _EQ378);
  _EQ378 =  _LC1_B22 &  state~7
         #  _LC2_B22 & !state~6 & !state~7;

-- Node name is '~5114~1' 
-- Equation name is '~5114~1', location is LC3_B20, type is buried.
-- synthesized logic cell 
_LC3_B20 = LCELL( _EQ379);
  _EQ379 =  _LC2_B20 &  state~8
         #  _LC7_B22 & !state~8;

-- Node name is '~5120~1' 
-- Equation name is '~5120~1', location is LC4_B20, type is buried.
-- synthesized logic cell 
_LC4_B20 = LCELL( _EQ380);
  _EQ380 =  _LC3_B20 & !state~9 & !state~10
         #  AC10 &  state~9
         #  AC10 &  state~10;

-- Node name is '~5126~1' 
-- Equation name is '~5126~1', location is LC5_B20, type is buried.
-- synthesized logic cell 
_LC5_B20 = LCELL( _EQ381);
  _EQ381 =  _LC4_B20 & !state~11 & !state~12
         #  AC10 &  state~11
         #  AC10 &  state~12;

-- Node name is '~5129~1' 
-- Equation name is '~5129~1', location is LC6_B20, type is buried.
-- synthesized logic cell 
_LC6_B20 = LCELL( _EQ382);
  _EQ382 =  _LC5_B20 & !state~13
         #  data_in10 &  state~13;

-- Node name is '~5135~1' 
-- Equation name is '~5135~1', location is LC7_B20, type is buried.
-- synthesized logic cell 
_LC7_B20 = LCELL( _EQ383);
  _EQ383 =  _LC6_B20 & !state~14 & !state~16
         #  AC10 &  state~14
         #  AC10 &  state~16;

-- Node name is '~5156~1' 
-- Equation name is '~5156~1', location is LC7_B10, type is buried.
-- synthesized logic cell 
_LC7_B10 = LCELL( _EQ384);
  _EQ384 =  AC9 &  _LC1_B10
         # !AC9 & !_LC1_B10 &  state~5
         #  AC9 & !state~5;

-- Node name is ':5162' 
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = LCELL( _EQ385);
  _EQ385 =  _LC6_B10
         #  _LC7_B10 & !state~6 & !state~7;

-- Node name is ':5163' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = LCELL( _EQ386);
  _EQ386 =  AC9 & !_LC4_A1 &  state~7
         # !AC9 &  _LC4_A1 &  state~7;

-- Node name is '~5165~1' 
-- Equation name is '~5165~1', location is LC4_B10, type is buried.
-- synthesized logic cell 
_LC4_B10 = LCELL( _EQ387);
  _EQ387 =  _LC3_B10 &  state~8
         #  _LC8_B10 & !state~8;

-- Node name is '~5171~1' 
-- Equation name is '~5171~1', location is LC1_B21, type is buried.
-- synthesized logic cell 
_LC1_B21 = LCELL( _EQ388);
  _EQ388 =  _LC4_B10 & !state~9 & !state~10
         #  AC9 &  state~9
         #  AC9 &  state~10;

-- Node name is '~5177~1' 
-- Equation name is '~5177~1', location is LC2_B21, type is buried.
-- synthesized logic cell 
_LC2_B21 = LCELL( _EQ389);
  _EQ389 =  _LC1_B21 & !state~11 & !state~12
         #  AC9 &  state~11
         #  AC9 &  state~12;

-- Node name is '~5180~1' 
-- Equation name is '~5180~1', location is LC3_B21, type is buried.
-- synthesized logic cell 
_LC3_B21 = LCELL( _EQ390);
  _EQ390 =  _LC2_B21 & !state~13
         #  data_in9 &  state~13;

-- Node name is '~5186~1' 
-- Equation name is '~5186~1', location is LC5_B21, type is buried.
-- synthesized logic cell 
_LC5_B21 = LCELL( _EQ391);
  _EQ391 =  _LC3_B21 & !state~14 & !state~16
         #  AC9 &  state~14
         #  AC9 &  state~16;

-- Node name is '~5207~1' 
-- Equation name is '~5207~1', location is LC7_A1, type is buried.
-- synthesized logic cell 
_LC7_A1  = LCELL( _EQ392);
  _EQ392 =  AC8 &  _LC4_A12
         # !AC8 & !_LC4_A12 &  state~5
         #  AC8 & !state~5;

-- Node name is ':5213' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ393);
  _EQ393 =  _LC6_A1 &  state~7
         #  _LC7_A1 & !state~6 & !state~7;

-- Node name is '~5215~1' 
-- Equation name is '~5215~1', location is LC4_A7, type is buried.
-- synthesized logic cell 
!_LC4_A7 = _LC4_A7~NOT;
_LC4_A7~NOT = LCELL( _EQ394);
  _EQ394 =  state~7
         #  state~6;

-- Node name is '~5216~1' 
-- Equation name is '~5216~1', location is LC3_A3, type is buried.
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ395);
  _EQ395 =  _LC2_A3 &  state~8
         #  _LC5_A1 & !state~8;

-- Node name is '~5222~1' 
-- Equation name is '~5222~1', location is LC5_A3, type is buried.
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ396);
  _EQ396 =  _LC3_A3 & !state~9 & !state~10
         #  AC8 &  state~9
         #  AC8 &  state~10;

-- Node name is '~5228~1' 
-- Equation name is '~5228~1', location is LC6_A3, type is buried.
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ397);
  _EQ397 =  _LC5_A3 & !state~11 & !state~12
         #  AC8 &  state~11
         #  AC8 &  state~12;

-- Node name is '~5231~1' 
-- Equation name is '~5231~1', location is LC7_A3, type is buried.
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ398);
  _EQ398 =  _LC6_A3 & !state~13
         #  data_in8 &  state~13;

-- Node name is '~5237~1' 
-- Equation name is '~5237~1', location is LC8_A3, type is buried.
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ399);
  _EQ399 =  _LC7_A3 & !state~14 & !state~16
         #  AC8 &  state~14
         #  AC8 &  state~16;

-- Node name is '~5258~1' 
-- Equation name is '~5258~1', location is LC2_A12, type is buried.
-- synthesized logic cell 
_LC2_A12 = LCELL( _EQ400);
  _EQ400 =  AC7 &  _LC2_A7
         # !AC7 & !_LC2_A7 &  state~5
         #  AC7 & !state~5;

-- Node name is ':5264' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ401);
  _EQ401 =  _LC1_A12 &  state~7
         #  _LC2_A12 & !state~6 & !state~7;

-- Node name is '~5267~1' 
-- Equation name is '~5267~1', location is LC7_A12, type is buried.
-- synthesized logic cell 
_LC7_A12 = LCELL( _EQ402);
  _EQ402 =  _LC3_A12 & !state~8
         #  _LC6_A12 &  state~8;

-- Node name is '~5273~1' 
-- Equation name is '~5273~1', location is LC5_A12, type is buried.
-- synthesized logic cell 
_LC5_A12 = LCELL( _EQ403);
  _EQ403 =  _LC7_A12 & !state~9 & !state~10
         #  AC7 &  state~9
         #  AC7 &  state~10;

-- Node name is '~5279~1' 
-- Equation name is '~5279~1', location is LC6_A11, type is buried.
-- synthesized logic cell 
_LC6_A11 = LCELL( _EQ404);
  _EQ404 =  _LC5_A12 & !state~11 & !state~12
         #  AC7 &  state~11
         #  AC7 &  state~12;

-- Node name is '~5282~1' 
-- Equation name is '~5282~1', location is LC7_A11, type is buried.
-- synthesized logic cell 
_LC7_A11 = LCELL( _EQ405);
  _EQ405 =  _LC6_A11 & !state~13
         #  data_in7 &  state~13;

-- Node name is '~5288~1' 
-- Equation name is '~5288~1', location is LC8_A11, type is buried.
-- synthesized logic cell 
_LC8_A11 = LCELL( _EQ406);
  _EQ406 =  _LC7_A11 & !state~14 & !state~16
         #  AC7 &  state~14
         #  AC7 &  state~16;

-- Node name is '~5309~1' 
-- Equation name is '~5309~1', location is LC3_A1, type is buried.
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ407);
  _EQ407 =  AC6 &  _LC7_A15
         # !AC6 & !_LC7_A15 &  state~5
         #  AC6 & !state~5;

-- Node name is ':5315' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ408);
  _EQ408 =  _LC2_A1 &  state~7
         #  _LC3_A1 & !state~6 & !state~7;

-- Node name is '~5318~1' 
-- Equation name is '~5318~1', location is LC5_A16, type is buried.
-- synthesized logic cell 
_LC5_A16 = LCELL( _EQ409);
  _EQ409 =  _LC8_A1 & !state~8
         #  _LC3_A16 &  state~8;

-- Node name is '~5324~1' 
-- Equation name is '~5324~1', location is LC6_A16, type is buried.
-- synthesized logic cell 
_LC6_A16 = LCELL( _EQ410);
  _EQ410 =  _LC5_A16 & !state~9 & !state~10
         #  AC6 &  state~9
         #  AC6 &  state~10;

-- Node name is '~5330~1' 
-- Equation name is '~5330~1', location is LC7_A16, type is buried.
-- synthesized logic cell 
_LC7_A16 = LCELL( _EQ411);
  _EQ411 =  _LC6_A16 & !state~11 & !state~12
         #  AC6 &  state~11
         #  AC6 &  state~12;

-- Node name is '~5333~1' 
-- Equation name is '~5333~1', location is LC8_A16, type is buried.
-- synthesized logic cell 
_LC8_A16 = LCELL( _EQ412);
  _EQ412 =  _LC7_A16 & !state~13
         #  data_in6 &  state~13;

-- Node name is '~5339~1' 
-- Equation name is '~5339~1', location is LC4_A16, type is buried.
-- synthesized logic cell 
_LC4_A16 = LCELL( _EQ413);
  _EQ413 =  _LC8_A16 & !state~14 & !state~16
         #  AC6 &  state~14
         #  AC6 &  state~16;

-- Node name is '~5360~1' 
-- Equation name is '~5360~1', location is LC2_A15, type is buried.
-- synthesized logic cell 
_LC2_A15 = LCELL( _EQ414);
  _EQ414 =  AC5 &  _LC1_C19
         # !AC5 & !_LC1_C19 &  state~5
         #  AC5 & !state~5;

-- Node name is ':5366' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ415);
  _EQ415 =  _LC1_A15 &  state~7
         #  _LC2_A15 & !state~6 & !state~7;

-- Node name is '~5369~1' 
-- Equation name is '~5369~1', location is LC8_A15, type is buried.
-- synthesized logic cell 
_LC8_A15 = LCELL( _EQ416);
  _EQ416 =  _LC4_A15 & !state~8
         #  _LC5_A15 &  state~8;

-- Node name is '~5375~1' 
-- Equation name is '~5375~1', location is LC3_A15, type is buried.
-- synthesized logic cell 
_LC3_A15 = LCELL( _EQ417);
  _EQ417 =  _LC8_A15 & !state~9 & !state~10
         #  AC5 &  state~9
         #  AC5 &  state~10;

-- Node name is '~5381~1' 
-- Equation name is '~5381~1', location is LC5_A20, type is buried.
-- synthesized logic cell 
_LC5_A20 = LCELL( _EQ418);
  _EQ418 =  _LC3_A15 & !state~11 & !state~12
         #  AC5 &  state~11
         #  AC5 &  state~12;

-- Node name is '~5384~1' 
-- Equation name is '~5384~1', location is LC6_A20, type is buried.
-- synthesized logic cell 
_LC6_A20 = LCELL( _EQ419);
  _EQ419 =  _LC5_A20 & !state~13
         #  data_in5 &  state~13;

-- Node name is '~5390~1' 
-- Equation name is '~5390~1', location is LC7_A20, type is buried.
-- synthesized logic cell 
_LC7_A20 = LCELL( _EQ420);
  _EQ420 =  _LC6_A20 & !state~14 & !state~16
         #  AC5 &  state~14
         #  AC5 &  state~16;

-- Node name is '~5411~1' 
-- Equation name is '~5411~1', location is LC5_C19, type is buried.
-- synthesized logic cell 
_LC5_C19 = LCELL( _EQ421);
  _EQ421 =  AC4 &  _LC2_C23
         # !AC4 & !_LC2_C23 &  state~5
         #  AC4 & !state~5;

-- Node name is ':5417' 
-- Equation name is '_LC6_C19', type is buried 
_LC6_C19 = LCELL( _EQ422);
  _EQ422 =  _LC4_C19 &  state~7
         #  _LC5_C19 & !state~6 & !state~7;

-- Node name is '~5420~1' 
-- Equation name is '~5420~1', location is LC7_C19, type is buried.
-- synthesized logic cell 
_LC7_C19 = LCELL( _EQ423);
  _EQ423 =  _LC6_C19 & !state~8
         #  _LC4_C14 &  state~8;

-- Node name is '~5426~1' 
-- Equation name is '~5426~1', location is LC8_C19, type is buried.
-- synthesized logic cell 
_LC8_C19 = LCELL( _EQ424);
  _EQ424 =  _LC7_C19 & !state~9 & !state~10
         #  AC4 &  state~9
         #  AC4 &  state~10;

-- Node name is '~5432~1' 
-- Equation name is '~5432~1', location is LC3_C19, type is buried.
-- synthesized logic cell 
_LC3_C19 = LCELL( _EQ425);
  _EQ425 =  _LC8_C19 & !state~11 & !state~12
         #  AC4 &  state~11
         #  AC4 &  state~12;

-- Node name is '~5435~1' 
-- Equation name is '~5435~1', location is LC8_C15, type is buried.
-- synthesized logic cell 
_LC8_C15 = LCELL( _EQ426);
  _EQ426 =  _LC3_C19 & !state~13
         #  data_in4 &  state~13;

-- Node name is '~5441~1' 
-- Equation name is '~5441~1', location is LC7_C15, type is buried.
-- synthesized logic cell 
_LC7_C15 = LCELL( _EQ427);
  _EQ427 =  _LC8_C15 & !state~14 & !state~16
         #  AC4 &  state~14
         #  AC4 &  state~16;

-- Node name is '~5462~1' 
-- Equation name is '~5462~1', location is LC7_C23, type is buried.
-- synthesized logic cell 
_LC7_C23 = LCELL( _EQ428);
  _EQ428 =  AC3 &  _LC6_C23
         # !AC3 & !_LC6_C23 &  state~5
         #  AC3 & !state~5;

-- Node name is ':5468' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = LCELL( _EQ429);
  _EQ429 =  _LC5_C23 &  state~7
         #  _LC7_C23 & !state~6 & !state~7;

-- Node name is '~5471~1' 
-- Equation name is '~5471~1', location is LC3_C14, type is buried.
-- synthesized logic cell 
_LC3_C14 = LCELL( _EQ430);
  _EQ430 =  _LC3_C23 & !state~8
         #  _LC2_C14 &  state~8;

-- Node name is '~5477~1' 
-- Equation name is '~5477~1', location is LC5_C14, type is buried.
-- synthesized logic cell 
_LC5_C14 = LCELL( _EQ431);
  _EQ431 =  _LC3_C14 & !state~9 & !state~10
         #  AC3 &  state~9
         #  AC3 &  state~10;

-- Node name is '~5483~1' 
-- Equation name is '~5483~1', location is LC6_C14, type is buried.
-- synthesized logic cell 
_LC6_C14 = LCELL( _EQ432);
  _EQ432 =  _LC5_C14 & !state~11 & !state~12
         #  AC3 &  state~11
         #  AC3 &  state~12;

-- Node name is '~5486~1' 
-- Equation name is '~5486~1', location is LC1_C14, type is buried.
-- synthesized logic cell 
_LC1_C14 = LCELL( _EQ433);
  _EQ433 =  _LC6_C14 & !state~13
         #  data_in3 &  state~13;

-- Node name is '~5492~1' 
-- Equation name is '~5492~1', location is LC1_C8, type is buried.
-- synthesized logic cell 
_LC1_C8  = LCELL( _EQ434);
  _EQ434 =  _LC1_C14 & !state~14 & !state~16
         #  AC3 &  state~14
         #  AC3 &  state~16;

-- Node name is '~5513~1' 
-- Equation name is '~5513~1', location is LC6_C21, type is buried.
-- synthesized logic cell 
_LC6_C21 = LCELL( _EQ435);
  _EQ435 =  AC2 &  _LC5_C21
         # !AC2 & !_LC5_C21 &  state~5
         #  AC2 & !state~5;

-- Node name is ':5519' 
-- Equation name is '_LC3_C21', type is buried 
_LC3_C21 = LCELL( _EQ436);
  _EQ436 =  _LC6_C21 & !state~6 & !state~7
         #  _LC7_C21 &  state~7;

-- Node name is '~5522~1' 
-- Equation name is '~5522~1', location is LC4_C24, type is buried.
-- synthesized logic cell 
_LC4_C24 = LCELL( _EQ437);
  _EQ437 =  _LC3_C21 & !state~8
         #  _LC2_C24 &  state~8;

-- Node name is '~5528~1' 
-- Equation name is '~5528~1', location is LC5_C24, type is buried.
-- synthesized logic cell 
_LC5_C24 = LCELL( _EQ438);
  _EQ438 =  _LC4_C24 & !state~9 & !state~10
         #  AC2 &  state~9
         #  AC2 &  state~10;

-- Node name is '~5534~1' 
-- Equation name is '~5534~1', location is LC6_C24, type is buried.
-- synthesized logic cell 
_LC6_C24 = LCELL( _EQ439);
  _EQ439 =  _LC5_C24 & !state~11 & !state~12
         #  AC2 &  state~11
         #  AC2 &  state~12;

-- Node name is '~5537~1' 
-- Equation name is '~5537~1', location is LC7_C24, type is buried.
-- synthesized logic cell 
_LC7_C24 = LCELL( _EQ440);
  _EQ440 =  _LC6_C24 & !state~13
         #  data_in2 &  state~13;

-- Node name is '~5543~1' 
-- Equation name is '~5543~1', location is LC8_C24, type is buried.
-- synthesized logic cell 
_LC8_C24 = LCELL( _EQ441);
  _EQ441 =  _LC7_C24 & !state~14 & !state~16
         #  AC2 &  state~14
         #  AC2 &  state~16;

-- Node name is '~5564~1' 
-- Equation name is '~5564~1', location is LC2_C21, type is buried.
-- synthesized logic cell 
_LC2_C21 = LCELL( _EQ442);
  _EQ442 =  AC0 &  AC1
         # !AC0 & !AC1 &  state~5
         #  AC1 & !state~5;

-- Node name is ':5570' 
-- Equation name is '_LC1_C21', type is buried 
_LC1_C21 = LCELL( _EQ443);
  _EQ443 =  _LC2_C21 & !state~6 & !state~7
         #  _LC4_C21 &  state~7;

-- Node name is '~5573~1' 
-- Equation name is '~5573~1', location is LC2_C13, type is buried.
-- synthesized logic cell 
_LC2_C13 = LCELL( _EQ444);
  _EQ444 =  _LC1_C21 & !state~8
         #  AC1 & !_LC4_C13 &  state~8
         # !AC1 &  _LC4_C13 &  state~8;

-- Node name is '~5579~1' 
-- Equation name is '~5579~1', location is LC3_A23, type is buried.
-- synthesized logic cell 
_LC3_A23 = LCELL( _EQ445);
  _EQ445 =  _LC2_C13 & !state~9 & !state~10
         #  AC1 &  state~9
         #  AC1 &  state~10;

-- Node name is '~5585~1' 
-- Equation name is '~5585~1', location is LC5_A23, type is buried.
-- synthesized logic cell 
_LC5_A23 = LCELL( _EQ446);
  _EQ446 =  _LC3_A23 & !state~11 & !state~12
         #  AC1 &  state~11
         #  AC1 &  state~12;

-- Node name is '~5588~1' 
-- Equation name is '~5588~1', location is LC7_A23, type is buried.
-- synthesized logic cell 
_LC7_A23 = LCELL( _EQ447);
  _EQ447 =  _LC5_A23 & !state~13
         #  data_in1 &  state~13;

-- Node name is '~5594~1' 
-- Equation name is '~5594~1', location is LC8_A23, type is buried.
-- synthesized logic cell 
_LC8_A23 = LCELL( _EQ448);
  _EQ448 =  _LC7_A23 & !state~14 & !state~16
         #  AC1 &  state~14
         #  AC1 &  state~16;

-- Node name is ':5621' 
-- Equation name is '_LC3_C7', type is buried 
_LC3_C7  = LCELL( _EQ449);
  _EQ449 =  AC0 & !IR0 &  state~7
         # !AC0 &  IR0 &  state~7
         #  _LC2_C7;

-- Node name is ':5623' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ450);
  _EQ450 = !AC0 &  _LC4_A7 &  state~5
         #  AC0 &  _LC4_A7 & !state~5;

-- Node name is '~5624~1' 
-- Equation name is '~5624~1', location is LC4_C7, type is buried.
-- synthesized logic cell 
_LC4_C7  = LCELL( _EQ451);
  _EQ451 =  _LC3_C7 & !state~8
         #  AC0 & !data_in0 &  state~8
         # !AC0 &  data_in0 &  state~8;

-- Node name is '~5630~1' 
-- Equation name is '~5630~1', location is LC5_C7, type is buried.
-- synthesized logic cell 
_LC5_C7  = LCELL( _EQ452);
  _EQ452 =  _LC4_C7 & !state~9 & !state~10
         #  AC0 &  state~9
         #  AC0 &  state~10;

-- Node name is '~5636~1' 
-- Equation name is '~5636~1', location is LC6_C7, type is buried.
-- synthesized logic cell 
_LC6_C7  = LCELL( _EQ453);
  _EQ453 =  _LC5_C7 & !state~11 & !state~12
         #  AC0 &  state~11
         #  AC0 &  state~12;

-- Node name is '~5639~1' 
-- Equation name is '~5639~1', location is LC7_C7, type is buried.
-- synthesized logic cell 
_LC7_C7  = LCELL( _EQ454);
  _EQ454 =  _LC6_C7 & !state~13
         #  data_in0 &  state~13;

-- Node name is '~5645~1' 
-- Equation name is '~5645~1', location is LC8_C7, type is buried.
-- synthesized logic cell 
_LC8_C7  = LCELL( _EQ455);
  _EQ455 =  _LC7_C7 & !state~14 & !state~16
         #  AC0 &  state~14
         #  AC0 &  state~16;

-- Node name is '~5701~1' 
-- Equation name is '~5701~1', location is LC2_A24, type is buried.
-- synthesized logic cell 
_LC2_A24 = LCELL( _EQ456);
  _EQ456 =  _LC1_C6 &  _LC4_A24
         #  _LC4_A24 & !state~2
         #  AC15 & !_LC1_C6 &  state~2;

-- Node name is '~5752~1' 
-- Equation name is '~5752~1', location is LC5_A18, type is buried.
-- synthesized logic cell 
_LC5_A18 = LCELL( _EQ457);
  _EQ457 =  _LC1_C6 &  _LC8_A18
         #  _LC8_A18 & !state~2
         #  AC14 & !_LC1_C6 &  state~2;

-- Node name is '~5803~1' 
-- Equation name is '~5803~1', location is LC7_B24, type is buried.
-- synthesized logic cell 
_LC7_B24 = LCELL( _EQ458);
  _EQ458 =  _LC1_C6 &  _LC2_B24
         #  _LC2_B24 & !state~2
         #  AC13 & !_LC1_C6 &  state~2;

-- Node name is '~5854~1' 
-- Equation name is '~5854~1', location is LC4_A18, type is buried.
-- synthesized logic cell 
_LC4_A18 = LCELL( _EQ459);
  _EQ459 =  _LC1_C6 &  _LC7_A18
         #  _LC7_A18 & !state~2
         #  AC12 & !_LC1_C6 &  state~2;

-- Node name is '~5905~1' 
-- Equation name is '~5905~1', location is LC7_B16, type is buried.
-- synthesized logic cell 
_LC7_B16 = LCELL( _EQ460);
  _EQ460 =  _LC1_B16 &  _LC1_C6
         #  _LC1_B16 & !state~2
         #  AC11 & !_LC1_C6 &  state~2;

-- Node name is '~5956~1' 
-- Equation name is '~5956~1', location is LC4_B22, type is buried.
-- synthesized logic cell 
_LC4_B22 = LCELL( _EQ461);
  _EQ461 =  _LC1_C6 &  _LC8_B22
         #  _LC8_B22 & !state~2
         #  AC10 & !_LC1_C6 &  state~2;

-- Node name is '~6007~1' 
-- Equation name is '~6007~1', location is LC8_B21, type is buried.
-- synthesized logic cell 
_LC8_B21 = LCELL( _EQ462);
  _EQ462 =  _LC1_C6 &  _LC7_B21
         #  _LC7_B21 & !state~2
         #  AC9 & !_LC1_C6 &  state~2;

-- Node name is '~6058~1' 
-- Equation name is '~6058~1', location is LC5_B6, type is buried.
-- synthesized logic cell 
_LC5_B6  = LCELL( _EQ463);
  _EQ463 =  _LC1_C6 &  _LC8_B6
         #  _LC8_B6 & !state~2
         #  AC8 & !_LC1_C6 &  state~2;

-- Node name is '~6109~1' 
-- Equation name is '~6109~1', location is LC3_A18, type is buried.
-- synthesized logic cell 
_LC3_A18 = LCELL( _EQ464);
  _EQ464 =  _LC1_C6 &  _LC2_A18
         #  _LC2_A18 & !state~2
         #  AC7 & !_LC1_C6 &  state~2;

-- Node name is '~6160~1' 
-- Equation name is '~6160~1', location is LC6_A19, type is buried.
-- synthesized logic cell 
_LC6_A19 = LCELL( _EQ465);
  _EQ465 =  _LC1_C6 &  _LC5_A19
         #  _LC5_A19 & !state~2
         #  AC6 & !_LC1_C6 &  state~2;

-- Node name is '~6211~1' 
-- Equation name is '~6211~1', location is LC1_A18, type is buried.
-- synthesized logic cell 
_LC1_A18 = LCELL( _EQ466);
  _EQ466 =  _LC1_C6 &  _LC6_A18
         #  _LC6_A18 & !state~2
         #  AC5 & !_LC1_C6 &  state~2;

-- Node name is '~6262~1' 
-- Equation name is '~6262~1', location is LC2_A14, type is buried.
-- synthesized logic cell 
_LC2_A14 = LCELL( _EQ467);
  _EQ467 =  _LC1_C6 &  _LC8_A14
         #  _LC8_A14 & !state~2
         #  AC4 & !_LC1_C6 &  state~2;

-- Node name is '~6313~1' 
-- Equation name is '~6313~1', location is LC5_C8, type is buried.
-- synthesized logic cell 
_LC5_C8  = LCELL( _EQ468);
  _EQ468 =  _LC1_C6 &  _LC6_C8
         #  _LC6_C8 & !state~2
         #  AC3 & !_LC1_C6 &  state~2;

-- Node name is '~6364~1' 
-- Equation name is '~6364~1', location is LC4_C8, type is buried.
-- synthesized logic cell 
_LC4_C8  = LCELL( _EQ469);
  _EQ469 =  _LC1_C6 &  _LC3_C8
         #  _LC3_C8 & !state~2
         #  AC2 & !_LC1_C6 &  state~2;

-- Node name is '~6415~1' 
-- Equation name is '~6415~1', location is LC1_A19, type is buried.
-- synthesized logic cell 
_LC1_A19 = LCELL( _EQ470);
  _EQ470 =  _LC1_C6 &  _LC4_A19
         #  _LC4_A19 & !state~2
         #  AC1 & !_LC1_C6 &  state~2;

-- Node name is '~6466~1' 
-- Equation name is '~6466~1', location is LC3_B6, type is buried.
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ471);
  _EQ471 =  _LC1_C6 &  _LC4_B6
         #  _LC4_B6 & !state~2
         #  AC0 & !_LC1_C6 &  state~2;

-- Node name is '~6517~1' 
-- Equation name is '~6517~1', location is LC2_C11, type is buried.
-- synthesized logic cell 
_LC2_C11 = LCELL( _EQ472);
  _EQ472 =  _LC8_C11
         #  state~11
         #  state~10
         #  state~12;

-- Node name is '~6517~2' 
-- Equation name is '~6517~2', location is LC1_C6, type is buried.
-- synthesized logic cell 
_LC1_C6  = LCELL( _EQ473);
  _EQ473 =  state~16
         #  _LC2_C11
         #  state~4
         #  state~3;

-- Node name is '~6517~3' 
-- Equation name is '~6517~3', location is LC7_B11, type is buried.
-- synthesized logic cell 
_LC7_B11 = LCELL( _EQ474);
  _EQ474 = !_LC1_C6 &  state~2
         #  _LC1_C6 &  _LC2_B11
         #  _LC2_B11 & !state~1;

-- Node name is '~6568~1' 
-- Equation name is '~6568~1', location is LC1_A14, type is buried.
-- synthesized logic cell 
_LC1_A14 = LCELL( _EQ475);
  _EQ475 =  _LC3_C17 &  state~11
         #  _LC3_A14 & !_LC3_C17
         #  _LC3_A14 & !state~10;

-- Node name is '~6574~1' 
-- Equation name is '~6574~1', location is LC1_A7, type is buried.
-- synthesized logic cell 
_LC1_A7  = LCELL( _EQ476);
  _EQ476 =  data_in8 & !data_in9;

-- Node name is '~6607~1' 
-- Equation name is '~6607~1', location is LC1_C11, type is buried.
-- synthesized logic cell 
!_LC1_C11 = _LC1_C11~NOT;
_LC1_C11~NOT = LCELL( _EQ477);
  _EQ477 =  state~9
         #  state~14
         #  state~13;

-- Node name is '~6607~2' 
-- Equation name is '~6607~2', location is LC8_C11, type is buried.
-- synthesized logic cell 
_LC8_C11 = LCELL( _EQ478);
  _EQ478 = !_LC4_A7
         #  state~5
         #  state~8
         # !_LC1_C11;

-- Node name is '~6607~3' 
-- Equation name is '~6607~3', location is LC4_B11, type is buried.
-- synthesized logic cell 
_LC4_B11 = LCELL( _EQ479);
  _EQ479 = !state~17
         #  state~4
         #  state~3
         #  state~1;

-- Node name is '~6840~1' 
-- Equation name is '~6840~1', location is LC2_B3, type is buried.
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ480);
  _EQ480 = !data_in11 &  _LC5_B3 &  state~16;

-- Node name is '~6858~1' 
-- Equation name is '~6858~1', location is LC3_B3, type is buried.
-- synthesized logic cell 
_LC3_B3  = LCELL( _EQ481);
  _EQ481 = !data_in10 &  data_in11 &  _LC5_B3 &  state~16;

-- Node name is '~6860~1' 
-- Equation name is '~6860~1', location is LC5_B3, type is buried.
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ482);
  _EQ482 = !data_in12 & !data_in13 & !data_in14 & !data_in15;



Project Information                        e:\vhdldesigns\ee231\12up2\up2b.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:08
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:07
   Partitioner                            00:00:01
   Fitter                                 00:00:19
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:38


Memory Allocated
-----------------

Peak memory allocated during compilation  = 28,551K
