<div id="pf13e" class="pf w0 h0" data-page-no="13e"><div class="pc pc13e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg13e.png"/><div class="t m0 x4c h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MTBDWT_CTRL field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[26] = NOEXTTRIG = 1, external match signals are not supported</div><div class="t m0 x83 h7 y1c78 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[25] = NOCYCCNT = 1, cycle counter is not supported</div><div class="t m0 x83 h7 y1c79 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[24] = NOPRFCNT = 1, profiling counters are not supported</div><div class="t m0 x83 h7 y1c7a ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[22] = CYCEBTENA = 0, no POSTCNT underflow packets generated</div><div class="t m0 x83 h7 y1c7b ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[21] = FOLDEVTENA = 0, no folded instruction counter overflow events</div><div class="t m0 x83 h7 y1c7c ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[20] = LSUEVTENA = 0, no LSU counter overflow events</div><div class="t m0 x83 h7 y1c7d ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[19] = SLEEPEVTENA = 0, no sleep counter overflow events</div><div class="t m0 x83 h7 y1c7e ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[18] = EXCEVTENA = 0, no exception overhead counter events</div><div class="t m0 x83 h7 y1c7f ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[17] = CPIEVTENA = 0, no CPI counter overflow events</div><div class="t m0 x83 h7 y1c80 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[16] = EXCTRCENA = 0, generation of exception trace disabled</div><div class="t m0 x83 h7 y1c81 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[12] = PCSAMPLENA = 0, no periodic PC sample packets generated</div><div class="t m0 x83 h7 y1c82 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[11:10] = SYNCTAP = 0, no synchronization packets</div><div class="t m0 x83 h7 y1c83 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[9] = CYCTAP = 0, cycle counter is not supported</div><div class="t m0 x83 h7 y1c84 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[8:5] = POSTINIT = 0, cycle counter is not supported</div><div class="t m0 x83 h7 y1c85 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[4:1] = POSTPRESET = 0, cycle counter is not supported</div><div class="t m0 x83 h7 y1c86 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_CTRL[0] = CYCCNTENA = 0, cycle counter is not supported</div><div class="t m0 x9 he y1c87 ff1 fs1 fc0 sc0 ls0 ws0">19.32.2<span class="_ _b"> </span>MTB_DWT Comparator Register (MTBDWT_COMP<span class="ff7 ws300">n</span>)</div><div class="t m0 x9 hf y1c88 ff3 fs5 fc0 sc0 ls0 ws0">The MTBDWT_COMPn registers provide the reference value for comparator n.</div><div class="t m0 x9 h7 y1c89 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_1000h base + 20h offset + (16d × i), where i=0d to 1d</div><div class="t m0 x2c h1d y1c8a ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y1c8b ff2 fsd fc0 sc0 ls1e5">R<span class="fs4 ls0 v17">COMP</span></div><div class="t m0 x89 h1d y1c8c ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1c8d ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x7a h9 y1c8e ff1 fs2 fc0 sc0 ls0 ws20b">MTBDWT_COMP<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y1c8f ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1c90 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x34 h7 y1c91 ff2 fs4 fc0 sc0 ls0">COMP</div><div class="t m0 x83 h7 y1c90 ff2 fs4 fc0 sc0 ls0 ws0">Reference value for comparison</div><div class="t m0 x83 h7 y1c92 ff2 fs4 fc0 sc0 ls0 ws0">If MTBDWT_COMP0 is used for a data value comparator and the access size is byte or halfword, the data</div><div class="t m0 x83 h7 y1c93 ff2 fs4 fc0 sc0 ls0 ws0">value must be replicated across all appropriate byte lanes of this register. For example, if the data is a</div><div class="t m0 x83 h7 y1c94 ff2 fs4 fc0 sc0 ls0 ws0">byte-sized &quot;x&quot; value, then COMP[31:24] = COMP[23:16] = COMP[15:8] = COMP[7:0] = &quot;x&quot;. Likewise, if the</div><div class="t m0 x83 h7 y1c95 ff2 fs4 fc0 sc0 ls0 ws0">data is a halfword-size &quot;y&quot; value, then COMP[31:16] = COMP[15:0] = &quot;y&quot;.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">318<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf13e" data-dest-detail='[318,"XYZ",null,222.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:300.136000px;bottom:287.767000px;width:27.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
