vendor_name = ModelSim
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/register_file.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/alu.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/synchronizer.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/testbench.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/register.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/mux.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/HexDriver.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/datapath.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/tristate.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/test_memory.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/SLC3_2.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/slc3.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/memory_contents.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/Mem2IO.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/lab6_toplevel.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/ISDU.sv
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/lab6_toplevel.sdc
source_file = 1, C:/Users/unnat/Desktop/ECE 385/lab6/db/lab6_toplevel.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \Continue_synchronizer|out , Continue_synchronizer|out, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \Reset_synchronizer|out~feeder , Reset_synchronizer|out~feeder, lab6_toplevel, 1
instance = comp, \Reset_synchronizer|out , Reset_synchronizer|out, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~8 , my_slc|state_controller|Decoder0~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~2 , my_slc|state_controller|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~42 , my_slc|state_controller|State~42, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~1 , my_slc|state_controller|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~38 , my_slc|state_controller|State~38, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr19 , my_slc|state_controller|WideOr19, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R6~0 , my_slc|d0|reg_file|LD_R6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R7~0 , my_slc|d0|reg_file|LD_R7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[11]~11 , my_slc|d0|reg_file|R7_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[8]~0 , my_slc|d0|reg_file|R7_reg|data_out[8]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[11] , my_slc|d0|reg_file|R7_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[11]~11 , my_slc|d0|reg_file|R5_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[2]~0 , my_slc|d0|reg_file|R5_reg|data_out[2]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[11] , my_slc|d0|reg_file|R5_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R6~1 , my_slc|d0|reg_file|LD_R6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[11]~11 , my_slc|d0|reg_file|R6_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[11]~0 , my_slc|d0|reg_file|R6_reg|data_out[11]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[11] , my_slc|d0|reg_file|R6_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R4~0 , my_slc|d0|reg_file|LD_R4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[11]~11 , my_slc|d0|reg_file|R4_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[5]~0 , my_slc|d0|reg_file|R4_reg|data_out[5]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[11] , my_slc|d0|reg_file|R4_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~6 , my_slc|state_controller|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~46 , my_slc|state_controller|State~46, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~3 , my_slc|d0|busGate_multiplexer|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr23 , my_slc|state_controller|WideOr23, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr20~0 , my_slc|state_controller|WideOr20~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~36 , my_slc|state_controller|State~36, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~37 , my_slc|state_controller|State~37, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_2 , my_slc|state_controller|State.S_16_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr22~0 , my_slc|state_controller|WideOr22~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[2]~5 , my_slc|d0|MDR_reg|next_data[2]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[5]~5 , my_slc|d0|IR_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[13]~0 , my_slc|d0|IR_reg|data_out[13]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[5] , my_slc|d0|IR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr18~0 , my_slc|state_controller|WideOr18~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux10~0 , my_slc|d0|ADDR2_multiplexer|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R2~0 , my_slc|d0|reg_file|LD_R2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[5]~5 , my_slc|d0|reg_file|R2_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[5]~0 , my_slc|d0|reg_file|R2_reg|data_out[5]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[5] , my_slc|d0|reg_file|R2_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R1~0 , my_slc|d0|reg_file|LD_R1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[5]~5 , my_slc|d0|reg_file|R1_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[6]~0 , my_slc|d0|reg_file|R1_reg|data_out[6]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[5] , my_slc|d0|reg_file|R1_reg|data_out[5], lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[6]~14 , my_slc|d0|MDR_reg|next_data[6]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[6]~15 , my_slc|d0|MDR_reg|next_data[6]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[8]~0 , my_slc|d0|MDR_reg|data_out[8]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[6] , my_slc|d0|MDR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[6]~6 , my_slc|d0|FMDR_multiplexer|out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|ADDR2MUX[1]~0 , my_slc|state_controller|ADDR2MUX[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[8]~8 , my_slc|d0|reg_file|R7_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[8] , my_slc|d0|reg_file|R7_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[8]~8 , my_slc|d0|reg_file|R6_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[8] , my_slc|d0|reg_file|R6_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[8]~8 , my_slc|d0|reg_file|R4_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[8] , my_slc|d0|reg_file|R4_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux7~0 , my_slc|d0|reg_file|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[8]~8 , my_slc|d0|reg_file|R5_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[8] , my_slc|d0|reg_file|R5_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux7~1 , my_slc|d0|reg_file|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[8]~8 , my_slc|d0|reg_file|R1_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[8] , my_slc|d0|reg_file|R1_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[8]~8 , my_slc|d0|reg_file|R0_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[0]~0 , my_slc|d0|reg_file|R0_reg|data_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[8] , my_slc|d0|reg_file|R0_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux7~2 , my_slc|d0|reg_file|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[8]~8 , my_slc|d0|reg_file|R2_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[8] , my_slc|d0|reg_file|R2_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R3~1 , my_slc|d0|reg_file|LD_R3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[8]~8 , my_slc|d0|reg_file|R3_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[0]~0 , my_slc|d0|reg_file|R3_reg|data_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[8] , my_slc|d0|reg_file|R3_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux7~3 , my_slc|d0|reg_file|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux7~4 , my_slc|d0|reg_file|Mux7~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[8]~42 , my_slc|d0|ADDR1_multiplexer|out[8]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux9~0 , my_slc|d0|ADDR2_multiplexer|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux7~0 , my_slc|d0|ADDR2_multiplexer|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux8~0 , my_slc|d0|ADDR2_multiplexer|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[7]~7 , my_slc|d0|reg_file|R4_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[7] , my_slc|d0|reg_file|R4_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[7]~7 , my_slc|d0|reg_file|R6_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[7] , my_slc|d0|reg_file|R6_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux8~0 , my_slc|d0|reg_file|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[7]~7 , my_slc|d0|reg_file|R7_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[7] , my_slc|d0|reg_file|R7_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[7]~7 , my_slc|d0|reg_file|R5_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[7] , my_slc|d0|reg_file|R5_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux8~1 , my_slc|d0|reg_file|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[7]~7 , my_slc|d0|reg_file|R2_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[7] , my_slc|d0|reg_file|R2_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[7]~7 , my_slc|d0|reg_file|R3_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[7] , my_slc|d0|reg_file|R3_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[7]~7 , my_slc|d0|reg_file|R1_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[7] , my_slc|d0|reg_file|R1_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[7]~7 , my_slc|d0|reg_file|R0_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[7] , my_slc|d0|reg_file|R0_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux8~2 , my_slc|d0|reg_file|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux8~3 , my_slc|d0|reg_file|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux8~4 , my_slc|d0|reg_file|Mux8~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux9~1 , my_slc|d0|ADDR2_multiplexer|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux11~0 , my_slc|d0|ADDR2_multiplexer|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[4]~4 , my_slc|d0|reg_file|R1_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[4] , my_slc|d0|reg_file|R1_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[4]~4 , my_slc|d0|reg_file|R0_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[4] , my_slc|d0|reg_file|R0_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux11~2 , my_slc|d0|reg_file|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[4]~4 , my_slc|d0|reg_file|R3_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[4] , my_slc|d0|reg_file|R3_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[4]~4 , my_slc|d0|reg_file|R2_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[4] , my_slc|d0|reg_file|R2_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux11~3 , my_slc|d0|reg_file|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[4]~4 , my_slc|d0|reg_file|R5_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[4] , my_slc|d0|reg_file|R5_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[4]~4 , my_slc|d0|reg_file|R7_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[4] , my_slc|d0|reg_file|R7_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[4]~4 , my_slc|d0|reg_file|R6_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[4] , my_slc|d0|reg_file|R6_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[4]~4 , my_slc|d0|reg_file|R4_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[4] , my_slc|d0|reg_file|R4_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux11~0 , my_slc|d0|reg_file|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux11~1 , my_slc|d0|reg_file|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux11~4 , my_slc|d0|reg_file|Mux11~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[3]~3 , my_slc|d0|reg_file|R3_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[3] , my_slc|d0|reg_file|R3_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[3]~3 , my_slc|d0|reg_file|R0_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[3] , my_slc|d0|reg_file|R0_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[3]~3 , my_slc|d0|reg_file|R1_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[3] , my_slc|d0|reg_file|R1_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux12~2 , my_slc|d0|reg_file|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[3]~3 , my_slc|d0|reg_file|R2_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[3] , my_slc|d0|reg_file|R2_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux12~3 , my_slc|d0|reg_file|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[3]~3 , my_slc|d0|reg_file|R5_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[3] , my_slc|d0|reg_file|R5_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[3]~3 , my_slc|d0|reg_file|R7_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[3] , my_slc|d0|reg_file|R7_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[3]~3 , my_slc|d0|reg_file|R4_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[3] , my_slc|d0|reg_file|R4_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[3]~3 , my_slc|d0|reg_file|R6_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[3] , my_slc|d0|reg_file|R6_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux12~0 , my_slc|d0|reg_file|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux12~1 , my_slc|d0|reg_file|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux12~4 , my_slc|d0|reg_file|Mux12~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[3]~37 , my_slc|d0|ADDR1_multiplexer|out[3]~37, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[2]~6 , my_slc|d0|MDR_reg|next_data[2]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[2]~7 , my_slc|d0|MDR_reg|next_data[2]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[2] , my_slc|d0|MDR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[2]~2 , my_slc|d0|FMDR_multiplexer|out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[2]~2 , my_slc|d0|reg_file|R7_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[2] , my_slc|d0|reg_file|R7_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[2]~2 , my_slc|d0|reg_file|R5_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[2] , my_slc|d0|reg_file|R5_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[2]~2 , my_slc|d0|reg_file|R4_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[2] , my_slc|d0|reg_file|R4_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[2]~2 , my_slc|d0|reg_file|R6_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[2] , my_slc|d0|reg_file|R6_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux13~0 , my_slc|d0|reg_file|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux13~1 , my_slc|d0|reg_file|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[2]~2 , my_slc|d0|reg_file|R1_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[2] , my_slc|d0|reg_file|R1_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[2]~2 , my_slc|d0|reg_file|R0_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[2] , my_slc|d0|reg_file|R0_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux13~2 , my_slc|d0|reg_file|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[2]~2 , my_slc|d0|reg_file|R3_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[2] , my_slc|d0|reg_file|R3_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[2]~2 , my_slc|d0|reg_file|R2_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[2] , my_slc|d0|reg_file|R2_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux13~3 , my_slc|d0|reg_file|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux13~4 , my_slc|d0|reg_file|Mux13~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[2]~36 , my_slc|d0|ADDR1_multiplexer|out[2]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~1 , my_slc|d0|busGate_multiplexer|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[1]~1 , my_slc|d0|reg_file|R4_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[1] , my_slc|d0|reg_file|R4_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[1]~1 , my_slc|d0|reg_file|R6_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[1] , my_slc|d0|reg_file|R6_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux14~0 , my_slc|d0|reg_file|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[1]~1 , my_slc|d0|reg_file|R7_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[1] , my_slc|d0|reg_file|R7_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[1]~1 , my_slc|d0|reg_file|R5_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[1] , my_slc|d0|reg_file|R5_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux14~1 , my_slc|d0|reg_file|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux14~1 , my_slc|d0|busGate_multiplexer|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[1]~1 , my_slc|d0|IR_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[1] , my_slc|d0|IR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][0]~0 , my_slc|d0|PCMUX_inputs[0][0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~0 , my_slc|d0|Add1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~2 , my_slc|d0|Add1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[12]~0 , my_slc|d0|PC_reg|data_out[12]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[0] , my_slc|d0|PC_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[0]~34 , my_slc|d0|ADDR1_multiplexer|out[0]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[0]~0 , my_slc|d0|reg_file|R3_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[0] , my_slc|d0|reg_file|R3_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[0]~0 , my_slc|d0|reg_file|R1_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[0] , my_slc|d0|reg_file|R1_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[0]~0 , my_slc|d0|reg_file|R0_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[0] , my_slc|d0|reg_file|R0_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux15~2 , my_slc|d0|reg_file|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[0]~0 , my_slc|d0|reg_file|R2_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[0] , my_slc|d0|reg_file|R2_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux15~3 , my_slc|d0|reg_file|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[0]~0 , my_slc|d0|reg_file|R6_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[0] , my_slc|d0|reg_file|R6_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[0]~0 , my_slc|d0|reg_file|R4_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[0] , my_slc|d0|reg_file|R4_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux15~0 , my_slc|d0|reg_file|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[0]~0 , my_slc|d0|reg_file|R5_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[0] , my_slc|d0|reg_file|R5_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[0]~0 , my_slc|d0|reg_file|R7_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[0] , my_slc|d0|reg_file|R7_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux15~1 , my_slc|d0|reg_file|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[0]~32 , my_slc|d0|ADDR1_multiplexer|out[0]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux15~0 , my_slc|d0|ADDR2_multiplexer|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][0]~0 , my_slc|d0|busGateInputs[3][0]~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr24 , my_slc|state_controller|WideOr24, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux15~4 , my_slc|d0|reg_file|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~0 , my_slc|d0|SR2_multiplexer|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~1 , my_slc|d0|SR2_multiplexer|out[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~2 , my_slc|d0|SR2_multiplexer|out[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~3 , my_slc|d0|SR2_multiplexer|out[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~4 , my_slc|d0|SR2_multiplexer|out[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[0]~5 , my_slc|d0|SR2_multiplexer|out[0]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~0 , my_slc|d0|busGate_multiplexer|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~0 , my_slc|d0|ALU_unit|Add0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~2 , my_slc|d0|busGate_multiplexer|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~4 , my_slc|d0|busGate_multiplexer|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~5 , my_slc|d0|busGate_multiplexer|Mux15~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux15~6 , my_slc|d0|busGate_multiplexer|Mux15~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[0]~0 , my_slc|d0|IR_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[0] , my_slc|d0|IR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~6 , my_slc|d0|SR2_multiplexer|out[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~7 , my_slc|d0|SR2_multiplexer|out[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[1]~1 , my_slc|d0|reg_file|R0_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[1] , my_slc|d0|reg_file|R0_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[1]~1 , my_slc|d0|reg_file|R1_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[1] , my_slc|d0|reg_file|R1_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~8 , my_slc|d0|SR2_multiplexer|out[1]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[1]~1 , my_slc|d0|reg_file|R2_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[1] , my_slc|d0|reg_file|R2_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~9 , my_slc|d0|SR2_multiplexer|out[1]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~10 , my_slc|d0|SR2_multiplexer|out[1]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[1]~11 , my_slc|d0|SR2_multiplexer|out[1]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux14~4 , my_slc|d0|reg_file|Mux14~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~2 , my_slc|d0|ALU_unit|Add0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux14~0 , my_slc|d0|busGate_multiplexer|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux14~2 , my_slc|d0|busGate_multiplexer|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux14~0 , my_slc|d0|ADDR2_multiplexer|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][1]~2 , my_slc|d0|busGateInputs[3][1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][1]~2 , my_slc|d0|PCMUX_inputs[0][1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~3 , my_slc|d0|Add1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~4 , my_slc|d0|Add1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[1] , my_slc|d0|PC_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[0]~0 , my_slc|d0|MDR_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[1]~3 , my_slc|d0|MDR_reg|next_data[1]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[1]~4 , my_slc|d0|MDR_reg|next_data[1]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[1] , my_slc|d0|MDR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[1]~1 , my_slc|d0|FMDR_multiplexer|out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux14~3 , my_slc|d0|busGate_multiplexer|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux14~4 , my_slc|d0|busGate_multiplexer|Mux14~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[1]~1 , my_slc|d0|reg_file|R3_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[1] , my_slc|d0|reg_file|R3_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux14~2 , my_slc|d0|reg_file|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux14~3 , my_slc|d0|reg_file|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[1]~35 , my_slc|d0|ADDR1_multiplexer|out[1]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[1]~33 , my_slc|d0|ADDR1_multiplexer|out[1]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][2]~4 , my_slc|d0|busGateInputs[3][2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][2]~4 , my_slc|d0|PCMUX_inputs[0][2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~5 , my_slc|d0|Add1~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~6 , my_slc|d0|Add1~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[2] , my_slc|d0|PC_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux13~1 , my_slc|d0|busGate_multiplexer|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[2]~14 , my_slc|d0|SR2_multiplexer|out[2]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[2]~15 , my_slc|d0|SR2_multiplexer|out[2]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[2]~12 , my_slc|d0|SR2_multiplexer|out[2]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[2]~13 , my_slc|d0|SR2_multiplexer|out[2]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[2]~16 , my_slc|d0|SR2_multiplexer|out[2]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux13~0 , my_slc|d0|busGate_multiplexer|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~4 , my_slc|d0|ALU_unit|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux13~2 , my_slc|d0|busGate_multiplexer|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux13~3 , my_slc|d0|busGate_multiplexer|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux13~4 , my_slc|d0|busGate_multiplexer|Mux13~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[2]~2 , my_slc|d0|IR_reg|next_data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[2] , my_slc|d0|IR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux13~0 , my_slc|d0|ADDR2_multiplexer|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][3]~6 , my_slc|d0|busGateInputs[3][3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][3]~6 , my_slc|d0|PCMUX_inputs[0][3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~7 , my_slc|d0|Add1~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~8 , my_slc|d0|Add1~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[3] , my_slc|d0|PC_reg|data_out[3], lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[3]~8 , my_slc|d0|MDR_reg|next_data[3]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[3]~9 , my_slc|d0|MDR_reg|next_data[3]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[3] , my_slc|d0|MDR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[3]~3 , my_slc|d0|FMDR_multiplexer|out[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux12~0 , my_slc|d0|busGate_multiplexer|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~19 , my_slc|d0|SR2_multiplexer|out[3]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~20 , my_slc|d0|SR2_multiplexer|out[3]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~17 , my_slc|d0|SR2_multiplexer|out[3]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~18 , my_slc|d0|SR2_multiplexer|out[3]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~21 , my_slc|d0|SR2_multiplexer|out[3]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[3]~22 , my_slc|d0|SR2_multiplexer|out[3]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux12~1 , my_slc|d0|busGate_multiplexer|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~6 , my_slc|d0|ALU_unit|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux12~2 , my_slc|d0|busGate_multiplexer|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux12~3 , my_slc|d0|busGate_multiplexer|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[3]~3 , my_slc|d0|IR_reg|next_data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[3] , my_slc|d0|IR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux12~0 , my_slc|d0|ADDR2_multiplexer|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][4]~8 , my_slc|d0|busGateInputs[3][4]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][4]~8 , my_slc|d0|PCMUX_inputs[0][4]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~9 , my_slc|d0|Add1~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~10 , my_slc|d0|Add1~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[4] , my_slc|d0|PC_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[4]~38 , my_slc|d0|ADDR1_multiplexer|out[4]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][5]~10 , my_slc|d0|busGateInputs[3][5]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][6]~12 , my_slc|d0|busGateInputs[3][6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][7]~14 , my_slc|d0|busGateInputs[3][7]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][5]~10 , my_slc|d0|PCMUX_inputs[0][5]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][6]~12 , my_slc|d0|PCMUX_inputs[0][6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][7]~14 , my_slc|d0|PCMUX_inputs[0][7]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~15 , my_slc|d0|Add1~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~16 , my_slc|d0|Add1~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[7] , my_slc|d0|PC_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[7]~41 , my_slc|d0|ADDR1_multiplexer|out[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][8]~16 , my_slc|d0|busGateInputs[3][8]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][8]~16 , my_slc|d0|PCMUX_inputs[0][8]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~17 , my_slc|d0|Add1~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~18 , my_slc|d0|Add1~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[8] , my_slc|d0|PC_reg|data_out[8], lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[8]~18 , my_slc|d0|MDR_reg|next_data[8]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[8]~19 , my_slc|d0|MDR_reg|next_data[8]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[8] , my_slc|d0|MDR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[8]~8 , my_slc|d0|FMDR_multiplexer|out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux7~0 , my_slc|d0|busGate_multiplexer|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~49 , my_slc|d0|SR2_multiplexer|out[8]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~50 , my_slc|d0|SR2_multiplexer|out[8]~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~47 , my_slc|d0|SR2_multiplexer|out[8]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~48 , my_slc|d0|SR2_multiplexer|out[8]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~51 , my_slc|d0|SR2_multiplexer|out[8]~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[8]~52 , my_slc|d0|SR2_multiplexer|out[8]~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux7~1 , my_slc|d0|busGate_multiplexer|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[6]~6 , my_slc|d0|reg_file|R4_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[6] , my_slc|d0|reg_file|R4_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[6]~6 , my_slc|d0|reg_file|R6_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[6] , my_slc|d0|reg_file|R6_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~35 , my_slc|d0|SR2_multiplexer|out[6]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[6]~6 , my_slc|d0|reg_file|R5_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[6] , my_slc|d0|reg_file|R5_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[6]~6 , my_slc|d0|reg_file|R7_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[6] , my_slc|d0|reg_file|R7_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~36 , my_slc|d0|SR2_multiplexer|out[6]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[6]~6 , my_slc|d0|reg_file|R2_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[6] , my_slc|d0|reg_file|R2_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[6]~6 , my_slc|d0|reg_file|R1_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[6] , my_slc|d0|reg_file|R1_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[6]~6 , my_slc|d0|reg_file|R0_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[6] , my_slc|d0|reg_file|R0_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~37 , my_slc|d0|SR2_multiplexer|out[6]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[6]~6 , my_slc|d0|reg_file|R3_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[6] , my_slc|d0|reg_file|R3_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~38 , my_slc|d0|SR2_multiplexer|out[6]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~39 , my_slc|d0|SR2_multiplexer|out[6]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[6]~40 , my_slc|d0|SR2_multiplexer|out[6]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[5]~5 , my_slc|d0|reg_file|R0_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[5] , my_slc|d0|reg_file|R0_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~31 , my_slc|d0|SR2_multiplexer|out[5]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[5]~5 , my_slc|d0|reg_file|R3_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[5] , my_slc|d0|reg_file|R3_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~32 , my_slc|d0|SR2_multiplexer|out[5]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[5]~5 , my_slc|d0|reg_file|R5_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[5] , my_slc|d0|reg_file|R5_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[5]~5 , my_slc|d0|reg_file|R7_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[5] , my_slc|d0|reg_file|R7_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[5]~5 , my_slc|d0|reg_file|R6_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[5] , my_slc|d0|reg_file|R6_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[5]~5 , my_slc|d0|reg_file|R4_reg|next_data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[5] , my_slc|d0|reg_file|R4_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~29 , my_slc|d0|SR2_multiplexer|out[5]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~30 , my_slc|d0|SR2_multiplexer|out[5]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~33 , my_slc|d0|SR2_multiplexer|out[5]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[5]~34 , my_slc|d0|SR2_multiplexer|out[5]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~23 , my_slc|d0|SR2_multiplexer|out[4]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~24 , my_slc|d0|SR2_multiplexer|out[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~25 , my_slc|d0|SR2_multiplexer|out[4]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~26 , my_slc|d0|SR2_multiplexer|out[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~27 , my_slc|d0|SR2_multiplexer|out[4]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[4]~28 , my_slc|d0|SR2_multiplexer|out[4]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~8 , my_slc|d0|ALU_unit|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~10 , my_slc|d0|ALU_unit|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~12 , my_slc|d0|ALU_unit|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~14 , my_slc|d0|ALU_unit|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~16 , my_slc|d0|ALU_unit|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux7~2 , my_slc|d0|busGate_multiplexer|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux7~3 , my_slc|d0|busGate_multiplexer|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[8]~8 , my_slc|d0|IR_reg|next_data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[8] , my_slc|d0|IR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr27~0 , my_slc|state_controller|WideOr27~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_multiplexer|out[2]~2 , my_slc|d0|SR1_multiplexer|out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux9~2 , my_slc|d0|reg_file|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux9~3 , my_slc|d0|reg_file|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux9~0 , my_slc|d0|reg_file|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux9~1 , my_slc|d0|reg_file|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux9~4 , my_slc|d0|reg_file|Mux9~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[6]~40 , my_slc|d0|ADDR1_multiplexer|out[6]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~13 , my_slc|d0|Add1~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~14 , my_slc|d0|Add1~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[6] , my_slc|d0|PC_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux9~0 , my_slc|d0|busGate_multiplexer|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux9~1 , my_slc|d0|busGate_multiplexer|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux9~2 , my_slc|d0|busGate_multiplexer|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux9~3 , my_slc|d0|busGate_multiplexer|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[6]~6 , my_slc|d0|IR_reg|next_data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[6] , my_slc|d0|IR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_multiplexer|out[0]~0 , my_slc|d0|SR1_multiplexer|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux10~2 , my_slc|d0|reg_file|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux10~3 , my_slc|d0|reg_file|Mux10~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux10~0 , my_slc|d0|reg_file|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux10~1 , my_slc|d0|reg_file|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux10~4 , my_slc|d0|reg_file|Mux10~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[5]~39 , my_slc|d0|ADDR1_multiplexer|out[5]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~11 , my_slc|d0|Add1~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~12 , my_slc|d0|Add1~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[5] , my_slc|d0|PC_reg|data_out[5], lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[5]~12 , my_slc|d0|MDR_reg|next_data[5]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[5]~13 , my_slc|d0|MDR_reg|next_data[5]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[5] , my_slc|d0|MDR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[5]~5 , my_slc|d0|FMDR_multiplexer|out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux10~3 , my_slc|d0|busGate_multiplexer|Mux10~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux10~0 , my_slc|d0|busGate_multiplexer|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux10~1 , my_slc|d0|busGate_multiplexer|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux10~2 , my_slc|d0|busGate_multiplexer|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux10~4 , my_slc|d0|busGate_multiplexer|Mux10~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[5]~37 , my_slc|d0|MAR_reg|next_data[5]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[7]~0 , my_slc|d0|MAR_reg|data_out[7]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[5] , my_slc|d0|MAR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[5]~5 , my_slc|d0|FMAR_multiplexer|out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[4]~36 , my_slc|d0|MAR_reg|next_data[4]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[4] , my_slc|d0|MAR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[4]~4 , my_slc|d0|FMAR_multiplexer|out[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[7]~39 , my_slc|d0|MAR_reg|next_data[7]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[7] , my_slc|d0|MAR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[7]~7 , my_slc|d0|FMAR_multiplexer|out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[6]~38 , my_slc|d0|MAR_reg|next_data[6]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[6] , my_slc|d0|MAR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[6]~6 , my_slc|d0|FMAR_multiplexer|out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[3]~35 , my_slc|d0|MAR_reg|next_data[3]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[3] , my_slc|d0|MAR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[3]~3 , my_slc|d0|FMAR_multiplexer|out[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[2]~34 , my_slc|d0|MAR_reg|next_data[2]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[2] , my_slc|d0|MAR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[2]~2 , my_slc|d0|FMAR_multiplexer|out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[0]~32 , my_slc|d0|MAR_reg|next_data[0]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[0] , my_slc|d0|MAR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[0]~0 , my_slc|d0|FMAR_multiplexer|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[1]~33 , my_slc|d0|MAR_reg|next_data[1]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[1] , my_slc|d0|MAR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[1]~1 , my_slc|d0|FMAR_multiplexer|out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[11]~43 , my_slc|d0|MAR_reg|next_data[11]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[11] , my_slc|d0|MAR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[11]~11 , my_slc|d0|FMAR_multiplexer|out[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[10]~42 , my_slc|d0|MAR_reg|next_data[10]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[10] , my_slc|d0|MAR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[10]~10 , my_slc|d0|FMAR_multiplexer|out[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[8]~40 , my_slc|d0|MAR_reg|next_data[8]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[8] , my_slc|d0|MAR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[8]~8 , my_slc|d0|FMAR_multiplexer|out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[9]~41 , my_slc|d0|MAR_reg|next_data[9]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[9] , my_slc|d0|MAR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[9]~9 , my_slc|d0|FMAR_multiplexer|out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[13]~45 , my_slc|d0|MAR_reg|next_data[13]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[13] , my_slc|d0|MAR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[13]~13 , my_slc|d0|FMAR_multiplexer|out[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[12]~44 , my_slc|d0|MAR_reg|next_data[12]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[12] , my_slc|d0|MAR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[12]~12 , my_slc|d0|FMAR_multiplexer|out[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[14]~46 , my_slc|d0|MAR_reg|next_data[14]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[14] , my_slc|d0|MAR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[14]~14 , my_slc|d0|FMAR_multiplexer|out[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|next_data[15]~47 , my_slc|d0|MAR_reg|next_data[15]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[15] , my_slc|d0|MAR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMAR_multiplexer|out[15]~15 , my_slc|d0|FMAR_multiplexer|out[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[4]~10 , my_slc|d0|MDR_reg|next_data[4]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[4]~11 , my_slc|d0|MDR_reg|next_data[4]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[4] , my_slc|d0|MDR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[4]~4 , my_slc|d0|FMDR_multiplexer|out[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux11~0 , my_slc|d0|busGate_multiplexer|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux11~1 , my_slc|d0|busGate_multiplexer|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux11~2 , my_slc|d0|busGate_multiplexer|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux11~3 , my_slc|d0|busGate_multiplexer|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux11~4 , my_slc|d0|busGate_multiplexer|Mux11~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[4]~4 , my_slc|d0|IR_reg|next_data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[4] , my_slc|d0|IR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~43 , my_slc|d0|SR2_multiplexer|out[7]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~44 , my_slc|d0|SR2_multiplexer|out[7]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~41 , my_slc|d0|SR2_multiplexer|out[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~42 , my_slc|d0|SR2_multiplexer|out[7]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~45 , my_slc|d0|SR2_multiplexer|out[7]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[7]~46 , my_slc|d0|SR2_multiplexer|out[7]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux8~0 , my_slc|d0|busGate_multiplexer|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux8~1 , my_slc|d0|busGate_multiplexer|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux8~2 , my_slc|d0|busGate_multiplexer|Mux8~2, lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[7]~16 , my_slc|d0|MDR_reg|next_data[7]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[7]~17 , my_slc|d0|MDR_reg|next_data[7]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[7] , my_slc|d0|MDR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[7]~7 , my_slc|d0|FMDR_multiplexer|out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux8~3 , my_slc|d0|busGate_multiplexer|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux8~4 , my_slc|d0|busGate_multiplexer|Mux8~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[7]~7 , my_slc|d0|IR_reg|next_data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[7] , my_slc|d0|IR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_multiplexer|out[1]~1 , my_slc|d0|SR1_multiplexer|out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux4~0 , my_slc|d0|reg_file|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux4~1 , my_slc|d0|reg_file|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[11]~11 , my_slc|d0|reg_file|R2_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[11] , my_slc|d0|reg_file|R2_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[11]~11 , my_slc|d0|reg_file|R3_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[11] , my_slc|d0|reg_file|R3_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[11]~11 , my_slc|d0|reg_file|R0_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[11] , my_slc|d0|reg_file|R0_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[11]~11 , my_slc|d0|reg_file|R1_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[11] , my_slc|d0|reg_file|R1_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux4~2 , my_slc|d0|reg_file|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux4~3 , my_slc|d0|reg_file|Mux4~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux4~4 , my_slc|d0|reg_file|Mux4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[11]~45 , my_slc|d0|ADDR1_multiplexer|out[11]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux0~0 , my_slc|d0|ADDR2_multiplexer|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux0~1 , my_slc|d0|ADDR2_multiplexer|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[10]~10 , my_slc|d0|reg_file|R5_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[10] , my_slc|d0|reg_file|R5_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[10]~10 , my_slc|d0|reg_file|R7_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[10] , my_slc|d0|reg_file|R7_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[10]~10 , my_slc|d0|reg_file|R6_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[10] , my_slc|d0|reg_file|R6_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[10]~10 , my_slc|d0|reg_file|R4_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[10] , my_slc|d0|reg_file|R4_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux5~0 , my_slc|d0|reg_file|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux5~1 , my_slc|d0|reg_file|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[10]~10 , my_slc|d0|reg_file|R2_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[10] , my_slc|d0|reg_file|R2_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[10]~10 , my_slc|d0|reg_file|R0_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[10] , my_slc|d0|reg_file|R0_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[10]~10 , my_slc|d0|reg_file|R1_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[10] , my_slc|d0|reg_file|R1_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux5~2 , my_slc|d0|reg_file|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[10]~10 , my_slc|d0|reg_file|R3_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[10] , my_slc|d0|reg_file|R3_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux5~3 , my_slc|d0|reg_file|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux5~4 , my_slc|d0|reg_file|Mux5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[10]~44 , my_slc|d0|ADDR1_multiplexer|out[10]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux6~0 , my_slc|d0|ADDR2_multiplexer|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR2_multiplexer|Mux6~1 , my_slc|d0|ADDR2_multiplexer|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][9]~18 , my_slc|d0|PCMUX_inputs[0][9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][9]~18 , my_slc|d0|busGateInputs[3][9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~19 , my_slc|d0|Add1~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~20 , my_slc|d0|Add1~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[9] , my_slc|d0|PC_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[9]~43 , my_slc|d0|ADDR1_multiplexer|out[9]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][10]~20 , my_slc|d0|busGateInputs[3][10]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][11]~22 , my_slc|d0|busGateInputs[3][11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][10]~20 , my_slc|d0|PCMUX_inputs[0][10]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][11]~22 , my_slc|d0|PCMUX_inputs[0][11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~23 , my_slc|d0|Add1~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~24 , my_slc|d0|Add1~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[11] , my_slc|d0|PC_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~65 , my_slc|d0|SR2_multiplexer|out[11]~65, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~66 , my_slc|d0|SR2_multiplexer|out[11]~66, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~67 , my_slc|d0|SR2_multiplexer|out[11]~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~68 , my_slc|d0|SR2_multiplexer|out[11]~68, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~69 , my_slc|d0|SR2_multiplexer|out[11]~69, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[11]~70 , my_slc|d0|SR2_multiplexer|out[11]~70, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~61 , my_slc|d0|SR2_multiplexer|out[10]~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~62 , my_slc|d0|SR2_multiplexer|out[10]~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~59 , my_slc|d0|SR2_multiplexer|out[10]~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~60 , my_slc|d0|SR2_multiplexer|out[10]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~63 , my_slc|d0|SR2_multiplexer|out[10]~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[10]~64 , my_slc|d0|SR2_multiplexer|out[10]~64, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[9]~9 , my_slc|d0|reg_file|R2_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[9] , my_slc|d0|reg_file|R2_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[9]~9 , my_slc|d0|reg_file|R1_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[9] , my_slc|d0|reg_file|R1_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~55 , my_slc|d0|SR2_multiplexer|out[9]~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[9]~9 , my_slc|d0|reg_file|R3_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[9] , my_slc|d0|reg_file|R3_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~56 , my_slc|d0|SR2_multiplexer|out[9]~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[9]~9 , my_slc|d0|reg_file|R4_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[9] , my_slc|d0|reg_file|R4_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[9]~9 , my_slc|d0|reg_file|R6_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[9] , my_slc|d0|reg_file|R6_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~53 , my_slc|d0|SR2_multiplexer|out[9]~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[9]~9 , my_slc|d0|reg_file|R7_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[9] , my_slc|d0|reg_file|R7_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[9]~9 , my_slc|d0|reg_file|R5_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[9] , my_slc|d0|reg_file|R5_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~54 , my_slc|d0|SR2_multiplexer|out[9]~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~57 , my_slc|d0|SR2_multiplexer|out[9]~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[9]~58 , my_slc|d0|SR2_multiplexer|out[9]~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~18 , my_slc|d0|ALU_unit|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~20 , my_slc|d0|ALU_unit|Add0~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~22 , my_slc|d0|ALU_unit|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux4~0 , my_slc|d0|busGate_multiplexer|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux4~1 , my_slc|d0|busGate_multiplexer|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux4~2 , my_slc|d0|busGate_multiplexer|Mux4~2, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[11]~24 , my_slc|d0|MDR_reg|next_data[11]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[11]~25 , my_slc|d0|MDR_reg|next_data[11]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[11] , my_slc|d0|MDR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[11]~11 , my_slc|d0|FMDR_multiplexer|out[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux4~3 , my_slc|d0|busGate_multiplexer|Mux4~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux4~4 , my_slc|d0|busGate_multiplexer|Mux4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[11]~11 , my_slc|d0|IR_reg|next_data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[11] , my_slc|d0|IR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R3~0 , my_slc|d0|reg_file|LD_R3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R0~0 , my_slc|d0|reg_file|LD_R0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[9]~9 , my_slc|d0|reg_file|R0_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[9] , my_slc|d0|reg_file|R0_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux6~2 , my_slc|d0|reg_file|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux6~3 , my_slc|d0|reg_file|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux6~0 , my_slc|d0|reg_file|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux6~1 , my_slc|d0|reg_file|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux6~4 , my_slc|d0|reg_file|Mux6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux6~1 , my_slc|d0|busGate_multiplexer|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux6~0 , my_slc|d0|busGate_multiplexer|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux6~2 , my_slc|d0|busGate_multiplexer|Mux6~2, lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[9]~20 , my_slc|d0|MDR_reg|next_data[9]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[9]~21 , my_slc|d0|MDR_reg|next_data[9]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[9] , my_slc|d0|MDR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[9]~9 , my_slc|d0|FMDR_multiplexer|out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux6~3 , my_slc|d0|busGate_multiplexer|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux6~4 , my_slc|d0|busGate_multiplexer|Mux6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[9]~9 , my_slc|d0|IR_reg|next_data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[9] , my_slc|d0|IR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~2 , my_slc|d0|nzp_reg|next_data[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~1 , my_slc|d0|nzp_reg|next_data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~3 , my_slc|d0|nzp_reg|next_data[1]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~4 , my_slc|d0|nzp_reg|next_data[1]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~5 , my_slc|d0|nzp_reg|next_data[1]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~6 , my_slc|d0|nzp_reg|next_data[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|data_out[2]~0 , my_slc|d0|nzp_reg|data_out[2]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|data_out[1] , my_slc|d0|nzp_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[1]~0 , my_slc|d0|nzp_reg|next_data[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|data_out[0] , my_slc|d0|nzp_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|ben_reg|next_data[0]~0 , my_slc|d0|ben_reg|next_data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|next_data[2]~7 , my_slc|d0|nzp_reg|next_data[2]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp_reg|data_out[2] , my_slc|d0|nzp_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|ben_reg|next_data[0]~1 , my_slc|d0|ben_reg|next_data[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben_reg|next_data[0]~2 , my_slc|d0|ben_reg|next_data[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben_reg|data_out[0] , my_slc|d0|ben_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~1 , my_slc|d0|Add1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~21 , my_slc|d0|Add1~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~22 , my_slc|d0|Add1~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[10] , my_slc|d0|PC_reg|data_out[10], lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[10]~22 , my_slc|d0|MDR_reg|next_data[10]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[10]~23 , my_slc|d0|MDR_reg|next_data[10]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[10] , my_slc|d0|MDR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[10]~10 , my_slc|d0|FMDR_multiplexer|out[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux5~1 , my_slc|d0|busGate_multiplexer|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux5~0 , my_slc|d0|busGate_multiplexer|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux5~2 , my_slc|d0|busGate_multiplexer|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux5~3 , my_slc|d0|busGate_multiplexer|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux5~4 , my_slc|d0|busGate_multiplexer|Mux5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[10]~10 , my_slc|d0|IR_reg|next_data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[10] , my_slc|d0|IR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|LD_R5~0 , my_slc|d0|reg_file|LD_R5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[12]~12 , my_slc|d0|reg_file|R5_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[12] , my_slc|d0|reg_file|R5_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[12]~12 , my_slc|d0|reg_file|R7_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[12] , my_slc|d0|reg_file|R7_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[12]~12 , my_slc|d0|reg_file|R4_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[12] , my_slc|d0|reg_file|R4_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[12]~12 , my_slc|d0|reg_file|R6_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[12] , my_slc|d0|reg_file|R6_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux3~0 , my_slc|d0|reg_file|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux3~1 , my_slc|d0|reg_file|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[12]~12 , my_slc|d0|reg_file|R3_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[12] , my_slc|d0|reg_file|R3_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[12]~12 , my_slc|d0|reg_file|R2_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[12] , my_slc|d0|reg_file|R2_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[12]~12 , my_slc|d0|reg_file|R0_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[12] , my_slc|d0|reg_file|R0_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[12]~12 , my_slc|d0|reg_file|R1_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[12] , my_slc|d0|reg_file|R1_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux3~2 , my_slc|d0|reg_file|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux3~3 , my_slc|d0|reg_file|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux3~4 , my_slc|d0|reg_file|Mux3~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[12]~46 , my_slc|d0|ADDR1_multiplexer|out[12]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][12]~24 , my_slc|d0|busGateInputs[3][12]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][12]~24 , my_slc|d0|PCMUX_inputs[0][12]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~25 , my_slc|d0|Add1~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~26 , my_slc|d0|Add1~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[12] , my_slc|d0|PC_reg|data_out[12], lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[12]~26 , my_slc|d0|MDR_reg|next_data[12]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[12]~27 , my_slc|d0|MDR_reg|next_data[12]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[12] , my_slc|d0|MDR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[12]~12 , my_slc|d0|FMDR_multiplexer|out[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux3~1 , my_slc|d0|busGate_multiplexer|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~71 , my_slc|d0|SR2_multiplexer|out[12]~71, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~72 , my_slc|d0|SR2_multiplexer|out[12]~72, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~73 , my_slc|d0|SR2_multiplexer|out[12]~73, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~74 , my_slc|d0|SR2_multiplexer|out[12]~74, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~75 , my_slc|d0|SR2_multiplexer|out[12]~75, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[12]~76 , my_slc|d0|SR2_multiplexer|out[12]~76, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~24 , my_slc|d0|ALU_unit|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux3~0 , my_slc|d0|busGate_multiplexer|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux3~2 , my_slc|d0|busGate_multiplexer|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux3~3 , my_slc|d0|busGate_multiplexer|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux3~4 , my_slc|d0|busGate_multiplexer|Mux3~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[12]~12 , my_slc|d0|IR_reg|next_data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[12] , my_slc|d0|IR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~5 , my_slc|state_controller|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~45 , my_slc|state_controller|State~45, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~41 , my_slc|state_controller|State~41, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr21 , my_slc|state_controller|WideOr21, lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[15]~32 , my_slc|d0|MDR_reg|next_data[15]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[15]~33 , my_slc|d0|MDR_reg|next_data[15]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[15] , my_slc|d0|MDR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[15]~15 , my_slc|d0|FMDR_multiplexer|out[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[14]~14 , my_slc|d0|reg_file|R3_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[14] , my_slc|d0|reg_file|R3_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[14]~14 , my_slc|d0|reg_file|R1_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[14] , my_slc|d0|reg_file|R1_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[14]~14 , my_slc|d0|reg_file|R0_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[14] , my_slc|d0|reg_file|R0_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux1~2 , my_slc|d0|reg_file|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[14]~14 , my_slc|d0|reg_file|R2_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[14] , my_slc|d0|reg_file|R2_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux1~3 , my_slc|d0|reg_file|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[14]~14 , my_slc|d0|reg_file|R7_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[14] , my_slc|d0|reg_file|R7_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[14]~14 , my_slc|d0|reg_file|R5_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[14] , my_slc|d0|reg_file|R5_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[14]~14 , my_slc|d0|reg_file|R6_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[14] , my_slc|d0|reg_file|R6_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[14]~14 , my_slc|d0|reg_file|R4_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[14] , my_slc|d0|reg_file|R4_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux1~0 , my_slc|d0|reg_file|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux1~1 , my_slc|d0|reg_file|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux1~4 , my_slc|d0|reg_file|Mux1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[14]~48 , my_slc|d0|ADDR1_multiplexer|out[14]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[13]~13 , my_slc|d0|reg_file|R6_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[13] , my_slc|d0|reg_file|R6_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[13]~13 , my_slc|d0|reg_file|R4_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[13] , my_slc|d0|reg_file|R4_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux2~0 , my_slc|d0|reg_file|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[13]~13 , my_slc|d0|reg_file|R5_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[13] , my_slc|d0|reg_file|R5_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[13]~13 , my_slc|d0|reg_file|R7_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[13] , my_slc|d0|reg_file|R7_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux2~1 , my_slc|d0|reg_file|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[13]~13 , my_slc|d0|reg_file|R3_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[13] , my_slc|d0|reg_file|R3_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[13]~13 , my_slc|d0|reg_file|R0_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[13] , my_slc|d0|reg_file|R0_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[13]~13 , my_slc|d0|reg_file|R1_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[13] , my_slc|d0|reg_file|R1_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux2~2 , my_slc|d0|reg_file|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[13]~13 , my_slc|d0|reg_file|R2_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[13] , my_slc|d0|reg_file|R2_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux2~3 , my_slc|d0|reg_file|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux2~4 , my_slc|d0|reg_file|Mux2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][13]~26 , my_slc|d0|busGateInputs[3][13]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][13]~26 , my_slc|d0|PCMUX_inputs[0][13]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~27 , my_slc|d0|Add1~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~28 , my_slc|d0|Add1~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[13] , my_slc|d0|PC_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[13]~47 , my_slc|d0|ADDR1_multiplexer|out[13]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][14]~28 , my_slc|d0|busGateInputs[3][14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][14]~28 , my_slc|d0|PCMUX_inputs[0][14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~29 , my_slc|d0|Add1~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~30 , my_slc|d0|Add1~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[14] , my_slc|d0|PC_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|PCMUX_inputs[0][15]~30 , my_slc|d0|PCMUX_inputs[0][15]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~31 , my_slc|d0|Add1~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add1~32 , my_slc|d0|Add1~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[15] , my_slc|d0|PC_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|next_data[15]~15 , my_slc|d0|reg_file|R0_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R0_reg|data_out[15] , my_slc|d0|reg_file|R0_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|next_data[15]~15 , my_slc|d0|reg_file|R1_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R1_reg|data_out[15] , my_slc|d0|reg_file|R1_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux0~2 , my_slc|d0|reg_file|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|next_data[15]~15 , my_slc|d0|reg_file|R3_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R3_reg|data_out[15] , my_slc|d0|reg_file|R3_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|next_data[15]~15 , my_slc|d0|reg_file|R2_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R2_reg|data_out[15] , my_slc|d0|reg_file|R2_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux0~3 , my_slc|d0|reg_file|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|next_data[15]~15 , my_slc|d0|reg_file|R6_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R6_reg|data_out[15] , my_slc|d0|reg_file|R6_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|next_data[15]~15 , my_slc|d0|reg_file|R4_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R4_reg|data_out[15] , my_slc|d0|reg_file|R4_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux0~0 , my_slc|d0|reg_file|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|next_data[15]~15 , my_slc|d0|reg_file|R7_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R7_reg|data_out[15] , my_slc|d0|reg_file|R7_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|next_data[15]~15 , my_slc|d0|reg_file|R5_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|R5_reg|data_out[15] , my_slc|d0|reg_file|R5_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux0~1 , my_slc|d0|reg_file|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|reg_file|Mux0~4 , my_slc|d0|reg_file|Mux0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ADDR1_multiplexer|out[15]~49 , my_slc|d0|ADDR1_multiplexer|out[15]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGateInputs[3][15]~30 , my_slc|d0|busGateInputs[3][15]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux0~3 , my_slc|d0|busGate_multiplexer|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~89 , my_slc|d0|SR2_multiplexer|out[15]~89, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~90 , my_slc|d0|SR2_multiplexer|out[15]~90, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~91 , my_slc|d0|SR2_multiplexer|out[15]~91, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~92 , my_slc|d0|SR2_multiplexer|out[15]~92, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~93 , my_slc|d0|SR2_multiplexer|out[15]~93, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[15]~94 , my_slc|d0|SR2_multiplexer|out[15]~94, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux0~0 , my_slc|d0|busGate_multiplexer|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~83 , my_slc|d0|SR2_multiplexer|out[14]~83, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~84 , my_slc|d0|SR2_multiplexer|out[14]~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~85 , my_slc|d0|SR2_multiplexer|out[14]~85, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~86 , my_slc|d0|SR2_multiplexer|out[14]~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~87 , my_slc|d0|SR2_multiplexer|out[14]~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[14]~88 , my_slc|d0|SR2_multiplexer|out[14]~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~79 , my_slc|d0|SR2_multiplexer|out[13]~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~80 , my_slc|d0|SR2_multiplexer|out[13]~80, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~77 , my_slc|d0|SR2_multiplexer|out[13]~77, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~78 , my_slc|d0|SR2_multiplexer|out[13]~78, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~81 , my_slc|d0|SR2_multiplexer|out[13]~81, lab6_toplevel, 1
instance = comp, \my_slc|d0|SR2_multiplexer|out[13]~82 , my_slc|d0|SR2_multiplexer|out[13]~82, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~26 , my_slc|d0|ALU_unit|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~28 , my_slc|d0|ALU_unit|Add0~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU_unit|Add0~30 , my_slc|d0|ALU_unit|Add0~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux0~1 , my_slc|d0|busGate_multiplexer|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux0~2 , my_slc|d0|busGate_multiplexer|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux0~4 , my_slc|d0|busGate_multiplexer|Mux0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[15]~15 , my_slc|d0|IR_reg|next_data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[15] , my_slc|d0|IR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~3 , my_slc|state_controller|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~43 , my_slc|state_controller|State~43, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|d0|busSelect[0]~1 , my_slc|d0|busSelect[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busSelect[0] , my_slc|d0|busSelect[0], lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[13]~28 , my_slc|d0|MDR_reg|next_data[13]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[13]~29 , my_slc|d0|MDR_reg|next_data[13]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[13] , my_slc|d0|MDR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[13]~13 , my_slc|d0|FMDR_multiplexer|out[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux2~3 , my_slc|d0|busGate_multiplexer|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux2~0 , my_slc|d0|busGate_multiplexer|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux2~1 , my_slc|d0|busGate_multiplexer|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux2~2 , my_slc|d0|busGate_multiplexer|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux2~4 , my_slc|d0|busGate_multiplexer|Mux2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[13]~13 , my_slc|d0|IR_reg|next_data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[13] , my_slc|d0|IR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~4 , my_slc|state_controller|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~44 , my_slc|state_controller|State~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~34 , my_slc|state_controller|State~34, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_1 , my_slc|state_controller|State.S_25_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~32 , my_slc|state_controller|State~32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~40 , my_slc|state_controller|State~40, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|d0|busSelect[1]~0 , my_slc|d0|busSelect[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux1~1 , my_slc|d0|busGate_multiplexer|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux1~0 , my_slc|d0|busGate_multiplexer|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux1~2 , my_slc|d0|busGate_multiplexer|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux1~3 , my_slc|d0|busGate_multiplexer|Mux1~3, lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[14]~30 , my_slc|d0|MDR_reg|next_data[14]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[14]~31 , my_slc|d0|MDR_reg|next_data[14]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[14] , my_slc|d0|MDR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[14]~14 , my_slc|d0|FMDR_multiplexer|out[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|busGate_multiplexer|Mux1~4 , my_slc|d0|busGate_multiplexer|Mux1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|next_data[14]~14 , my_slc|d0|IR_reg|next_data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[14] , my_slc|d0|IR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~7 , my_slc|state_controller|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~47 , my_slc|state_controller|State~47, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr26~0 , my_slc|state_controller|WideOr26~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~0 , my_slc|state_controller|Selector2~0, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \Run_synchronizer|out , Run_synchronizer|out, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~1 , my_slc|state_controller|Selector2~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~2 , my_slc|state_controller|Selector2~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~3 , my_slc|state_controller|Selector2~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~33 , my_slc|state_controller|State~33, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~31 , my_slc|state_controller|State~31, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~39 , my_slc|state_controller|State~39, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~0 , my_slc|state_controller|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~0 , my_slc|state_controller|Selector0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR1 , my_slc|state_controller|State.PauseIR1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~35 , my_slc|state_controller|State~35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR2 , my_slc|state_controller|State.PauseIR2, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[0]~1 , my_slc|d0|MDR_reg|next_data[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|next_data[0]~2 , my_slc|d0|MDR_reg|next_data[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[0] , my_slc|d0|MDR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|FMDR_multiplexer|out[0]~0 , my_slc|d0|FMDR_multiplexer|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1]~feeder , my_slc|tr0|Data_write_buffer[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4]~feeder , my_slc|tr0|Data_write_buffer[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5]~feeder , my_slc|tr0|Data_write_buffer[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6]~feeder , my_slc|tr0|Data_write_buffer[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~0 , my_slc|memory_subsystem|hex_data~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2]~1 , my_slc|memory_subsystem|hex_data[2]~1, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
