===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3117 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2425 ( 11.6%)    0.2425 ( 18.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1969 (  9.4%)    0.1969 ( 15.0%)    Parse modules
    0.0421 (  2.0%)    0.0421 (  3.2%)    Verify circuit
    1.7429 ( 83.2%)    0.9597 ( 73.2%)  'firrtl.circuit' Pipeline
    0.0322 (  1.5%)    0.0322 (  2.5%)    LowerFIRRTLAnnotations
    0.1615 (  7.7%)    0.0878 (  6.7%)    'firrtl.module' Pipeline
    0.0628 (  3.0%)    0.0352 (  2.7%)      DropName
    0.0987 (  4.7%)    0.0525 (  4.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0086 (  0.4%)    0.0048 (  0.4%)    'firrtl.module' Pipeline
    0.0086 (  0.4%)    0.0048 (  0.4%)      LowerCHIRRTLPass
    0.0123 (  0.6%)    0.0123 (  0.9%)    InferWidths
    0.0322 (  1.5%)    0.0322 (  2.5%)    MemToRegOfVec
    0.0553 (  2.6%)    0.0553 (  4.2%)    InferResets
    0.0054 (  0.3%)    0.0054 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0086 (  0.4%)    0.0086 (  0.7%)    WireDFT
    0.1254 (  6.0%)    0.1254 (  9.6%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0757 (  3.6%)    0.0414 (  3.2%)    'firrtl.module' Pipeline
    0.0742 (  3.5%)    0.0408 (  3.1%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0149 (  0.7%)    0.0149 (  1.1%)    CheckCombCycles
    0.0048 (  0.2%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.5372 ( 25.6%)    0.3050 ( 23.3%)    'firrtl.module' Pipeline
    0.5118 ( 24.4%)    0.2912 ( 22.2%)      Canonicalizer
    0.0254 (  1.2%)    0.0138 (  1.1%)      InferReadWrite
    0.0115 (  0.5%)    0.0115 (  0.9%)    PrefixModules
    0.0037 (  0.2%)    0.0037 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0196 (  0.9%)    0.0196 (  1.5%)    Inliner
    0.0258 (  1.2%)    0.0258 (  2.0%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  0.5%)    0.0101 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1122 (  5.4%)    0.1122 (  8.6%)    'firrtl.module' Pipeline
    0.0077 (  0.4%)    0.0077 (  0.6%)      DropName
    0.1045 (  5.0%)    0.1045 (  8.0%)      Canonicalizer
    0.0119 (  0.6%)    0.0119 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0421 (  2.0%)    0.0421 (  3.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0356 (  1.7%)    0.0356 (  2.7%)  'hw.module' Pipeline
    0.0096 (  0.5%)    0.0096 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0174 (  0.8%)    0.0174 (  1.3%)    Canonicalizer
    0.0064 (  0.3%)    0.0064 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0022 (  0.1%)    0.0022 (  0.2%)    HWCleanup
    0.0039 (  0.2%)    0.0039 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0037 (  0.2%)    0.0037 (  0.3%)    PrettifyVerilog
    0.0034 (  0.2%)    0.0034 (  0.3%)  StripDebugInfoWithPred
    0.0225 (  1.1%)    0.0225 (  1.7%)  ExportVerilog
    0.0010 (  0.0%)    0.0010 (  0.1%)  Rest
    2.0948 (100.0%)    1.3117 (100.0%)  Total

{
  totalTime: 1.321,
  maxMemory: 76189696
}
