$date
	Sun Oct 23 00:04:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#609373
b10000 !
1"
#609374
b10000 &
b10000 %
1$
#609375
0"
#609378
b1000 &
b1000 %
#609382
b100 &
b100 %
#609386
b10 &
b10 %
#609390
b1 &
1#
b1 %
#609394
b0 &
b0 %
0#
0$
#1622857
b10110 !
1"
#1622858
b10110 &
b10110 %
1$
#1622859
0"
#1622862
b1011 &
b1011 %
#1622866
b100010 &
b100010 %
#1622870
b10001 &
b10001 %
#1622874
b110100 &
b110100 %
#1622878
b11010 &
b11010 %
#1622882
b1101 &
b1101 %
#1622886
b101000 &
b101000 %
#1622890
b10100 &
b10100 %
#1622894
b1010 &
b1010 %
#1622898
b101 &
b101 %
#1622902
b10000 &
b10000 %
#1622906
b1000 &
b1000 %
#1622910
b100 &
b100 %
#1622914
b10 &
b10 %
#1622918
b1 &
1#
b1 %
#1622922
b0 &
b0 %
0#
0$
#2596517
b1010 !
1"
#2596518
b1010 &
b1010 %
1$
#2596519
0"
#2596522
b101 &
b101 %
#2596526
b10000 &
b10000 %
#2596530
b1000 &
b1000 %
#2596534
b100 &
b100 %
#2596538
b10 &
b10 %
#2596542
b1 &
1#
b1 %
#2596546
b0 &
b0 %
0#
0$
#4500012
