<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Corners - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-d27c1e18.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="corners"><a class="header" href="#corners">Corners</a></h1>
<h2 id="tile-cnr_sw"><a class="header" href="#tile-cnr_sw">Tile CNR_SW</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.BUFGE_H</td><td>CELL.OUT_BUFGE_H</td></tr>

<tr><td>CELL.BUFGE_V[0]</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[0]-CELL.DEC_V[3]"><td>CELL.SINGLE_H[0]</td><td>CELL.DEC_V[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][8]">!MAIN[9][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[2][8]">!MAIN[2][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][8]">!MAIN[4][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_RDBK_DATA"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_RDBK_DATA</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][8]">!MAIN[5][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_MD0_I"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_MD0_I</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[3]-CELL.DEC_V[2]"><td>CELL.SINGLE_H[3]</td><td>CELL.DEC_V[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[17][13]">!MAIN[17][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][12]">!MAIN[11][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[4]-CELL.DEC_V[1]"><td>CELL.SINGLE_H[4]</td><td>CELL.DEC_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[7][8]">!MAIN[7][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_RDBK_DATA"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_RDBK_DATA</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[6][8]">!MAIN[6][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][12]">!MAIN[4][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_MD0_I"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_MD0_I</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[2][12]">!MAIN[2][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[7]-CELL.DEC_V[0]"><td>CELL.SINGLE_H[7]</td><td>CELL.DEC_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][13]">!MAIN[9][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[1][12]">!MAIN[1][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_RDBK_DATA"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_RDBK_DATA</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_MD0_I"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_MD0_I</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][12]">!MAIN[5][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][8]">!MAIN[3][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[7][10]">!MAIN[7][10]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][12]">!MAIN[10][12]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][11]">!MAIN[9][11]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H0[1]-CELL.OUT_IO_WE_I1_S1"><td>CELL.QUAD_H0[1]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][14]">!MAIN[11][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H0[2]-CELL.OUT_IO_WE_I2_S1"><td>CELL.QUAD_H0[2]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[2][14]">!MAIN[2][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[0]-CELL.DEC_V[0]"><td>CELL.QUAD_H2[0]</td><td>CELL.DEC_V[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[8][15]">!MAIN[8][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[1]-CELL.DEC_V[1]"><td>CELL.QUAD_H2[1]</td><td>CELL.DEC_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[6][15]">!MAIN[6][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[2]-CELL.DEC_V[2]"><td>CELL.QUAD_H2[2]</td><td>CELL.DEC_V[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][15]">!MAIN[10][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H3[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.QUAD_H3[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[1][14]">!MAIN[1][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H3[2]-CELL.OUT_IO_WE_I1_S1"><td>CELL.QUAD_H3[2]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][14]">!MAIN[9][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[7][9]">!MAIN[7][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_S0[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[16][13]">!MAIN[16][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][13]">!MAIN[10][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[14][13]">!MAIN[14][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_S0[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[14][8]">!MAIN[14][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_S0[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[7][13]">!MAIN[7][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[1][13]">!MAIN[1][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][13]">!MAIN[5][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_S0[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[6][13]">!MAIN[6][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][13]">!MAIN[4][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[2][13]">!MAIN[2][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_S0[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[15][13]">!MAIN[15][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[13][13]">!MAIN[13][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][13]">!MAIN[11][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_S0[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][8]">!MAIN[11][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[12][13]">!MAIN[12][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][13]">!MAIN[3][13]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[0]-CELL.QUAD_H1[0]"><td>CELL.DOUBLE_IO_W1[0]</td><td>CELL.QUAD_H1[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][15]">!MAIN[3][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[1]-CELL.QUAD_H2[1]"><td>CELL.DOUBLE_IO_W1[1]</td><td>CELL.QUAD_H2[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[7][15]">!MAIN[7][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[2]-CELL.QUAD_H2[2]"><td>CELL.DOUBLE_IO_W1[2]</td><td>CELL.QUAD_H2[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[11][15]">!MAIN[11][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[3]-CELL.QUAD_H0[2]"><td>CELL.DOUBLE_IO_W1[3]</td><td>CELL.QUAD_H0[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[3][14]">!MAIN[3][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[0]-CELL.QUAD_H2[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.QUAD_H2[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[9][15]">!MAIN[9][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[1]-CELL.QUAD_H0[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.QUAD_H0[0]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[8][14]">!MAIN[8][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[2]-CELL.QUAD_H1[1]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.QUAD_H1[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][15]">!MAIN[5][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[3]-CELL.QUAD_H1[2]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.QUAD_H1[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[4][15]">!MAIN[4][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[0]-CELL.LONG_IO_V[3]"><td>CELL.QUAD_H3[0]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[5][14]">!MAIN[5][14]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[1]-CELL.LONG_IO_V[2]"><td>CELL.QUAD_H3[1]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[2][15]">!MAIN[2][15]</a></td></tr>

<tr id="xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[2]-CELL.LONG_IO_V[1]"><td>CELL.QUAD_H3[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#xc4000xla-CNR_SW-bit-MAIN[10][14]">!MAIN[10][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[12][7]">MAIN[12][7]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][11]">MAIN[16][11]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[18][12]">MAIN[18][12]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[17][12]">MAIN[17][12]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][12]">MAIN[16][12]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[3]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[14][10]">MAIN[14][10]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[3]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[19][11]">MAIN[19][11]</a></td><td>CELL.LONG_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.DEC_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][11]">MAIN[4][11]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][11]">MAIN[2][11]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_RDBK_DATA</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][10]">MAIN[6][10]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[7][11]">MAIN[7][11]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[10][11]">MAIN[10][11]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_RDBK_DATA</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[15][4]">MAIN[15][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[10][4]">MAIN[10][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[17][4]">MAIN[17][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[20][5]">MAIN[20][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[21][5]">MAIN[21][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[5][6]">MAIN[5][6]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes ECLK_V</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-6"><a href="#xc4000xla-CNR_SW-bit-MAIN[15][14]">MAIN[15][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-5"><a href="#xc4000xla-CNR_SW-bit-MAIN[20][14]">MAIN[20][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[21][14]">MAIN[21][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[22][14]">MAIN[22][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[13][14]">MAIN[13][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[25][14]">MAIN[25][14]</a></td><td>CELL.ECLK_V</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.OUT_BUFGE_H</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_CLB_F2</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_F2-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_F2-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][15]">MAIN[16][15]</a></td><td>CELL.IMUX_CLB_F2</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL_N.LONG_V[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL_N.LONG_V[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL_N.LONG_V[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL_N.GCLK[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_CLB_G2</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_G2-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[14][15]">MAIN[14][15]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_G2-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[14][14]">MAIN[14][14]</a></td><td>CELL.IMUX_CLB_G2</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL_N.LONG_V[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL_N.LONG_V[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL_N.GCLK[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL_N.LONG_V[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_CLB_C2</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[18][14]">MAIN[18][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[17][14]">MAIN[17][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[18][15]">MAIN[18][15]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[19][14]">MAIN[19][14]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[17][15]">MAIN[17][15]</a></td><td>CELL.IMUX_CLB_C2</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_V[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_N.GCLK[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#xc4000xla-CNR_SW-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[5][3]">MAIN[5][3]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL_N.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_N.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_N.DOUBLE_V1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][7]">MAIN[2][7]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][6]">MAIN[4][6]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_N.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_BUFG_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-6"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-5"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][3]">MAIN[4][3]</a></td><td>CELL.IMUX_BUFG_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_BUFG_V</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-5"><a href="#xc4000xla-CNR_SW-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-4"><a href="#xc4000xla-CNR_SW-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[9][4]">MAIN[9][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[19][4]">MAIN[19][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[23][4]">MAIN[23][4]</a></td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_S[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW switchbox INT muxes IMUX_RDBK_TRIG</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-3"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-2"><a href="#xc4000xla-CNR_SW-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-1"><a href="#xc4000xla-CNR_SW-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-0"><a href="#xc4000xla-CNR_SW-bit-MAIN[19][5]">MAIN[19][5]</a></td><td>CELL.IMUX_RDBK_TRIG</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup"><a class="header" href="#bels-pullup">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.DEC_H[0]</td><td>CELL.DEC_H[1]</td><td>CELL.DEC_H[2]</td><td>CELL.DEC_H[3]</td><td>CELL.DEC_V[0]</td><td>CELL.DEC_V[1]</td><td>CELL.DEC_V[2]</td><td>CELL.DEC_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_SW-PULLUP_DEC_H[0]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[1][4]">!MAIN[1][4]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_H[1]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[2][4]">!MAIN[2][4]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_H[2]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[3][4]">!MAIN[3][4]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_H[3]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][4]">!MAIN[4][4]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_V[0]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[22][12]">!MAIN[22][12]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_V[1]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[23][12]">!MAIN[23][12]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_V[2]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[21][12]">!MAIN[21][12]</a></td><td id="xc4000xla-CNR_SW-PULLUP_DEC_V[3]-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufg"><a class="header" href="#bels-bufg">Bels BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_BUFG_H</td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><td>O</td><td>out</td><td>CELL.BUFGLS[2]</td><td>CELL.BUFGLS[1]</td></tr>

<tr><td>O_BUFGE</td><td>out</td><td>CELL.OUT_BUFGE_H</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>CLK_EN</td><td id="xc4000xla-CNR_SW-BUFG_H-CLK_EN"><a href="#xc4000xla-CNR_SW-bit-MAIN[7][2]">!MAIN[7][2]</a></td><td id="xc4000xla-CNR_SW-BUFG_V-CLK_EN"><a href="#xc4000xla-CNR_SW-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>ALT_PAD</td><td id="xc4000xla-CNR_SW-BUFG_H-ALT_PAD"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][2]">!MAIN[6][2]</a></td><td id="xc4000xla-CNR_SW-BUFG_V-ALT_PAD"><a href="#xc4000xla-CNR_SW-bit-MAIN[8][2]">!MAIN[8][2]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ibuf"><a class="header" href="#bels-ibuf">Bels IBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel IBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MD0</th><th>MD2</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>out</td><td>CELL.OUT_MD0_I</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel IBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MD0</th><th>MD2</th></tr>

</thead>

<tbody>
<tr><td>PULL</td><td><a href="#xc4000xla-CNR_SW-MD0-PULL">[enum: IO_PULL]</a></td><td><a href="#xc4000xla-CNR_SW-MD2-PULL">[enum: IO_PULL]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW enum IO_PULL</caption>
<thead>
<tr id="xc4000xla-CNR_SW-MD0-PULL"><th>MD0.PULL</th><td id="xc4000xla-CNR_SW-MD0-PULL[1]"><a href="#xc4000xla-CNR_SW-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="xc4000xla-CNR_SW-MD0-PULL[0]"><a href="#xc4000xla-CNR_SW-bit-MAIN[24][4]">MAIN[24][4]</a></td></tr>

<tr id="xc4000xla-CNR_SW-MD2-PULL"><th>MD2.PULL</th><td id="xc4000xla-CNR_SW-MD2-PULL[1]"><a href="#xc4000xla-CNR_SW-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="xc4000xla-CNR_SW-MD2-PULL[0]"><a href="#xc4000xla-CNR_SW-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-md1"><a class="header" href="#bels-md1">Bels MD1</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel MD1 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MD1</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_IO_IK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel MD1 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MD1</th></tr>

</thead>

<tbody>
<tr><td>PULL</td><td><a href="#xc4000xla-CNR_SW-MD1-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>T_ENABLE</td><td id="xc4000xla-CNR_SW-MD1-T_ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[25][11]">!MAIN[25][11]</a></td></tr>

<tr><td>O_ENABLE</td><td id="xc4000xla-CNR_SW-MD1-O_ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW enum IO_PULL</caption>
<thead>
<tr id="xc4000xla-CNR_SW-MD1-PULL"><th>MD1.PULL</th><td id="xc4000xla-CNR_SW-MD1-PULL[1]"><a href="#xc4000xla-CNR_SW-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="xc4000xla-CNR_SW-MD1-PULL[0]"><a href="#xc4000xla-CNR_SW-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-rdbk"><a class="header" href="#bels-rdbk">Bels RDBK</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel RDBK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>RDBK</th></tr>

</thead>

<tbody>
<tr><td>TRIG</td><td>in</td><td>CELL.IMUX_RDBK_TRIG</td></tr>

<tr><td>DATA</td><td>out</td><td>CELL.OUT_RDBK_DATA</td></tr>

<tr><td>RIP</td><td>out</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel RDBK attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>RDBK</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_SW-RDBK-ENABLE"><a href="#xc4000xla-CNR_SW-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr><td>READ_ABORT</td><td id="xc4000xla-CNR_SW-RDBK-READ_ABORT"><a href="#xc4000xla-CNR_SW-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr><td>READ_CAPTURE</td><td id="xc4000xla-CNR_SW-RDBK-READ_CAPTURE"><a href="#xc4000xla-CNR_SW-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_sw"><a class="header" href="#bels-misc_sw">Bels MISC_SW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel MISC_SW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel MISC_SW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SW</th></tr>

</thead>

<tbody>
<tr><td>TM_BOT</td><td id="xc4000xla-CNR_SW-MISC_SW-TM_BOT"><a href="#xc4000xla-CNR_SW-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr><td>IO_5V_TOLERANT</td><td id="xc4000xla-CNR_SW-MISC_SW-IO_5V_TOLERANT"><a href="#xc4000xla-CNR_SW-bit-MAIN[6][3]">MAIN[6][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.DEC_H[0]</td><td>PULLUP_DEC_H[0].O</td></tr>

<tr><td>CELL.DEC_H[1]</td><td>PULLUP_DEC_H[1].O</td></tr>

<tr><td>CELL.DEC_H[2]</td><td>PULLUP_DEC_H[2].O</td></tr>

<tr><td>CELL.DEC_H[3]</td><td>PULLUP_DEC_H[3].O</td></tr>

<tr><td>CELL.DEC_V[0]</td><td>PULLUP_DEC_V[0].O</td></tr>

<tr><td>CELL.DEC_V[1]</td><td>PULLUP_DEC_V[1].O</td></tr>

<tr><td>CELL.DEC_V[2]</td><td>PULLUP_DEC_V[2].O</td></tr>

<tr><td>CELL.DEC_V[3]</td><td>PULLUP_DEC_V[3].O</td></tr>

<tr><td>CELL.BUFGLS[1]</td><td>BUFG_V.O</td></tr>

<tr><td>CELL.BUFGLS[2]</td><td>BUFG_H.O</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>MD1.O</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>MD1.T</td></tr>

<tr><td>CELL.IMUX_BUFG_H</td><td>BUFG_H.I</td></tr>

<tr><td>CELL.IMUX_BUFG_V</td><td>BUFG_V.I</td></tr>

<tr><td>CELL.IMUX_RDBK_TRIG</td><td>RDBK.TRIG</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>MD2.I</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>RDBK.RIP</td></tr>

<tr><td>CELL.OUT_MD0_I</td><td>MD0.I</td></tr>

<tr><td>CELL.OUT_RDBK_DATA</td><td>RDBK.DATA</td></tr>

<tr><td>CELL.OUT_BUFGE_H</td><td>BUFG_H.O_BUFGE</td></tr>

<tr><td>CELL.OUT_BUFGE_V</td><td>BUFG_V.O_BUFGE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SW rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>

<tr>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-2">INT: mux CELL.IMUX_CLB_C2 bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-0">INT: mux CELL.IMUX_CLB_C2 bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_F2-0">INT: mux CELL.IMUX_CLB_F2 bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_G2-1">INT: mux CELL.IMUX_CLB_G2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[2]-CELL.QUAD_H2[2]">INT: !bipass CELL.DOUBLE_IO_W1[2] = CELL.QUAD_H2[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[2]-CELL.DEC_V[2]">INT: !pass CELL.QUAD_H2[2] ← CELL.DEC_V[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][15]" title="MAIN[9][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[0]-CELL.QUAD_H2[0]">INT: !bipass CELL.DOUBLE_IO_W2[0] = CELL.QUAD_H2[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[0]-CELL.DEC_V[0]">INT: !pass CELL.QUAD_H2[0] ← CELL.DEC_V[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[1]-CELL.QUAD_H2[1]">INT: !bipass CELL.DOUBLE_IO_W1[1] = CELL.QUAD_H2[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][15]" title="MAIN[6][15]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H2[1]-CELL.DEC_V[1]">INT: !pass CELL.QUAD_H2[1] ← CELL.DEC_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[2]-CELL.QUAD_H1[1]">INT: !bipass CELL.DOUBLE_IO_W2[2] = CELL.QUAD_H1[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[3]-CELL.QUAD_H1[2]">INT: !bipass CELL.DOUBLE_IO_W2[3] = CELL.QUAD_H1[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[0]-CELL.QUAD_H1[0]">INT: !bipass CELL.DOUBLE_IO_W1[0] = CELL.QUAD_H1[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[1]-CELL.LONG_IO_V[2]">INT: !bipass CELL.QUAD_H3[1] = CELL.LONG_IO_V[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-0">INT: mux CELL.ECLK_V bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-1">INT: mux CELL.ECLK_V bit 1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-3">INT: mux CELL.ECLK_V bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-4">INT: mux CELL.ECLK_V bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[20][14]" title="MAIN[20][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-5">INT: mux CELL.ECLK_V bit 5</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-1">INT: mux CELL.IMUX_CLB_C2 bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[18][14]" title="MAIN[18][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-4">INT: mux CELL.IMUX_CLB_C2 bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_C2-3">INT: mux CELL.IMUX_CLB_C2 bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_F2-1">INT: mux CELL.IMUX_CLB_F2 bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-6">INT: mux CELL.ECLK_V bit 6</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_CLB_G2-0">INT: mux CELL.IMUX_CLB_G2 bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.ECLK_V-2">INT: mux CELL.ECLK_V bit 2</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H0[1]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.QUAD_H0[1] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[2]-CELL.LONG_IO_V[1]">INT: !bipass CELL.QUAD_H3[2] = CELL.LONG_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][14]" title="MAIN[9][14]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H3[2]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.QUAD_H3[2] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W2[1]-CELL.QUAD_H0[0]">INT: !bipass CELL.DOUBLE_IO_W2[1] = CELL.QUAD_H0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.QUAD_H3[0]-CELL.LONG_IO_V[3]">INT: !bipass CELL.QUAD_H3[0] = CELL.LONG_IO_V[3]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_W1[3]-CELL.QUAD_H0[2]">INT: !bipass CELL.DOUBLE_IO_W1[3] = CELL.QUAD_H0[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H0[2]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.QUAD_H0[2] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.QUAD_H3[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.QUAD_H3[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[3]-CELL.DEC_V[2]">INT: !pass CELL.SINGLE_H[3] ← CELL.DEC_V[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[7]-CELL.DEC_V[0]">INT: !pass CELL.SINGLE_H[7] ← CELL.DEC_V[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][13]" title="MAIN[6][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_IO_S0[3] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#xc4000xla-CNR_SW-MD1-PULL[1]">MD1:  PULL bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#xc4000xla-CNR_SW-MD1-PULL[0]">MD1:  PULL bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_V[3]-ENABLE">PULLUP_DEC_V[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_V[1]-ENABLE">PULLUP_DEC_V[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_V[0]-ENABLE">PULLUP_DEC_V[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_V[2]-ENABLE">PULLUP_DEC_V[2]: ! ENABLE</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_MD0_I">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_MD0_I</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_MD0_I">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_MD0_I</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[25][11]" title="MAIN[25][11]">
<a href="#xc4000xla-CNR_SW-MD1-T_ENABLE">MD1: ! T_ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#xc4000xla-CNR_SW-MD1-O_ENABLE">MD1: ! O_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[3]-0">INT: mux CELL.LONG_H[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][11]" title="MAIN[16][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-3">INT: mux CELL.LONG_H[5] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_MD0_I">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_MD0_I</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[3]-1">INT: mux CELL.LONG_H[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_S0[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_S0[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_RDBK_DATA">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_RDBK_DATA</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-3">INT: mux CELL.LONG_H[4] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[4]-CELL.DEC_V[1]">INT: !pass CELL.SINGLE_H[4] ← CELL.DEC_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_S0[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_S0[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_IO_S0[2] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#xc4000xla-CNR_SW-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[0]-CELL.DEC_V[3]">INT: !pass CELL.SINGLE_H[0] ← CELL.DEC_V[3]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_RDBK_DATA">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_RDBK_DATA</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_RDBK_DATA">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_RDBK_DATA</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#xc4000xla-CNR_SW-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-4">INT: mux CELL.LONG_IO_V[3] bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-4">INT: mux CELL.LONG_IO_V[2] bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc4000xla-CNR_SW-RDBK-ENABLE">RDBK: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-3">INT: mux CELL.LONG_IO_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[0]-2">INT: mux CELL.LONG_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-0">INT: mux CELL.IMUX_RDBK_TRIG bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-1">INT: mux CELL.IMUX_RDBK_TRIG bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-4">INT: mux CELL.LONG_IO_V[1] bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-2">INT: mux CELL.LONG_IO_V[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[3]-3">INT: mux CELL.LONG_IO_V[3] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc4000xla-CNR_SW-MD0-PULL[1]">MD0:  PULL bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc4000xla-CNR_SW-MD0-PULL[0]">MD0:  PULL bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-0">INT: mux CELL.IMUX_BUFG_V bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-4">INT: mux CELL.IMUX_BUFG_V bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-2">INT: mux CELL.IMUX_BUFG_V bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc4000xla-CNR_SW-RDBK-READ_ABORT">RDBK: ! READ_ABORT</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc4000xla-CNR_SW-RDBK-READ_CAPTURE">RDBK: ! READ_CAPTURE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-1">INT: mux CELL.IMUX_BUFG_V bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-3">INT: mux CELL.IMUX_BUFG_V bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc4000xla-CNR_SW-MISC_SW-TM_BOT">MISC_SW: ! TM_BOT</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-2">INT: mux CELL.IMUX_RDBK_TRIG bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_RDBK_TRIG-3">INT: mux CELL.IMUX_RDBK_TRIG bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_H[3]-ENABLE">PULLUP_DEC_H[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_H[2]-ENABLE">PULLUP_DEC_H[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_H[1]-ENABLE">PULLUP_DEC_H[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc4000xla-CNR_SW-PULLUP_DEC_H[0]-ENABLE">PULLUP_DEC_H[0]: ! ENABLE</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc4000xla-CNR_SW-BUFG_V-CLK_EN">BUFG_V: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_V-5">INT: mux CELL.IMUX_BUFG_V bit 5</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc4000xla-CNR_SW-MISC_SW-IO_5V_TOLERANT">MISC_SW:  IO_5V_TOLERANT</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-0">INT: mux CELL.IMUX_BUFG_H bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-5">INT: mux CELL.IMUX_BUFG_H bit 5</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-3">INT: mux CELL.IMUX_BUFG_H bit 3</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-6">INT: mux CELL.IMUX_BUFG_H bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc4000xla-CNR_SW-BUFG_V-ALT_PAD">BUFG_V: ! ALT_PAD</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc4000xla-CNR_SW-BUFG_H-CLK_EN">BUFG_H: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc4000xla-CNR_SW-BUFG_H-ALT_PAD">BUFG_H: ! ALT_PAD</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc4000xla-CNR_SW-MD2-PULL[1]">MD2:  PULL bit 1</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc4000xla-CNR_SW-MD2-PULL[0]">MD2:  PULL bit 0</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-4">INT: mux CELL.IMUX_BUFG_H bit 4</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-2">INT: mux CELL.IMUX_BUFG_H bit 2</a>
</td>
<td id="xc4000xla-CNR_SW-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc4000xla-CNR_SW-INT-mux-CELL.IMUX_BUFG_H-1">INT: mux CELL.IMUX_BUFG_H bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_nw"><a class="header" href="#tile-cnr_nw">Tile CNR_NW</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.BUFGE_H</td><td>CELL.OUT_BUFGE_H</td></tr>

<tr><td>CELL.BUFGE_V[1]</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[12][3]">MAIN[12][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[13][3]">MAIN[13][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[18][3]">MAIN[18][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[17][3]">MAIN[17][3]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_H[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[2]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[2]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[18][2]">MAIN[18][2]</a></td><td>CELL.LONG_H[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.DEC_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[4][2]">MAIN[4][2]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[6][4]">MAIN[6][4]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[6][2]">MAIN[6][2]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[4][4]">MAIN[4][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[12][2]">MAIN[12][2]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[12][4]">MAIN[12][4]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[14][2]">MAIN[14][2]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[14][4]">MAIN[14][4]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes IMUX_BUFG_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-6"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-5"><a href="#xc4000xla-CNR_NW-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-4"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[5][5]">MAIN[5][5]</a></td><td>CELL.IMUX_BUFG_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N2[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_W</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes IMUX_BUFG_V</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-5"><a href="#xc4000xla-CNR_NW-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-4"><a href="#xc4000xla-CNR_NW-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_W[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_W[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_N</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes IMUX_BSCAN_TDO1</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-5"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-4"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[4][3]">MAIN[4][3]</a></td><td>CELL.IMUX_BSCAN_TDO1</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW switchbox INT muxes IMUX_BSCAN_TDO2</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-5"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-4"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-3"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-2"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-1"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-0"><a href="#xc4000xla-CNR_NW-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL.IMUX_BSCAN_TDO2</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-1"><a class="header" href="#bels-pullup-1">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.DEC_H[0]</td><td>CELL.DEC_H[1]</td><td>CELL.DEC_H[2]</td><td>CELL.DEC_H[3]</td><td>CELL.DEC_V[0]</td><td>CELL.DEC_V[1]</td><td>CELL.DEC_V[2]</td><td>CELL.DEC_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_NW-PULLUP_DEC_H[0]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[7][4]">!MAIN[7][4]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_H[1]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[5][4]">!MAIN[5][4]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_H[2]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[5][3]">!MAIN[5][3]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_H[3]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[6][3]">!MAIN[6][3]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_V[0]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[9][1]">!MAIN[9][1]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_V[1]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[11][1]">!MAIN[11][1]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_V[2]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[10][1]">!MAIN[10][1]</a></td><td id="xc4000xla-CNR_NW-PULLUP_DEC_V[3]-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[16][1]">!MAIN[16][1]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufg-1"><a class="header" href="#bels-bufg-1">Bels BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_BUFG_H</td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><td>O</td><td>out</td><td>CELL.BUFGLS[7]</td><td>CELL.BUFGLS[0]</td></tr>

<tr><td>O_BUFGE</td><td>out</td><td>CELL.OUT_BUFGE_H</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>CLK_EN</td><td id="xc4000xla-CNR_NW-BUFG_H-CLK_EN"><a href="#xc4000xla-CNR_NW-bit-MAIN[4][7]">!MAIN[4][7]</a></td><td id="xc4000xla-CNR_NW-BUFG_V-CLK_EN"><a href="#xc4000xla-CNR_NW-bit-MAIN[17][1]">!MAIN[17][1]</a></td></tr>

<tr><td>ALT_PAD</td><td id="xc4000xla-CNR_NW-BUFG_H-ALT_PAD"><a href="#xc4000xla-CNR_NW-bit-MAIN[5][7]">!MAIN[5][7]</a></td><td id="xc4000xla-CNR_NW-BUFG_V-ALT_PAD"><a href="#xc4000xla-CNR_NW-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bscan"><a class="header" href="#bels-bscan">Bels BSCAN</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel BSCAN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BSCAN</th></tr>

</thead>

<tbody>
<tr><td>TDO1</td><td>in</td><td>CELL.IMUX_BSCAN_TDO1</td></tr>

<tr><td>TDO2</td><td>in</td><td>CELL.IMUX_BSCAN_TDO2</td></tr>

<tr><td>DRCK</td><td>out</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

<tr><td>IDLE</td><td>out</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>SEL1</td><td>out</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>SEL2</td><td>out</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel BSCAN attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BSCAN</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_NW-BSCAN-ENABLE"><a href="#xc4000xla-CNR_NW-bit-MAIN[16][4]">MAIN[16][4]</a></td></tr>

<tr><td>CONFIG</td><td id="xc4000xla-CNR_NW-BSCAN-CONFIG"><a href="#xc4000xla-CNR_NW-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw"><a class="header" href="#bels-misc_nw">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>IO_ISTD</td><td><a href="#xc4000xla-CNR_NW-MISC_NW-IO_ISTD">[enum: IO_STD]</a></td></tr>

<tr><td>IO_OSTD</td><td><a href="#xc4000xla-CNR_NW-MISC_NW-IO_OSTD">[enum: IO_STD]</a></td></tr>

<tr><td>TM_LEFT</td><td id="xc4000xla-CNR_NW-MISC_NW-TM_LEFT"><a href="#xc4000xla-CNR_NW-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr><td>TM_TOP</td><td id="xc4000xla-CNR_NW-MISC_NW-TM_TOP"><a href="#xc4000xla-CNR_NW-bit-MAIN[7][5]">!MAIN[7][5]</a></td></tr>

<tr><td>_3V</td><td id="xc4000xla-CNR_NW-MISC_NW-_3V"><a href="#xc4000xla-CNR_NW-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW enum IO_STD</caption>
<thead>
<tr id="xc4000xla-CNR_NW-MISC_NW-IO_ISTD"><th>MISC_NW.IO_ISTD</th><td id="xc4000xla-CNR_NW-MISC_NW-IO_ISTD[0]"><a href="#xc4000xla-CNR_NW-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="xc4000xla-CNR_NW-MISC_NW-IO_OSTD"><th>MISC_NW.IO_OSTD</th><td id="xc4000xla-CNR_NW-MISC_NW-IO_OSTD[0]"><a href="#xc4000xla-CNR_NW-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

</thead>

<tbody>
<tr><td>CMOS</td><td>0</td></tr>

<tr><td>TTL</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.DEC_H[0]</td><td>PULLUP_DEC_H[0].O</td></tr>

<tr><td>CELL.DEC_H[1]</td><td>PULLUP_DEC_H[1].O</td></tr>

<tr><td>CELL.DEC_H[2]</td><td>PULLUP_DEC_H[2].O</td></tr>

<tr><td>CELL.DEC_H[3]</td><td>PULLUP_DEC_H[3].O</td></tr>

<tr><td>CELL.DEC_V[0]</td><td>PULLUP_DEC_V[0].O</td></tr>

<tr><td>CELL.DEC_V[1]</td><td>PULLUP_DEC_V[1].O</td></tr>

<tr><td>CELL.DEC_V[2]</td><td>PULLUP_DEC_V[2].O</td></tr>

<tr><td>CELL.DEC_V[3]</td><td>PULLUP_DEC_V[3].O</td></tr>

<tr><td>CELL.BUFGLS[0]</td><td>BUFG_V.O</td></tr>

<tr><td>CELL.BUFGLS[7]</td><td>BUFG_H.O</td></tr>

<tr><td>CELL.IMUX_BUFG_H</td><td>BUFG_H.I</td></tr>

<tr><td>CELL.IMUX_BUFG_V</td><td>BUFG_V.I</td></tr>

<tr><td>CELL.IMUX_BSCAN_TDO1</td><td>BSCAN.TDO1</td></tr>

<tr><td>CELL.IMUX_BSCAN_TDO2</td><td>BSCAN.TDO2</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>BSCAN.SEL2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>BSCAN.DRCK</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>BSCAN.SEL1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>BSCAN.IDLE</td></tr>

<tr><td>CELL.OUT_BUFGE_H</td><td>BUFG_H.O_BUFGE</td></tr>

<tr><td>CELL.OUT_BUFGE_V</td><td>BUFG_V.O_BUFGE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NW rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="27">Frame</th></tr>

<tr>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#xc4000xla-CNR_NW-BSCAN-CONFIG">BSCAN:  CONFIG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#xc4000xla-CNR_NW-BUFG_H-ALT_PAD">BUFG_H: ! ALT_PAD</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#xc4000xla-CNR_NW-BUFG_H-CLK_EN">BUFG_H: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc4000xla-CNR_NW-MISC_NW-_3V">MISC_NW: ! _3V</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc4000xla-CNR_NW-MISC_NW-IO_ISTD[0]">MISC_NW:  IO_ISTD bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-6">INT: mux CELL.IMUX_BUFG_H bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-4">INT: mux CELL.IMUX_BUFG_H bit 4</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-1">INT: mux CELL.IMUX_BUFG_H bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc4000xla-CNR_NW-MISC_NW-TM_TOP">MISC_NW: ! TM_TOP</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-0">INT: mux CELL.IMUX_BUFG_H bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-5">INT: mux CELL.IMUX_BUFG_H bit 5</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-2">INT: mux CELL.IMUX_BUFG_H bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_H-3">INT: mux CELL.IMUX_BUFG_H bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc4000xla-CNR_NW-BUFG_V-ALT_PAD">BUFG_V: ! ALT_PAD</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc4000xla-CNR_NW-BSCAN-ENABLE">BSCAN:  ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc4000xla-CNR_NW-MISC_NW-TM_LEFT">MISC_NW: ! TM_LEFT</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_H[0]-ENABLE">PULLUP_DEC_H[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_H[1]-ENABLE">PULLUP_DEC_H[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-1">INT: mux CELL.IMUX_BSCAN_TDO1 bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-5">INT: mux CELL.IMUX_BSCAN_TDO1 bit 5</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-4">INT: mux CELL.IMUX_BSCAN_TDO1 bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc4000xla-CNR_NW-MISC_NW-IO_OSTD[0]">MISC_NW:  IO_OSTD bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-3">INT: mux CELL.LONG_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[0]-3">INT: mux CELL.LONG_H[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-2">INT: mux CELL.LONG_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_H[3]-ENABLE">PULLUP_DEC_H[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_H[2]-ENABLE">PULLUP_DEC_H[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-0">INT: mux CELL.IMUX_BSCAN_TDO1 bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-3">INT: mux CELL.IMUX_BSCAN_TDO1 bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO1-2">INT: mux CELL.IMUX_BSCAN_TDO1 bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-0">INT: mux CELL.IMUX_BUFG_V bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[2]-1">INT: mux CELL.LONG_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_H[2]-0">INT: mux CELL.LONG_H[2] bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_V[0]-3">INT: mux CELL.LONG_IO_V[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-4">INT: mux CELL.IMUX_BSCAN_TDO2 bit 4</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-3">INT: mux CELL.IMUX_BSCAN_TDO2 bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-0">INT: mux CELL.IMUX_BSCAN_TDO2 bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-4">INT: mux CELL.IMUX_BUFG_V bit 4</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-3">INT: mux CELL.IMUX_BUFG_V bit 3</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-2">INT: mux CELL.IMUX_BUFG_V bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-1">INT: mux CELL.IMUX_BUFG_V bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BUFG_V-5">INT: mux CELL.IMUX_BUFG_V bit 5</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc4000xla-CNR_NW-BUFG_V-CLK_EN">BUFG_V: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_V[3]-ENABLE">PULLUP_DEC_V[3]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_V[1]-ENABLE">PULLUP_DEC_V[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_V[2]-ENABLE">PULLUP_DEC_V[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc4000xla-CNR_NW-PULLUP_DEC_V[0]-ENABLE">PULLUP_DEC_V[0]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-2">INT: mux CELL.IMUX_BSCAN_TDO2 bit 2</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-1">INT: mux CELL.IMUX_BSCAN_TDO2 bit 1</a>
</td>
<td id="xc4000xla-CNR_NW-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#xc4000xla-CNR_NW-INT-mux-CELL.IMUX_BSCAN_TDO2-5">INT: mux CELL.IMUX_BSCAN_TDO2 bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_se"><a class="header" href="#tile-cnr_se">Tile CNR_SE</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>BUFGE_H</td><td>OUT_BUFGE_H</td></tr>

<tr><td>BUFGE_V[0]</td><td>OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_H[3]-SINGLE_V[4]"><td>LONG_H[3]</td><td>SINGLE_V[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_H[4]-SINGLE_V[5]"><td>LONG_H[4]</td><td>SINGLE_V[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_H[5]-SINGLE_V[6]"><td>LONG_H[5]</td><td>SINGLE_V[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][10]">!MAIN[18][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[0]-SINGLE_H_E[1]"><td>LONG_V[0]</td><td>SINGLE_H_E[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[1]-SINGLE_H_E[2]"><td>LONG_V[1]</td><td>SINGLE_H_E[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][12]">!MAIN[39][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[2]-SINGLE_H_E[3]"><td>LONG_V[2]</td><td>SINGLE_H_E[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][10]">!MAIN[19][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[3]-SINGLE_H[4]"><td>LONG_V[3]</td><td>SINGLE_H[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[4]-SINGLE_H[5]"><td>LONG_V[4]</td><td>SINGLE_H[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[5]-SINGLE_H[6]"><td>LONG_V[5]</td><td>SINGLE_H[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][12]">!MAIN[36][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[6]-SINGLE_H_E[0]"><td>LONG_V[6]</td><td>SINGLE_H_E[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][11]">!MAIN[44][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[7]-SINGLE_H_E[3]"><td>LONG_V[7]</td><td>SINGLE_H_E[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][11]">!MAIN[43][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[8]-SINGLE_H_E[4]"><td>LONG_V[8]</td><td>SINGLE_H_E[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][11]">!MAIN[49][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-progbuf-LONG_V[9]-SINGLE_H_E[7]"><td>LONG_V[9]</td><td>SINGLE_H_E[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][11]">!MAIN[50][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[0]-DEC_V[0]"><td>SINGLE_H[0]</td><td>DEC_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[0]-OUT_IO_WE_I2_S1"><td>SINGLE_H[0]</td><td>OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[1]-LONG_IO_V[0]"><td>SINGLE_H[1]</td><td>LONG_IO_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[16][10]">!MAIN[16][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[1]-OUT_STARTUP_Q3"><td>SINGLE_H[1]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[20][10]">!MAIN[20][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[2]-LONG_IO_V[1]"><td>SINGLE_H[2]</td><td>LONG_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[2]-OUT_STARTUP_Q1Q4"><td>SINGLE_H[2]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[5][11]">!MAIN[5][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[3]-DEC_V[1]"><td>SINGLE_H[3]</td><td>DEC_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[8][13]">!MAIN[8][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[3]-OUT_IO_WE_I1_S1"><td>SINGLE_H[3]</td><td>OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-LONG_V[3]"><td>SINGLE_H[4]</td><td>LONG_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][8]">!MAIN[36][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-DEC_V[2]"><td>SINGLE_H[4]</td><td>DEC_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[8][9]">!MAIN[8][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-OUT_IO_WE_I2_S1"><td>SINGLE_H[4]</td><td>OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-LONG_V[4]"><td>SINGLE_H[5]</td><td>LONG_V[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-LONG_IO_V[2]"><td>SINGLE_H[5]</td><td>LONG_IO_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-OUT_STARTUP_Q3"><td>SINGLE_H[5]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-LONG_V[5]"><td>SINGLE_H[6]</td><td>LONG_V[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][13]">!MAIN[35][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-LONG_IO_V[3]"><td>SINGLE_H[6]</td><td>LONG_IO_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-OUT_STARTUP_Q1Q4"><td>SINGLE_H[6]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[7][11]">!MAIN[7][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[7]-DEC_V[3]"><td>SINGLE_H[7]</td><td>DEC_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[5][10]">!MAIN[5][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H[7]-OUT_IO_WE_I1_S1"><td>SINGLE_H[7]</td><td>OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[6][10]">!MAIN[6][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[0]-LONG_V[6]"><td>SINGLE_H_E[0]</td><td>LONG_V[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[47][11]">!MAIN[47][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[1]-LONG_V[0]"><td>SINGLE_H_E[1]</td><td>LONG_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][9]">!MAIN[33][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[2]-LONG_V[1]"><td>SINGLE_H_E[2]</td><td>LONG_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[41][13]">!MAIN[41][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[3]-LONG_V[2]"><td>SINGLE_H_E[3]</td><td>LONG_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[3]-LONG_V[7]"><td>SINGLE_H_E[3]</td><td>LONG_V[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][11]">!MAIN[42][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[4]-LONG_V[8]"><td>SINGLE_H_E[4]</td><td>LONG_V[8]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][8]">!MAIN[48][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[7]-LONG_V[9]"><td>SINGLE_H_E[7]</td><td>LONG_V[9]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][8]">!MAIN[49][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-TIE_0"><td>SINGLE_V[0]</td><td>TIE_0</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][10]">!MAIN[27][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-DEC_H[3]"><td>SINGLE_V[0]</td><td>DEC_H[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-OUT_IO_SN_I2_E1"><td>SINGLE_V[0]</td><td>OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[1]-LONG_IO_H[0]"><td>SINGLE_V[1]</td><td>LONG_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][4]">!MAIN[18][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[1]-OUT_STARTUP_DONEIN"><td>SINGLE_V[1]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[2]-LONG_IO_H[1]"><td>SINGLE_V[2]</td><td>LONG_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[2]-OUT_STARTUP_Q2"><td>SINGLE_V[2]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[3]-DEC_H[2]"><td>SINGLE_V[3]</td><td>DEC_H[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[3]-OUT_IO_SN_I1_E1"><td>SINGLE_V[3]</td><td>OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-LONG_H[3]"><td>SINGLE_V[4]</td><td>LONG_H[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-DEC_H[1]"><td>SINGLE_V[4]</td><td>DEC_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][6]">!MAIN[40][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-OUT_IO_SN_I2_E1"><td>SINGLE_V[4]</td><td>OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[41][6]">!MAIN[41][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-LONG_H[4]"><td>SINGLE_V[5]</td><td>LONG_H[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[41][9]">!MAIN[41][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-LONG_IO_H[2]"><td>SINGLE_V[5]</td><td>LONG_IO_H[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-OUT_STARTUP_DONEIN"><td>SINGLE_V[5]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-LONG_H[5]"><td>SINGLE_V[6]</td><td>LONG_H[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[41][11]">!MAIN[41][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-LONG_IO_H[3]"><td>SINGLE_V[6]</td><td>LONG_IO_H[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-OUT_STARTUP_Q2"><td>SINGLE_V[6]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[11][6]">!MAIN[11][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-TIE_0"><td>SINGLE_V[7]</td><td>TIE_0</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][13]">!MAIN[27][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-DEC_H[0]"><td>SINGLE_V[7]</td><td>DEC_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-OUT_IO_SN_I1_E1"><td>SINGLE_V[7]</td><td>OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][4]">!MAIN[37][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_H0[0]-OUT_STARTUP_Q1Q4"><td>DOUBLE_H0[0]</td><td>OUT_STARTUP_Q1Q4</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[6][11]">!MAIN[6][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_H0[1]-OUT_IO_WE_I2_S1"><td>DOUBLE_H0[1]</td><td>OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_H1[0]-OUT_IO_WE_I1_S1"><td>DOUBLE_H1[0]</td><td>OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_H1[1]-OUT_STARTUP_Q3"><td>DOUBLE_H1[1]</td><td>OUT_STARTUP_Q3</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_V0[0]-OUT_IO_SN_I1_E1"><td>DOUBLE_V0[0]</td><td>OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_V0[1]-OUT_STARTUP_DONEIN"><td>DOUBLE_V0[1]</td><td>OUT_STARTUP_DONEIN</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_V1[0]-OUT_STARTUP_Q2"><td>DOUBLE_V1[0]</td><td>OUT_STARTUP_Q2</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_V1[1]-OUT_IO_SN_I2_E1"><td>DOUBLE_V1[1]</td><td>OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][6]">!MAIN[39][6]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[0]-DBUF_IO_V[1]"><td>DOUBLE_IO_S1[0]</td><td>DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[10][10]">!MAIN[10][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[0]-GCLK[4]"><td>DOUBLE_IO_S1[0]</td><td>GCLK[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][2]">!MAIN[44][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[1]-DBUF_IO_V[1]"><td>DOUBLE_IO_S1[1]</td><td>DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[7][10]">!MAIN[7][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[1]-LONG_V[8]"><td>DOUBLE_IO_S1[1]</td><td>LONG_V[8]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][3]">!MAIN[49][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[2]-DBUF_IO_V[1]"><td>DOUBLE_IO_S1[2]</td><td>DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[9][10]">!MAIN[9][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[2]-LONG_V[7]"><td>DOUBLE_IO_S1[2]</td><td>LONG_V[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][0]">!MAIN[50][0]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[3]-DBUF_IO_V[1]"><td>DOUBLE_IO_S1[3]</td><td>DBUF_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[8][10]">!MAIN[8][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[3]-GCLK[7]"><td>DOUBLE_IO_S1[3]</td><td>GCLK[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][2]">!MAIN[42][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[0]-DBUF_IO_H[0]"><td>DOUBLE_IO_S2[0]</td><td>DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[0]-LONG_V[9]"><td>DOUBLE_IO_S2[0]</td><td>LONG_V[9]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][2]">!MAIN[50][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[1]-DBUF_IO_H[0]"><td>DOUBLE_IO_S2[1]</td><td>DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][1]">!MAIN[33][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[1]-GCLK[5]"><td>DOUBLE_IO_S2[1]</td><td>GCLK[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][2]">!MAIN[43][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[2]-DBUF_IO_H[0]"><td>DOUBLE_IO_S2[2]</td><td>DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[2]-GCLK[6]"><td>DOUBLE_IO_S2[2]</td><td>GCLK[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][0]">!MAIN[42][0]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[3]-DBUF_IO_H[0]"><td>DOUBLE_IO_S2[3]</td><td>DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[3]-LONG_V[6]"><td>DOUBLE_IO_S2[3]</td><td>LONG_V[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][2]">!MAIN[48][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[0]-DBUF_IO_V[0]"><td>DOUBLE_IO_E0[0]</td><td>DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[1]-DBUF_IO_V[0]"><td>DOUBLE_IO_E0[1]</td><td>DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[2]-DBUF_IO_V[0]"><td>DOUBLE_IO_E0[2]</td><td>DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[3]-DBUF_IO_V[0]"><td>DOUBLE_IO_E0[3]</td><td>DBUF_IO_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[12][10]">!MAIN[12][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[0]-DBUF_IO_H[1]"><td>DOUBLE_IO_E1[0]</td><td>DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[1]-DBUF_IO_H[1]"><td>DOUBLE_IO_E1[1]</td><td>DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[2]-DBUF_IO_H[1]"><td>DOUBLE_IO_E1[2]</td><td>DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[3]-DBUF_IO_H[1]"><td>DOUBLE_IO_E1[3]</td><td>DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[23][1]">!MAIN[23][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H0[0]-QBUF[0]"><td>QUAD_H0[0]</td><td>QBUF[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][14]">!MAIN[45][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H0[1]-QBUF[1]"><td>QUAD_H0[1]</td><td>QBUF[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][13]">!MAIN[42][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H0[1]-OUT_IO_WE_I1_S1"><td>QUAD_H0[1]</td><td>OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[17][15]">!MAIN[17][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H0[2]-QBUF[2]"><td>QUAD_H0[2]</td><td>QBUF[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[51][14]">!MAIN[51][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H0[2]-OUT_IO_WE_I2_S1"><td>QUAD_H0[2]</td><td>OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[21][14]">!MAIN[21][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H1[0]-DEC_V[3]"><td>QUAD_H1[0]</td><td>DEC_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[5][14]">!MAIN[5][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H1[1]-DEC_V[2]"><td>QUAD_H1[1]</td><td>DEC_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[5][15]">!MAIN[5][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H1[2]-DEC_V[1]"><td>QUAD_H1[2]</td><td>DEC_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[16][14]">!MAIN[16][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H3[0]-OUT_IO_WE_I2_S1"><td>QUAD_H3[0]</td><td>OUT_IO_WE_I2_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][14]">!MAIN[19][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H3[2]-OUT_IO_WE_I1_S1"><td>QUAD_H3[2]</td><td>OUT_IO_WE_I1_S1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[16][15]">!MAIN[16][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H4[0]-QBUF[0]"><td>QUAD_H4[0]</td><td>QBUF[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][14]">!MAIN[44][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H4[1]-QBUF[1]"><td>QUAD_H4[1]</td><td>QBUF[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][13]">!MAIN[44][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_H4[2]-QBUF[2]"><td>QUAD_H4[2]</td><td>QBUF[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][14]">!MAIN[50][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V0[0]-QBUF[0]"><td>QUAD_V0[0]</td><td>QBUF[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][14]">!MAIN[46][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V0[1]-QBUF[1]"><td>QUAD_V0[1]</td><td>QBUF[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][14]">!MAIN[42][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V0[1]-OUT_IO_SN_I1_E1"><td>QUAD_V0[1]</td><td>OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][0]">!MAIN[43][0]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V0[2]-QBUF[2]"><td>QUAD_V0[2]</td><td>QBUF[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[51][15]">!MAIN[51][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V0[2]-OUT_IO_SN_I2_E1"><td>QUAD_V0[2]</td><td>OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][5]">!MAIN[42][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V3[0]-DEC_H[2]"><td>QUAD_V3[0]</td><td>DEC_H[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][0]">!MAIN[46][0]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V3[0]-OUT_IO_SN_I2_E1"><td>QUAD_V3[0]</td><td>OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][5]">!MAIN[44][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V3[1]-DEC_H[1]"><td>QUAD_V3[1]</td><td>DEC_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][2]">!MAIN[45][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V3[2]-DEC_H[0]"><td>QUAD_V3[2]</td><td>DEC_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][5]">!MAIN[50][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V3[2]-OUT_IO_SN_I1_E1"><td>QUAD_V3[2]</td><td>OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][4]">!MAIN[49][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V4[0]-QBUF[0]"><td>QUAD_V4[0]</td><td>QBUF[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][14]">!MAIN[43][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V4[1]-QBUF[1]"><td>QUAD_V4[1]</td><td>QBUF[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][13]">!MAIN[43][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-pass-QUAD_V4[2]-QBUF[2]"><td>QUAD_V4[2]</td><td>QBUF[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][14]">!MAIN[49][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_H_E[0]"><td>SINGLE_H[0]</td><td>SINGLE_H_E[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][10]">!MAIN[29][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_V[0]"><td>SINGLE_H[0]</td><td>SINGLE_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_V_S[0]"><td>SINGLE_H[0]</td><td>SINGLE_V_S[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-DOUBLE_IO_S1[0]"><td>SINGLE_H[0]</td><td>DOUBLE_IO_S1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[17][13]">!MAIN[17][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-DOUBLE_IO_E0[0]"><td>SINGLE_H[0]</td><td>DOUBLE_IO_E0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_H_E[1]"><td>SINGLE_H[1]</td><td>SINGLE_H_E[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_V[1]"><td>SINGLE_H[1]</td><td>SINGLE_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_V_S[1]"><td>SINGLE_H[1]</td><td>SINGLE_V_S[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][8]">!MAIN[30][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-DOUBLE_IO_E1[0]"><td>SINGLE_H[1]</td><td>DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[15][13]">!MAIN[15][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_H_E[2]"><td>SINGLE_H[2]</td><td>SINGLE_H_E[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_V[2]"><td>SINGLE_H[2]</td><td>SINGLE_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_V_S[2]"><td>SINGLE_H[2]</td><td>SINGLE_V_S[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-DOUBLE_IO_S1[1]"><td>SINGLE_H[2]</td><td>DOUBLE_IO_S1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[0][13]">!MAIN[0][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-DOUBLE_IO_E0[1]"><td>SINGLE_H[2]</td><td>DOUBLE_IO_E0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[4][13]">!MAIN[4][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_H_E[3]"><td>SINGLE_H[3]</td><td>SINGLE_H_E[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_V[3]"><td>SINGLE_H[3]</td><td>SINGLE_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][11]">!MAIN[29][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_V_S[3]"><td>SINGLE_H[3]</td><td>SINGLE_V_S[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-DOUBLE_IO_E1[1]"><td>SINGLE_H[3]</td><td>DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_H_E[4]"><td>SINGLE_H[4]</td><td>SINGLE_H_E[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][10]">!MAIN[37][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_V[4]"><td>SINGLE_H[4]</td><td>SINGLE_V[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][10]">!MAIN[40][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_V_S[4]"><td>SINGLE_H[4]</td><td>SINGLE_V_S[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][10]">!MAIN[36][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-DOUBLE_IO_S1[2]"><td>SINGLE_H[4]</td><td>DOUBLE_IO_S1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[1][10]">!MAIN[1][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-DOUBLE_IO_E0[2]"><td>SINGLE_H[4]</td><td>DOUBLE_IO_E0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[3][11]">!MAIN[3][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_H_E[5]"><td>SINGLE_H[5]</td><td>SINGLE_H_E[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][9]">!MAIN[36][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_V[5]"><td>SINGLE_H[5]</td><td>SINGLE_V[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][8]">!MAIN[37][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_V_S[5]"><td>SINGLE_H[5]</td><td>SINGLE_V_S[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][9]">!MAIN[38][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-DOUBLE_IO_E1[2]"><td>SINGLE_H[5]</td><td>DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_H_E[6]"><td>SINGLE_H[6]</td><td>SINGLE_H_E[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][11]">!MAIN[36][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_V[6]"><td>SINGLE_H[6]</td><td>SINGLE_V[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][12]">!MAIN[37][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_V_S[6]"><td>SINGLE_H[6]</td><td>SINGLE_V_S[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][11]">!MAIN[37][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-DOUBLE_IO_S1[3]"><td>SINGLE_H[6]</td><td>DOUBLE_IO_S1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][13]">!MAIN[18][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-DOUBLE_IO_E0[3]"><td>SINGLE_H[6]</td><td>DOUBLE_IO_E0[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][13]">!MAIN[24][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_H_E[7]"><td>SINGLE_H[7]</td><td>SINGLE_H_E[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][13]">!MAIN[39][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_V[7]"><td>SINGLE_H[7]</td><td>SINGLE_V[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][13]">!MAIN[36][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_V_S[7]"><td>SINGLE_H[7]</td><td>SINGLE_V_S[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][12]">!MAIN[38][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-DOUBLE_IO_E1[3]"><td>SINGLE_H[7]</td><td>DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[22][13]">!MAIN[22][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-SINGLE_V[0]"><td>SINGLE_H_E[0]</td><td>SINGLE_V[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-SINGLE_V_S[0]"><td>SINGLE_H_E[0]</td><td>SINGLE_V_S[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-QUAD_V1[0]"><td>SINGLE_H_E[0]</td><td>QUAD_V1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][11]">!MAIN[48][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-SINGLE_V[1]"><td>SINGLE_H_E[1]</td><td>SINGLE_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][10]">!MAIN[31][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-SINGLE_V_S[1]"><td>SINGLE_H_E[1]</td><td>SINGLE_V_S[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-QUAD_V3[0]"><td>SINGLE_H_E[1]</td><td>QUAD_V3[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][11]">!MAIN[46][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-SINGLE_V[2]"><td>SINGLE_H_E[2]</td><td>SINGLE_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][13]">!MAIN[32][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-SINGLE_V_S[2]"><td>SINGLE_H_E[2]</td><td>SINGLE_V_S[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][13]">!MAIN[33][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-QUAD_V2[0]"><td>SINGLE_H_E[2]</td><td>QUAD_V2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][12]">!MAIN[42][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-SINGLE_V[3]"><td>SINGLE_H_E[3]</td><td>SINGLE_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-SINGLE_V_S[3]"><td>SINGLE_H_E[3]</td><td>SINGLE_V_S[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-QUAD_V0[1]"><td>SINGLE_H_E[3]</td><td>QUAD_V0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][12]">!MAIN[50][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-SINGLE_V[4]"><td>SINGLE_H_E[4]</td><td>SINGLE_V[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][12]">!MAIN[40][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-SINGLE_V_S[4]"><td>SINGLE_H_E[4]</td><td>SINGLE_V_S[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][10]">!MAIN[38][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-QUAD_V0[2]"><td>SINGLE_H_E[4]</td><td>QUAD_V0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][11]">!MAIN[45][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-SINGLE_V[5]"><td>SINGLE_H_E[5]</td><td>SINGLE_V[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][9]">!MAIN[37][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-SINGLE_V_S[5]"><td>SINGLE_H_E[5]</td><td>SINGLE_V_S[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][9]">!MAIN[39][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-QUAD_V1[1]"><td>SINGLE_H_E[5]</td><td>QUAD_V1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[47][12]">!MAIN[47][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-SINGLE_V[6]"><td>SINGLE_H_E[6]</td><td>SINGLE_V[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][11]">!MAIN[35][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-SINGLE_V_S[6]"><td>SINGLE_H_E[6]</td><td>SINGLE_V_S[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][11]">!MAIN[38][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-QUAD_V3[2]"><td>SINGLE_H_E[6]</td><td>QUAD_V3[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][12]">!MAIN[48][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-SINGLE_V[7]"><td>SINGLE_H_E[7]</td><td>SINGLE_V[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][13]">!MAIN[38][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-SINGLE_V_S[7]"><td>SINGLE_H_E[7]</td><td>SINGLE_V_S[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][13]">!MAIN[40][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-QUAD_V2[2]"><td>SINGLE_H_E[7]</td><td>QUAD_V2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][12]">!MAIN[43][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[0]-SINGLE_V_S[0]"><td>SINGLE_V[0]</td><td>SINGLE_V_S[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][10]">!MAIN[30][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[0]-DOUBLE_IO_S1[0]"><td>SINGLE_V[0]</td><td>DOUBLE_IO_S1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-SINGLE_V_S[1]"><td>SINGLE_V[1]</td><td>SINGLE_V_S[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-DOUBLE_IO_S2[0]"><td>SINGLE_V[1]</td><td>DOUBLE_IO_S2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-DOUBLE_IO_E1[0]"><td>SINGLE_V[1]</td><td>DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[2]-SINGLE_V_S[2]"><td>SINGLE_V[2]</td><td>SINGLE_V_S[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][13]">!MAIN[31][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[2]-DOUBLE_IO_S1[1]"><td>SINGLE_V[2]</td><td>DOUBLE_IO_S1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-SINGLE_V_S[3]"><td>SINGLE_V[3]</td><td>SINGLE_V_S[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-DOUBLE_IO_S2[1]"><td>SINGLE_V[3]</td><td>DOUBLE_IO_S2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-DOUBLE_IO_E1[1]"><td>SINGLE_V[3]</td><td>DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[4]-SINGLE_V_S[4]"><td>SINGLE_V[4]</td><td>SINGLE_V_S[4]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][10]">!MAIN[39][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[4]-DOUBLE_IO_S1[2]"><td>SINGLE_V[4]</td><td>DOUBLE_IO_S1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][1]">!MAIN[27][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-SINGLE_V_S[5]"><td>SINGLE_V[5]</td><td>SINGLE_V_S[5]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][9]">!MAIN[40][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-DOUBLE_IO_S2[2]"><td>SINGLE_V[5]</td><td>DOUBLE_IO_S2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-DOUBLE_IO_E1[2]"><td>SINGLE_V[5]</td><td>DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[6]-SINGLE_V_S[6]"><td>SINGLE_V[6]</td><td>SINGLE_V_S[6]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][11]">!MAIN[39][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[6]-DOUBLE_IO_S1[3]"><td>SINGLE_V[6]</td><td>DOUBLE_IO_S1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][1]">!MAIN[38][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-SINGLE_V_S[7]"><td>SINGLE_V[7]</td><td>SINGLE_V_S[7]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][13]">!MAIN[37][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-DOUBLE_IO_S2[3]"><td>SINGLE_V[7]</td><td>DOUBLE_IO_S2[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][2]">!MAIN[38][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-DOUBLE_IO_E1[3]"><td>SINGLE_V[7]</td><td>DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][1]">!MAIN[36][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[0]-QUAD_H2[0]"><td>SINGLE_V_S[0]</td><td>QUAD_H2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][15]">!MAIN[34][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[1]-QUAD_H0[0]"><td>SINGLE_V_S[1]</td><td>QUAD_H0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][14]">!MAIN[35][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[2]-QUAD_H2[1]"><td>SINGLE_V_S[2]</td><td>QUAD_H2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][15]">!MAIN[35][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[3]-QUAD_H1[1]"><td>SINGLE_V_S[3]</td><td>QUAD_H1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][14]">!MAIN[36][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[4]-QUAD_H0[1]"><td>SINGLE_V_S[4]</td><td>QUAD_H0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][15]">!MAIN[38][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[5]-QUAD_H3[2]"><td>SINGLE_V_S[5]</td><td>QUAD_H3[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][14]">!MAIN[39][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[6]-QUAD_H2[2]"><td>SINGLE_V_S[6]</td><td>QUAD_H2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][15]">!MAIN[37][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[7]-QUAD_H1[2]"><td>SINGLE_V_S[7]</td><td>QUAD_H1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][14]">!MAIN[37][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_H2[0]"><td>DOUBLE_H0[0]</td><td>DOUBLE_H2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][13]">!MAIN[30][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_V0[0]"><td>DOUBLE_H0[0]</td><td>DOUBLE_V0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][13]">!MAIN[28][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_V2[0]"><td>DOUBLE_H0[0]</td><td>DOUBLE_V2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][13]">!MAIN[29][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_S1[1]"><td>DOUBLE_H0[0]</td><td>DOUBLE_IO_S1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[1][13]">!MAIN[1][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_E0[1]"><td>DOUBLE_H0[0]</td><td>DOUBLE_IO_E0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[3][13]">!MAIN[3][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_E1[1]"><td>DOUBLE_H0[0]</td><td>DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[3][10]">!MAIN[3][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_H2[1]"><td>DOUBLE_H0[1]</td><td>DOUBLE_H2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][10]">!MAIN[34][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_V0[1]"><td>DOUBLE_H0[1]</td><td>DOUBLE_V0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][10]">!MAIN[33][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_V2[1]"><td>DOUBLE_H0[1]</td><td>DOUBLE_V2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][8]">!MAIN[34][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_S1[2]"><td>DOUBLE_H0[1]</td><td>DOUBLE_IO_S1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][10]">!MAIN[2][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_E0[2]"><td>DOUBLE_H0[1]</td><td>DOUBLE_IO_E0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][11]">!MAIN[2][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_E1[2]"><td>DOUBLE_H0[1]</td><td>DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[4][10]">!MAIN[4][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_S1[0]"><td>DOUBLE_H1[0]</td><td>DOUBLE_IO_S1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[16][13]">!MAIN[16][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_E0[0]"><td>DOUBLE_H1[0]</td><td>DOUBLE_IO_E0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_E1[0]"><td>DOUBLE_H1[0]</td><td>DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[11][13]">!MAIN[11][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_S1[3]"><td>DOUBLE_H1[1]</td><td>DOUBLE_IO_S1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][13]">!MAIN[19][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_E0[3]"><td>DOUBLE_H1[1]</td><td>DOUBLE_IO_E0[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[23][13]">!MAIN[23][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_E1[3]"><td>DOUBLE_H1[1]</td><td>DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[20][13]">!MAIN[20][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-QUAD_V3[1]"><td>DOUBLE_H1[1]</td><td>QUAD_V3[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][12]">!MAIN[45][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-DOUBLE_V0[0]"><td>DOUBLE_H2[0]</td><td>DOUBLE_V0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-DOUBLE_V2[0]"><td>DOUBLE_H2[0]</td><td>DOUBLE_V2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-QUAD_V0[0]"><td>DOUBLE_H2[0]</td><td>QUAD_V0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][12]">!MAIN[44][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[1]-DOUBLE_V0[1]"><td>DOUBLE_H2[1]</td><td>DOUBLE_V0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[1]-DOUBLE_V2[1]"><td>DOUBLE_H2[1]</td><td>DOUBLE_V2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_V2[0]"><td>DOUBLE_V0[0]</td><td>DOUBLE_V2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][12]">!MAIN[28][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_S1[1]"><td>DOUBLE_V0[0]</td><td>DOUBLE_IO_S1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_S2[1]"><td>DOUBLE_V0[0]</td><td>DOUBLE_IO_S2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_E1[1]"><td>DOUBLE_V0[0]</td><td>DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_V2[1]"><td>DOUBLE_V0[1]</td><td>DOUBLE_V2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_S1[2]"><td>DOUBLE_V0[1]</td><td>DOUBLE_IO_S1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_S2[2]"><td>DOUBLE_V0[1]</td><td>DOUBLE_IO_S2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_E1[2]"><td>DOUBLE_V0[1]</td><td>DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_S1[0]"><td>DOUBLE_V1[0]</td><td>DOUBLE_IO_S1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_S2[0]"><td>DOUBLE_V1[0]</td><td>DOUBLE_IO_S2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_E1[0]"><td>DOUBLE_V1[0]</td><td>DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_S1[3]"><td>DOUBLE_V1[1]</td><td>DOUBLE_IO_S1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_S2[3]"><td>DOUBLE_V1[1]</td><td>DOUBLE_IO_S2[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][2]">!MAIN[37][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_E1[3]"><td>DOUBLE_V1[1]</td><td>DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[37][1]">!MAIN[37][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-QUAD_H0[2]"><td>DOUBLE_V1[1]</td><td>QUAD_H0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[38][14]">!MAIN[38][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_V2[0]-QUAD_H3[0]"><td>DOUBLE_V2[0]</td><td>QUAD_H3[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[34][14]">!MAIN[34][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[0]-DOUBLE_IO_E0[0]"><td>DOUBLE_IO_S1[0]</td><td>DOUBLE_IO_E0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[10][13]">!MAIN[10][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[0]-QUAD_V2[0]"><td>DOUBLE_IO_S1[0]</td><td>QUAD_V2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][1]">!MAIN[46][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[1]-DOUBLE_IO_E0[1]"><td>DOUBLE_IO_S1[1]</td><td>DOUBLE_IO_E0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][13]">!MAIN[2][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[1]-QUAD_V1[1]"><td>DOUBLE_IO_S1[1]</td><td>QUAD_V1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[47][2]">!MAIN[47][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[2]-DOUBLE_IO_E0[2]"><td>DOUBLE_IO_S1[2]</td><td>DOUBLE_IO_E0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[1][11]">!MAIN[1][11]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[2]-QUAD_V3[1]"><td>DOUBLE_IO_S1[2]</td><td>QUAD_V3[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][1]">!MAIN[45][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[3]-DOUBLE_IO_E0[3]"><td>DOUBLE_IO_S1[3]</td><td>DOUBLE_IO_E0[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[21][13]">!MAIN[21][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[3]-QUAD_V2[2]"><td>DOUBLE_IO_S1[3]</td><td>QUAD_V2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][1]">!MAIN[43][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[0]-DOUBLE_IO_E1[0]"><td>DOUBLE_IO_S2[0]</td><td>DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[0]-QUAD_V1[0]"><td>DOUBLE_IO_S2[0]</td><td>QUAD_V1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][2]">!MAIN[46][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[1]-DOUBLE_IO_E1[1]"><td>DOUBLE_IO_S2[1]</td><td>DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[28][3]">!MAIN[28][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[1]-QUAD_V3[0]"><td>DOUBLE_IO_S2[1]</td><td>QUAD_V3[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[51][2]">!MAIN[51][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[2]-DOUBLE_IO_E1[2]"><td>DOUBLE_IO_S2[2]</td><td>DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[2]-QUAD_V2[1]"><td>DOUBLE_IO_S2[2]</td><td>QUAD_V2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][0]">!MAIN[44][0]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[3]-DOUBLE_IO_E1[3]"><td>DOUBLE_IO_S2[3]</td><td>DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[36][2]">!MAIN[36][2]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[3]-QUAD_V1[2]"><td>DOUBLE_IO_S2[3]</td><td>QUAD_V1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][1]">!MAIN[44][1]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[0]-QUAD_H3[0]"><td>DOUBLE_IO_E0[0]</td><td>QUAD_H3[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][14]">!MAIN[18][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[1]-QUAD_H1[0]"><td>DOUBLE_IO_E0[1]</td><td>QUAD_H1[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[4][14]">!MAIN[4][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[2]-QUAD_H1[1]"><td>DOUBLE_IO_E0[2]</td><td>QUAD_H1[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[4][15]">!MAIN[4][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[3]-QUAD_H2[2]"><td>DOUBLE_IO_E0[3]</td><td>QUAD_H2[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[19][15]">!MAIN[19][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[0]-QUAD_H2[0]"><td>DOUBLE_IO_E1[0]</td><td>QUAD_H2[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[23][15]">!MAIN[23][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[1]-QUAD_H2[1]"><td>DOUBLE_IO_E1[1]</td><td>QUAD_H2[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[21][15]">!MAIN[21][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[2]-QUAD_H3[2]"><td>DOUBLE_IO_E1[2]</td><td>QUAD_H3[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][15]">!MAIN[2][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[3]-QUAD_H1[2]"><td>DOUBLE_IO_E1[3]</td><td>QUAD_H1[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[17][14]">!MAIN[17][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_H4[0]"><td>QUAD_H0[0]</td><td>QUAD_H4[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[43][15]">!MAIN[43][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_V0[0]"><td>QUAD_H0[0]</td><td>QUAD_V0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[44][15]">!MAIN[44][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_V4[0]"><td>QUAD_H0[0]</td><td>QUAD_V4[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[40][15]">!MAIN[40][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-LONG_IO_V[3]"><td>QUAD_H0[0]</td><td>LONG_IO_V[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[2][14]">!MAIN[2][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_H4[1]"><td>QUAD_H0[1]</td><td>QUAD_H4[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][12]">!MAIN[49][12]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_V0[1]"><td>QUAD_H0[1]</td><td>QUAD_V0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[47][13]">!MAIN[47][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_V4[1]"><td>QUAD_H0[1]</td><td>QUAD_V4[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][13]">!MAIN[48][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-LONG_IO_V[2]"><td>QUAD_H0[1]</td><td>LONG_IO_V[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[18][15]">!MAIN[18][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_H4[2]"><td>QUAD_H0[2]</td><td>QUAD_H4[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][15]">!MAIN[49][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_V0[2]"><td>QUAD_H0[2]</td><td>QUAD_V0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][15]">!MAIN[50][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_V4[2]"><td>QUAD_H0[2]</td><td>QUAD_V4[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[46][15]">!MAIN[46][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-LONG_IO_V[1]"><td>QUAD_H0[2]</td><td>LONG_IO_V[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[20][14]">!MAIN[20][14]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[0]-QUAD_V0[0]"><td>QUAD_H4[0]</td><td>QUAD_V0[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[42][15]">!MAIN[42][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[0]-QUAD_V4[0]"><td>QUAD_H4[0]</td><td>QUAD_V4[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[41][15]">!MAIN[41][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[1]-QUAD_V0[1]"><td>QUAD_H4[1]</td><td>QUAD_V0[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][13]">!MAIN[50][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[1]-QUAD_V4[1]"><td>QUAD_H4[1]</td><td>QUAD_V4[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[51][13]">!MAIN[51][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[2]-QUAD_V0[2]"><td>QUAD_H4[2]</td><td>QUAD_V0[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[48][15]">!MAIN[48][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_H4[2]-QUAD_V4[2]"><td>QUAD_H4[2]</td><td>QUAD_V4[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[47][15]">!MAIN[47][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[0]-QUAD_V4[0]"><td>QUAD_V0[0]</td><td>QUAD_V4[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[39][15]">!MAIN[39][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[0]-LONG_IO_H[0]"><td>QUAD_V0[0]</td><td>LONG_IO_H[0]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][3]">!MAIN[50][3]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[1]-QUAD_V4[1]"><td>QUAD_V0[1]</td><td>QUAD_V4[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[49][13]">!MAIN[49][13]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[1]-LONG_IO_H[1]"><td>QUAD_V0[1]</td><td>LONG_IO_H[1]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[51][4]">!MAIN[51][4]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[2]-QUAD_V4[2]"><td>QUAD_V0[2]</td><td>QUAD_V4[2]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[45][15]">!MAIN[45][15]</a></td></tr>

<tr id="xc4000xla-CNR_SE-INT-bipass-QUAD_V0[2]-LONG_IO_H[3]"><td>QUAD_V0[2]</td><td>LONG_IO_H[3]</td><td><a href="#xc4000xla-CNR_SE-bit-MAIN[50][4]">!MAIN[50][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[9][4]">MAIN[9][4]</a></td><td>DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][2]">MAIN[40][2]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][1]">MAIN[39][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][1]">MAIN[40][1]</a></td><td>DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DOUBLE_IO_S2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[4][11]">MAIN[4][11]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[5][13]">MAIN[5][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][13]">MAIN[7][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][13]">MAIN[6][13]</a></td><td>DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_S1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DOUBLE_IO_S1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[9][13]">MAIN[9][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][13]">MAIN[13][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][13]">MAIN[12][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[14][13]">MAIN[14][13]</a></td><td>DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_E0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DOUBLE_IO_E0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_E0[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes QBUF[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-QBUF[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][14]">MAIN[40][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-QBUF[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[41][14]">MAIN[41][14]</a></td><td>QBUF[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>QUAD_V4[0]</td></tr>

<tr><td>0</td><td>1</td><td>QUAD_V0[0]</td></tr>

<tr><td>1</td><td>0</td><td>QUAD_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>QUAD_H4[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes QBUF[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-QBUF[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[45][13]">MAIN[45][13]</a></td><td id="xc4000xla-CNR_SE-INT-mux-QBUF[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[46][13]">MAIN[46][13]</a></td><td>QBUF[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>QUAD_V4[1]</td></tr>

<tr><td>0</td><td>1</td><td>QUAD_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>QUAD_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>QUAD_H4[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes QBUF[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-QBUF[2]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[47][14]">MAIN[47][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-QBUF[2]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[48][14]">MAIN[48][14]</a></td><td>QBUF[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>QUAD_V4[2]</td></tr>

<tr><td>0</td><td>1</td><td>QUAD_V0[2]</td></tr>

<tr><td>1</td><td>0</td><td>QUAD_H0[2]</td></tr>

<tr><td>1</td><td>1</td><td>QUAD_H4[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[3]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[3]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[22][6]">MAIN[22][6]</a></td><td>LONG_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>DEC_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[4]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[4]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[4]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[4]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][6]">MAIN[7][6]</a></td><td>LONG_H[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_STARTUP_Q3</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[5]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[5]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[5]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_H[5]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>LONG_H[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_STARTUP_Q3</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[0]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[0]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[22][4]">MAIN[22][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[25][4]">MAIN[25][4]</a></td><td>LONG_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[1]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][5]">MAIN[39][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[1]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[38][6]">MAIN[38][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[38][5]">MAIN[38][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][5]">MAIN[40][5]</a></td><td>LONG_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[2]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[2]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[2]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[28][5]">MAIN[28][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[2]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[27][6]">MAIN[27][6]</a></td><td>LONG_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[3]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[36][5]">MAIN[36][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[3]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[35][6]">MAIN[35][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[3]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[36][6]">MAIN[36][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[3]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[37][5]">MAIN[37][5]</a></td><td>LONG_V[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_STARTUP_DONEIN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[4]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[25][5]">MAIN[25][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[4]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[4]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[4]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>LONG_V[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_STARTUP_DONEIN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[5]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[36][4]">MAIN[36][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[5]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[32][4]">MAIN[32][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[5]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[34][4]">MAIN[34][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[5]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[33][4]">MAIN[33][4]</a></td><td>LONG_V[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DEC_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>OUT_STARTUP_DONEIN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[6]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[6]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[47][5]">MAIN[47][5]</a></td><td>LONG_V[6]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[7]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[7]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[46][5]">MAIN[46][5]</a></td><td>LONG_V[7]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[8]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[8]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[47][6]">MAIN[47][6]</a></td><td>LONG_V[8]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_V[9]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_V[9]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[43][6]">MAIN[43][6]</a></td><td>LONG_V[9]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>LONG_IO_H[3]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[30][3]">MAIN[30][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[48][5]">MAIN[48][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[49][5]">MAIN[49][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[22][3]">MAIN[22][3]</a></td><td>LONG_IO_H[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GCLK[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-7"><a href="#xc4000xla-CNR_SE-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[45][5]">MAIN[45][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[43][5]">MAIN[43][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][3]">MAIN[13][3]</a></td><td>LONG_IO_H[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GCLK[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-7"><a href="#xc4000xla-CNR_SE-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][3]">MAIN[39][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[38][3]">MAIN[38][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[48][6]">MAIN[48][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[49][6]">MAIN[49][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[20][3]">MAIN[20][3]</a></td><td>LONG_IO_H[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_V[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GCLK[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[36][3]">MAIN[36][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[27][4]">MAIN[27][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[44][6]">MAIN[44][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[42][6]">MAIN[42][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[10][3]">MAIN[10][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>LONG_IO_H[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_V[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>GCLK[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>LONG_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][5]">MAIN[6][5]</a></td><td>LONG_IO_V[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>LONG_IO_V[2]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[17][4]">MAIN[17][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][4]">MAIN[12][4]</a></td><td>LONG_IO_V[3]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes VCLK</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-VCLK-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[47][0]">MAIN[47][0]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[48][1]">MAIN[48][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[49][1]">MAIN[49][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[50][1]">MAIN[50][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[47][1]">MAIN[47][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[49][2]">MAIN[49][2]</a></td><td id="xc4000xla-CNR_SE-INT-mux-VCLK-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[51][1]">MAIN[51][1]</a></td><td>VCLK</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_IO_SN_I1_E1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>QUAD_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_S2[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>ECLK_H</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>BUFGE_H</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S2[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes ECLK_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[42][3]">MAIN[42][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[43][3]">MAIN[43][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[44][3]">MAIN[44][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[45][4]">MAIN[45][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[42][4]">MAIN[42][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[44][4]">MAIN[44][4]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_H-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[43][4]">MAIN[43][4]</a></td><td>ECLK_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>GCLK[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>OUT_BUFGE_V</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>GCLK[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>GCLK[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>GCLK[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes ECLK_V</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][14]">MAIN[7][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[11][14]">MAIN[11][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[10][14]">MAIN[10][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[9][14]">MAIN[9][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[8][14]">MAIN[8][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][14]">MAIN[12][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-ECLK_V-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[14][14]">MAIN[14][14]</a></td><td>ECLK_V</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>OUT_BUFGE_H</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_CLB_F4</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_F4-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][14]">MAIN[15][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_F4-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][15]">MAIN[15][15]</a></td><td>IMUX_CLB_F4</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>LONG_V[7]</td></tr>

<tr><td>1</td><td>0</td><td>LONG_V[9]</td></tr>

<tr><td>1</td><td>1</td><td>GCLK[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_CLB_G4</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_G4-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][15]">MAIN[13][15]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_G4-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][14]">MAIN[13][14]</a></td><td>IMUX_CLB_G4</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>LONG_V[9]</td></tr>

<tr><td>1</td><td>0</td><td>GCLK[4]</td></tr>

<tr><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_CLB_C4</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[25][14]">MAIN[25][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[25][15]">MAIN[25][15]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[23][14]">MAIN[23][14]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[24][15]">MAIN[24][15]</a></td><td>IMUX_CLB_C4</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>LONG_V[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_V[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>GCLK[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_STARTUP_CLK</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[38][8]">MAIN[38][8]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][8]">MAIN[39][8]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][8]">MAIN[40][8]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[41][8]">MAIN[41][8]</a></td><td>IMUX_STARTUP_CLK</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_STARTUP_GSR</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[32][6]">MAIN[32][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[31][6]">MAIN[31][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[33][6]">MAIN[33][6]</a></td><td>IMUX_STARTUP_GSR</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>LONG_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_STARTUP_GTS</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[33][5]">MAIN[33][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[34][5]">MAIN[34][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[30][5]">MAIN[30][5]</a></td><td>IMUX_STARTUP_GTS</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_H1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_READCLK_I</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][9]">MAIN[7][9]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>IMUX_READCLK_I</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_BUFG_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-6"><a href="#xc4000xla-CNR_SE-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>IMUX_BUFG_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_IO_CLKIN_E</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>DOUBLE_IO_E1[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE switchbox INT muxes IMUX_BUFG_V</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-5"><a href="#xc4000xla-CNR_SE-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-4"><a href="#xc4000xla-CNR_SE-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-3"><a href="#xc4000xla-CNR_SE-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-2"><a href="#xc4000xla-CNR_SE-bit-MAIN[20][6]">MAIN[20][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-1"><a href="#xc4000xla-CNR_SE-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-0"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][6]">MAIN[15][6]</a></td><td>IMUX_BUFG_V</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>OCTAL_IO_E[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>OUT_IO_CLKIN_S</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>OCTAL_IO_E[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-2"><a class="header" href="#bels-pullup-2">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>DEC_H[0]</td><td>DEC_H[1]</td><td>DEC_H[2]</td><td>DEC_H[3]</td><td>DEC_V[0]</td><td>DEC_V[1]</td><td>DEC_V[2]</td><td>DEC_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_SE-PULLUP_DEC_H[0]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][3]">!MAIN[40][3]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_H[1]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[38][4]">!MAIN[38][4]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_H[2]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[39][4]">!MAIN[39][4]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_H[3]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[40][4]">!MAIN[40][4]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_V[0]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[8][5]">!MAIN[8][5]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_V[1]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[11][5]">!MAIN[11][5]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_V[2]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[9][5]">!MAIN[9][5]</a></td><td id="xc4000xla-CNR_SE-PULLUP_DEC_V[3]-ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufg-2"><a class="header" href="#bels-bufg-2">Bels BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>IMUX_BUFG_H</td><td>IMUX_BUFG_V</td></tr>

<tr><td>O</td><td>out</td><td>BUFGLS[3]</td><td>BUFGLS[4]</td></tr>

<tr><td>O_BUFGE</td><td>out</td><td>OUT_BUFGE_H</td><td>OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>CLK_EN</td><td id="xc4000xla-CNR_SE-BUFG_H-CLK_EN"><a href="#xc4000xla-CNR_SE-bit-MAIN[2][1]">!MAIN[2][1]</a></td><td id="xc4000xla-CNR_SE-BUFG_V-CLK_EN"><a href="#xc4000xla-CNR_SE-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr><td>ALT_PAD</td><td id="xc4000xla-CNR_SE-BUFG_H-ALT_PAD"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][1]">!MAIN[15][1]</a></td><td id="xc4000xla-CNR_SE-BUFG_V-ALT_PAD"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][3]">!MAIN[0][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-startup"><a class="header" href="#bels-startup">Bels STARTUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel STARTUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>STARTUP</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_STARTUP_CLK</td></tr>

<tr><td>GSR</td><td>in</td><td id="xc4000xla-CNR_SE-STARTUP-inpinv-GSR">IMUX_STARTUP_GSR invert by <a href="#xc4000xla-CNR_SE-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr><td>GTS</td><td>in</td><td id="xc4000xla-CNR_SE-STARTUP-inpinv-GTS">IMUX_STARTUP_GTS invert by <a href="#xc4000xla-CNR_SE-bit-MAIN[7][1]">!MAIN[7][1]</a></td></tr>

<tr><td>DONEIN</td><td>out</td><td>OUT_STARTUP_DONEIN</td></tr>

<tr><td>Q1Q4</td><td>out</td><td>OUT_STARTUP_Q1Q4</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_STARTUP_Q2</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_STARTUP_Q3</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel STARTUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>STARTUP</th></tr>

</thead>

<tbody>
<tr><td>GSR_ENABLE</td><td id="xc4000xla-CNR_SE-STARTUP-GSR_ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[8][1]">!MAIN[8][1]</a></td></tr>

<tr><td>GTS_ENABLE</td><td id="xc4000xla-CNR_SE-STARTUP-GTS_ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[5][1]">!MAIN[5][1]</a></td></tr>

<tr><td>CONFIG_RATE</td><td><a href="#xc4000xla-CNR_SE-STARTUP-CONFIG_RATE">[enum: CONFIG_RATE]</a></td></tr>

<tr><td>CRC</td><td id="xc4000xla-CNR_SE-STARTUP-CRC"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][1]">!MAIN[0][1]</a></td></tr>

<tr><td>DONE_TIMING</td><td><a href="#xc4000xla-CNR_SE-STARTUP-DONE_TIMING">[enum: DONE_TIMING]</a></td></tr>

<tr><td>GTS_TIMING</td><td><a href="#xc4000xla-CNR_SE-STARTUP-GTS_TIMING">[enum: GTS_GSR_TIMING]</a></td></tr>

<tr><td>GSR_TIMING</td><td><a href="#xc4000xla-CNR_SE-STARTUP-GSR_TIMING">[enum: GTS_GSR_TIMING]</a></td></tr>

<tr><td>SYNC_TO_DONE</td><td id="xc4000xla-CNR_SE-STARTUP-SYNC_TO_DONE"><a href="#xc4000xla-CNR_SE-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>MUX_CLK</td><td><a href="#xc4000xla-CNR_SE-STARTUP-MUX_CLK">[enum: STARTUP_MUX_CLK]</a></td></tr>

<tr><td>EXPRESS_MODE</td><td id="xc4000xla-CNR_SE-STARTUP-EXPRESS_MODE"><a href="#xc4000xla-CNR_SE-bit-MAIN[7][3]">!MAIN[7][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum CONFIG_RATE</caption>
<thead>
<tr id="xc4000xla-CNR_SE-STARTUP-CONFIG_RATE"><th>STARTUP.CONFIG_RATE</th><td id="xc4000xla-CNR_SE-STARTUP-CONFIG_RATE[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>SLOW</td><td>1</td></tr>

<tr><td>FAST</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum DONE_TIMING</caption>
<thead>
<tr id="xc4000xla-CNR_SE-STARTUP-DONE_TIMING"><th>STARTUP.DONE_TIMING</th><td id="xc4000xla-CNR_SE-STARTUP-DONE_TIMING[1]"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="xc4000xla-CNR_SE-STARTUP-DONE_TIMING[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>Q0</td><td>1</td><td>1</td></tr>

<tr><td>Q1Q4</td><td>0</td><td>1</td></tr>

<tr><td>Q2</td><td>0</td><td>0</td></tr>

<tr><td>Q3</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum GTS_GSR_TIMING</caption>
<thead>
<tr id="xc4000xla-CNR_SE-STARTUP-GTS_TIMING"><th>STARTUP.GTS_TIMING</th><td id="xc4000xla-CNR_SE-STARTUP-GTS_TIMING[1]"><a href="#xc4000xla-CNR_SE-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc4000xla-CNR_SE-STARTUP-GTS_TIMING[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[18][3]">MAIN[18][3]</a></td></tr>

</thead>

<tbody>
<tr><td>Q1Q4</td><td>1</td><td>1</td></tr>

<tr><td>Q2</td><td>0</td><td>1</td></tr>

<tr><td>Q3</td><td>0</td><td>0</td></tr>

<tr><td>DONE_IN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum GTS_GSR_TIMING</caption>
<thead>
<tr id="xc4000xla-CNR_SE-STARTUP-GSR_TIMING"><th>STARTUP.GSR_TIMING</th><td id="xc4000xla-CNR_SE-STARTUP-GSR_TIMING[1]"><a href="#xc4000xla-CNR_SE-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="xc4000xla-CNR_SE-STARTUP-GSR_TIMING[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[15][3]">MAIN[15][3]</a></td></tr>

</thead>

<tbody>
<tr><td>Q1Q4</td><td>0</td><td>1</td></tr>

<tr><td>Q2</td><td>1</td><td>1</td></tr>

<tr><td>Q3</td><td>1</td><td>0</td></tr>

<tr><td>DONE_IN</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum STARTUP_MUX_CLK</caption>
<thead>
<tr id="xc4000xla-CNR_SE-STARTUP-MUX_CLK"><th>STARTUP.MUX_CLK</th><td id="xc4000xla-CNR_SE-STARTUP-MUX_CLK[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[10][1]">MAIN[10][1]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>0</td></tr>

<tr><td>USERCLK</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-readclk"><a class="header" href="#bels-readclk">Bels READCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel READCLK pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>READCLK</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>IMUX_READCLK_I</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_se"><a class="header" href="#bels-misc_se">Bels MISC_SE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel MISC_SE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_SE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel MISC_SE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_SE</th></tr>

</thead>

<tbody>
<tr><td>DONE_PULLUP</td><td id="xc4000xla-CNR_SE-MISC_SE-DONE_PULLUP"><a href="#xc4000xla-CNR_SE-bit-MAIN[6][1]">!MAIN[6][1]</a></td></tr>

<tr><td>OSC_ENABLE</td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_ENABLE"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr><td>OSC_MUX_OUT0</td><td><a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0">[enum: OSC_MUX_OUT]</a></td></tr>

<tr><td>OSC_MUX_OUT1</td><td><a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1">[enum: OSC_MUX_OUT]</a></td></tr>

<tr><td>TCTEST</td><td id="xc4000xla-CNR_SE-MISC_SE-TCTEST"><a href="#xc4000xla-CNR_SE-bit-MAIN[4][1]">!MAIN[4][1]</a></td></tr>

<tr><td>TM_OSC</td><td id="xc4000xla-CNR_SE-MISC_SE-TM_OSC"><a href="#xc4000xla-CNR_SE-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr><td>OSC_CLK</td><td><a href="#xc4000xla-CNR_SE-MISC_SE-OSC_CLK">[enum: OSC_CLK]</a></td></tr>

<tr><td>FIX_DISCHARGE</td><td id="xc4000xla-CNR_SE-MISC_SE-FIX_DISCHARGE"><a href="#xc4000xla-CNR_SE-bit-MAIN[1][3]">!MAIN[1][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum OSC_MUX_OUT</caption>
<thead>
<tr id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0"><th>MISC_SE.OSC_MUX_OUT0</th><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[3]"><a href="#xc4000xla-CNR_SE-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[2]"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[1]"><a href="#xc4000xla-CNR_SE-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[1][5]">MAIN[1][5]</a></td></tr>

<tr id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1"><th>MISC_SE.OSC_MUX_OUT1</th><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[3]"><a href="#xc4000xla-CNR_SE-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[2]"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[1]"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

</thead>

<tbody>
<tr><td>F500K</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>F16K</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>F490</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>F15</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE enum OSC_CLK</caption>
<thead>
<tr id="xc4000xla-CNR_SE-MISC_SE-OSC_CLK"><th>MISC_SE.OSC_CLK</th><td id="xc4000xla-CNR_SE-MISC_SE-OSC_CLK[0]"><a href="#xc4000xla-CNR_SE-bit-MAIN[14][1]">MAIN[14][1]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>1</td></tr>

<tr><td>EXTCLK</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>DEC_H[0]</td><td>PULLUP_DEC_H[0].O</td></tr>

<tr><td>DEC_H[1]</td><td>PULLUP_DEC_H[1].O</td></tr>

<tr><td>DEC_H[2]</td><td>PULLUP_DEC_H[2].O</td></tr>

<tr><td>DEC_H[3]</td><td>PULLUP_DEC_H[3].O</td></tr>

<tr><td>DEC_V[0]</td><td>PULLUP_DEC_V[0].O</td></tr>

<tr><td>DEC_V[1]</td><td>PULLUP_DEC_V[1].O</td></tr>

<tr><td>DEC_V[2]</td><td>PULLUP_DEC_V[2].O</td></tr>

<tr><td>DEC_V[3]</td><td>PULLUP_DEC_V[3].O</td></tr>

<tr><td>BUFGLS[3]</td><td>BUFG_H.O</td></tr>

<tr><td>BUFGLS[4]</td><td>BUFG_V.O</td></tr>

<tr><td>IMUX_STARTUP_CLK</td><td>STARTUP.CLK</td></tr>

<tr><td>IMUX_STARTUP_GSR</td><td>STARTUP.GSR</td></tr>

<tr><td>IMUX_STARTUP_GTS</td><td>STARTUP.GTS</td></tr>

<tr><td>IMUX_READCLK_I</td><td>READCLK.I</td></tr>

<tr><td>IMUX_BUFG_H</td><td>BUFG_H.I</td></tr>

<tr><td>IMUX_BUFG_V</td><td>BUFG_V.I</td></tr>

<tr><td>OUT_STARTUP_DONEIN</td><td>STARTUP.DONEIN</td></tr>

<tr><td>OUT_STARTUP_Q1Q4</td><td>STARTUP.Q1Q4</td></tr>

<tr><td>OUT_STARTUP_Q2</td><td>STARTUP.Q2</td></tr>

<tr><td>OUT_STARTUP_Q3</td><td>STARTUP.Q3</td></tr>

<tr><td>OUT_BUFGE_H</td><td>BUFG_H.O_BUFGE</td></tr>

<tr><td>OUT_BUFGE_V</td><td>BUFG_V.O_BUFGE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_SE rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="52">Frame</th></tr>

<tr>
<th>F51</th>
<th>F50</th>
<th>F49</th>
<th>F48</th>
<th>F47</th>
<th>F46</th>
<th>F45</th>
<th>F44</th>
<th>F43</th>
<th>F42</th>
<th>F41</th>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][15]" title="MAIN[51][15]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V0[2]-QBUF[2]">INT: !pass QUAD_V0[2] ← QBUF[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][15]" title="MAIN[50][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_V0[2]">INT: !bipass QUAD_H0[2] = QUAD_V0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][15]" title="MAIN[49][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_H4[2]">INT: !bipass QUAD_H0[2] = QUAD_H4[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][15]" title="MAIN[48][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[2]-QUAD_V0[2]">INT: !bipass QUAD_H4[2] = QUAD_V0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][15]" title="MAIN[47][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[2]-QUAD_V4[2]">INT: !bipass QUAD_H4[2] = QUAD_V4[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][15]" title="MAIN[46][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-QUAD_V4[2]">INT: !bipass QUAD_H0[2] = QUAD_V4[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][15]" title="MAIN[45][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[2]-QUAD_V4[2]">INT: !bipass QUAD_V0[2] = QUAD_V4[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][15]" title="MAIN[44][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_V0[0]">INT: !bipass QUAD_H0[0] = QUAD_V0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][15]" title="MAIN[43][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_H4[0]">INT: !bipass QUAD_H0[0] = QUAD_H4[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][15]" title="MAIN[42][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[0]-QUAD_V0[0]">INT: !bipass QUAD_H4[0] = QUAD_V0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][15]" title="MAIN[41][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[0]-QUAD_V4[0]">INT: !bipass QUAD_H4[0] = QUAD_V4[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][15]" title="MAIN[40][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-QUAD_V4[0]">INT: !bipass QUAD_H0[0] = QUAD_V4[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][15]" title="MAIN[39][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[0]-QUAD_V4[0]">INT: !bipass QUAD_V0[0] = QUAD_V4[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][15]" title="MAIN[38][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[4]-QUAD_H0[1]">INT: !bipass SINGLE_V_S[4] = QUAD_H0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][15]" title="MAIN[37][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[6]-QUAD_H2[2]">INT: !bipass SINGLE_V_S[6] = QUAD_H2[2]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[2]-QUAD_H2[1]">INT: !bipass SINGLE_V_S[2] = QUAD_H2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[0]-QUAD_H2[0]">INT: !bipass SINGLE_V_S[0] = QUAD_H2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-2">INT: mux IMUX_CLB_C4 bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-0">INT: mux IMUX_CLB_C4 bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[0]-QUAD_H2[0]">INT: !bipass DOUBLE_IO_E1[0] = QUAD_H2[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[1]-QUAD_H2[1]">INT: !bipass DOUBLE_IO_E1[1] = QUAD_H2[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[3]-QUAD_H2[2]">INT: !bipass DOUBLE_IO_E0[3] = QUAD_H2[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-LONG_IO_V[2]">INT: !bipass QUAD_H0[1] = LONG_IO_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H0[1]-OUT_IO_WE_I1_S1">INT: !pass QUAD_H0[1] ← OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H3[2]-OUT_IO_WE_I1_S1">INT: !pass QUAD_H3[2] ← OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_F4-0">INT: mux IMUX_CLB_F4 bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][15]" title="MAIN[13][15]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_G4-1">INT: mux IMUX_CLB_G4 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H1[1]-DEC_V[2]">INT: !pass QUAD_H1[1] ← DEC_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[2]-QUAD_H1[1]">INT: !bipass DOUBLE_IO_E0[2] = QUAD_H1[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[2]-QUAD_H3[2]">INT: !bipass DOUBLE_IO_E1[2] = QUAD_H3[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][14]" title="MAIN[51][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H0[2]-QBUF[2]">INT: !pass QUAD_H0[2] ← QBUF[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][14]" title="MAIN[50][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H4[2]-QBUF[2]">INT: !pass QUAD_H4[2] ← QBUF[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][14]" title="MAIN[49][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V4[2]-QBUF[2]">INT: !pass QUAD_V4[2] ← QBUF[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][14]" title="MAIN[48][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[2]-0">INT: mux QBUF[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][14]" title="MAIN[47][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[2]-1">INT: mux QBUF[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][14]" title="MAIN[46][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V0[0]-QBUF[0]">INT: !pass QUAD_V0[0] ← QBUF[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][14]" title="MAIN[45][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H0[0]-QBUF[0]">INT: !pass QUAD_H0[0] ← QBUF[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][14]" title="MAIN[44][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H4[0]-QBUF[0]">INT: !pass QUAD_H4[0] ← QBUF[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][14]" title="MAIN[43][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V4[0]-QBUF[0]">INT: !pass QUAD_V4[0] ← QBUF[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][14]" title="MAIN[42][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V0[1]-QBUF[1]">INT: !pass QUAD_V0[1] ← QBUF[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][14]" title="MAIN[41][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[0]-0">INT: mux QBUF[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][14]" title="MAIN[40][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[0]-1">INT: mux QBUF[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][14]" title="MAIN[39][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[5]-QUAD_H3[2]">INT: !bipass SINGLE_V_S[5] = QUAD_H3[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][14]" title="MAIN[38][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-QUAD_H0[2]">INT: !bipass DOUBLE_V1[1] = QUAD_H0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[7]-QUAD_H1[2]">INT: !bipass SINGLE_V_S[7] = QUAD_H1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[3]-QUAD_H1[1]">INT: !bipass SINGLE_V_S[3] = QUAD_H1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V_S[1]-QUAD_H0[0]">INT: !bipass SINGLE_V_S[1] = QUAD_H0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V2[0]-QUAD_H3[0]">INT: !bipass DOUBLE_V2[0] = QUAD_H3[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-4">INT: mux IMUX_CLB_C4 bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-3">INT: mux IMUX_CLB_C4 bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_C4-1">INT: mux IMUX_CLB_C4 bit 1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H0[2]-OUT_IO_WE_I2_S1">INT: !pass QUAD_H0[2] ← OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][14]" title="MAIN[20][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[2]-LONG_IO_V[1]">INT: !bipass QUAD_H0[2] = LONG_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H3[0]-OUT_IO_WE_I2_S1">INT: !pass QUAD_H3[0] ← OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][14]" title="MAIN[18][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[0]-QUAD_H3[0]">INT: !bipass DOUBLE_IO_E0[0] = QUAD_H3[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E1[3]-QUAD_H1[2]">INT: !bipass DOUBLE_IO_E1[3] = QUAD_H1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H1[2]-DEC_V[1]">INT: !pass QUAD_H1[2] ← DEC_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_F4-1">INT: mux IMUX_CLB_F4 bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-0">INT: mux ECLK_V bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][14]" title="MAIN[13][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_CLB_G4-0">INT: mux IMUX_CLB_G4 bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-1">INT: mux ECLK_V bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-5">INT: mux ECLK_V bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-4">INT: mux ECLK_V bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][14]" title="MAIN[9][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-3">INT: mux ECLK_V bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-2">INT: mux ECLK_V bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_V-6">INT: mux ECLK_V bit 6</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H1[0]-DEC_V[3]">INT: !pass QUAD_H1[0] ← DEC_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_E0[1]-QUAD_H1[0]">INT: !bipass DOUBLE_IO_E0[1] = QUAD_H1[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[0]-LONG_IO_V[3]">INT: !bipass QUAD_H0[0] = LONG_IO_V[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][13]" title="MAIN[51][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[1]-QUAD_V4[1]">INT: !bipass QUAD_H4[1] = QUAD_V4[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][13]" title="MAIN[50][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H4[1]-QUAD_V0[1]">INT: !bipass QUAD_H4[1] = QUAD_V0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][13]" title="MAIN[49][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[1]-QUAD_V4[1]">INT: !bipass QUAD_V0[1] = QUAD_V4[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][13]" title="MAIN[48][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_V4[1]">INT: !bipass QUAD_H0[1] = QUAD_V4[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][13]" title="MAIN[47][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_V0[1]">INT: !bipass QUAD_H0[1] = QUAD_V0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][13]" title="MAIN[46][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[1]-0">INT: mux QBUF[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][13]" title="MAIN[45][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-QBUF[1]-1">INT: mux QBUF[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][13]" title="MAIN[44][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H4[1]-QBUF[1]">INT: !pass QUAD_H4[1] ← QBUF[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][13]" title="MAIN[43][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V4[1]-QBUF[1]">INT: !pass QUAD_V4[1] ← QBUF[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][13]" title="MAIN[42][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_H0[1]-QBUF[1]">INT: !pass QUAD_H0[1] ← QBUF[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][13]" title="MAIN[41][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[2]-LONG_V[1]">INT: !pass SINGLE_H_E[2] ← LONG_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][13]" title="MAIN[40][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-SINGLE_V_S[7]">INT: !bipass SINGLE_H_E[7] = SINGLE_V_S[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][13]" title="MAIN[39][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_H_E[7]">INT: !bipass SINGLE_H[7] = SINGLE_H_E[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][13]" title="MAIN[38][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-SINGLE_V[7]">INT: !bipass SINGLE_H_E[7] = SINGLE_V[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][13]" title="MAIN[37][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-SINGLE_V_S[7]">INT: !bipass SINGLE_V[7] = SINGLE_V_S[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_V[7]">INT: !bipass SINGLE_H[7] = SINGLE_V[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-LONG_V[5]">INT: !pass SINGLE_H[6] ← LONG_V[5]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-SINGLE_V_S[2]">INT: !bipass SINGLE_H_E[2] = SINGLE_V_S[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-SINGLE_V[2]">INT: !bipass SINGLE_H_E[2] = SINGLE_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[2]-SINGLE_V_S[2]">INT: !bipass SINGLE_V[2] = SINGLE_V_S[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][13]" title="MAIN[30][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_H2[0]">INT: !bipass DOUBLE_H0[0] = DOUBLE_H2[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_V2[0]">INT: !bipass DOUBLE_H0[0] = DOUBLE_V2[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_V0[0]">INT: !bipass DOUBLE_H0[0] = DOUBLE_V0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-TIE_0">INT: !pass SINGLE_V[7] ← TIE_0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-DOUBLE_IO_E0[3]">INT: !bipass SINGLE_H[6] = DOUBLE_IO_E0[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_E0[3]">INT: !bipass DOUBLE_H1[1] = DOUBLE_IO_E0[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-DOUBLE_IO_E1[3]">INT: !bipass SINGLE_H[7] = DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[3]-DOUBLE_IO_E0[3]">INT: !bipass DOUBLE_IO_S1[3] = DOUBLE_IO_E0[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_E1[3]">INT: !bipass DOUBLE_H1[1] = DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-DOUBLE_IO_S1[3]">INT: !bipass DOUBLE_H1[1] = DOUBLE_IO_S1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-DOUBLE_IO_S1[3]">INT: !bipass SINGLE_H[6] = DOUBLE_IO_S1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-DOUBLE_IO_S1[0]">INT: !bipass SINGLE_H[0] = DOUBLE_IO_S1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_S1[0]">INT: !bipass DOUBLE_H1[0] = DOUBLE_IO_S1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-DOUBLE_IO_E1[0]">INT: !bipass SINGLE_H[1] = DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-0">INT: mux DBUF_IO_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][13]" title="MAIN[13][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-2">INT: mux DBUF_IO_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-1">INT: mux DBUF_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_E1[0]">INT: !bipass DOUBLE_H1[0] = DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[0]-DOUBLE_IO_E0[0]">INT: !bipass DOUBLE_IO_S1[0] = DOUBLE_IO_E0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][13]" title="MAIN[9][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[1]-3">INT: mux DBUF_IO_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[3]-DEC_V[1]">INT: !pass SINGLE_H[3] ← DEC_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-1">INT: mux DBUF_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][13]" title="MAIN[6][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-0">INT: mux DBUF_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-2">INT: mux DBUF_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-DOUBLE_IO_E0[1]">INT: !bipass SINGLE_H[2] = DOUBLE_IO_E0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_E0[1]">INT: !bipass DOUBLE_H0[0] = DOUBLE_IO_E0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[1]-DOUBLE_IO_E0[1]">INT: !bipass DOUBLE_IO_S1[1] = DOUBLE_IO_E0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_S1[1]">INT: !bipass DOUBLE_H0[0] = DOUBLE_IO_S1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-DOUBLE_IO_S1[1]">INT: !bipass SINGLE_H[2] = DOUBLE_IO_S1[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][12]" title="MAIN[50][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-QUAD_V0[1]">INT: !bipass SINGLE_H_E[3] = QUAD_V0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][12]" title="MAIN[49][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_H0[1]-QUAD_H4[1]">INT: !bipass QUAD_H0[1] = QUAD_H4[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][12]" title="MAIN[48][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-QUAD_V3[2]">INT: !bipass SINGLE_H_E[6] = QUAD_V3[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][12]" title="MAIN[47][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-QUAD_V1[1]">INT: !bipass SINGLE_H_E[5] = QUAD_V1[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][12]" title="MAIN[45][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[1]-QUAD_V3[1]">INT: !bipass DOUBLE_H1[1] = QUAD_V3[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][12]" title="MAIN[44][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-QUAD_V0[0]">INT: !bipass DOUBLE_H2[0] = QUAD_V0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][12]" title="MAIN[43][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[7]-QUAD_V2[2]">INT: !bipass SINGLE_H_E[7] = QUAD_V2[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][12]" title="MAIN[42][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[2]-QUAD_V2[0]">INT: !bipass SINGLE_H_E[2] = QUAD_V2[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][12]" title="MAIN[40][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-SINGLE_V[4]">INT: !bipass SINGLE_H_E[4] = SINGLE_V[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][12]" title="MAIN[39][12]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[1]-SINGLE_H_E[2]">INT: !buffer LONG_V[1] ← SINGLE_H_E[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][12]" title="MAIN[38][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[7]-SINGLE_V_S[7]">INT: !bipass SINGLE_H[7] = SINGLE_V_S[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][12]" title="MAIN[37][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_V[6]">INT: !bipass SINGLE_H[6] = SINGLE_V[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[5]-SINGLE_H[6]">INT: !buffer LONG_V[5] ← SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_V_S[2]">INT: !bipass SINGLE_H[2] = SINGLE_V_S[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_H_E[2]">INT: !bipass SINGLE_H[2] = SINGLE_H_E[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[2]-SINGLE_V[2]">INT: !bipass SINGLE_H[2] = SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-DOUBLE_V2[0]">INT: !bipass DOUBLE_H2[0] = DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_V2[0]">INT: !bipass DOUBLE_V0[0] = DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][11]" title="MAIN[50][11]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[9]-SINGLE_H_E[7]">INT: !buffer LONG_V[9] ← SINGLE_H_E[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][11]" title="MAIN[49][11]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[8]-SINGLE_H_E[4]">INT: !buffer LONG_V[8] ← SINGLE_H_E[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][11]" title="MAIN[48][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-QUAD_V1[0]">INT: !bipass SINGLE_H_E[0] = QUAD_V1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][11]" title="MAIN[47][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[0]-LONG_V[6]">INT: !pass SINGLE_H_E[0] ← LONG_V[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][11]" title="MAIN[46][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-QUAD_V3[0]">INT: !bipass SINGLE_H_E[1] = QUAD_V3[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][11]" title="MAIN[45][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-QUAD_V0[2]">INT: !bipass SINGLE_H_E[4] = QUAD_V0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][11]" title="MAIN[44][11]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[6]-SINGLE_H_E[0]">INT: !buffer LONG_V[6] ← SINGLE_H_E[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][11]" title="MAIN[43][11]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[7]-SINGLE_H_E[3]">INT: !buffer LONG_V[7] ← SINGLE_H_E[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][11]" title="MAIN[42][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[3]-LONG_V[7]">INT: !pass SINGLE_H_E[3] ← LONG_V[7]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][11]" title="MAIN[41][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-LONG_H[5]">INT: !pass SINGLE_V[6] ← LONG_H[5]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][11]" title="MAIN[39][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[6]-SINGLE_V_S[6]">INT: !bipass SINGLE_V[6] = SINGLE_V_S[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][11]" title="MAIN[38][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-SINGLE_V_S[6]">INT: !bipass SINGLE_H_E[6] = SINGLE_V_S[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][11]" title="MAIN[37][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_V_S[6]">INT: !bipass SINGLE_H[6] = SINGLE_V_S[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][11]" title="MAIN[36][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[6]-SINGLE_H_E[6]">INT: !bipass SINGLE_H[6] = SINGLE_H_E[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[6]-SINGLE_V[6]">INT: !bipass SINGLE_H_E[6] = SINGLE_V[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-SINGLE_V_S[3]">INT: !bipass SINGLE_H_E[3] = SINGLE_V_S[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[3]-SINGLE_V[3]">INT: !bipass SINGLE_H_E[3] = SINGLE_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_H_E[3]">INT: !bipass SINGLE_H[3] = SINGLE_H_E[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_V_S[3]">INT: !bipass SINGLE_H[3] = SINGLE_V_S[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[0]-DOUBLE_V0[0]">INT: !bipass DOUBLE_H2[0] = DOUBLE_V0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-SINGLE_V[3]">INT: !bipass SINGLE_H[3] = SINGLE_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-SINGLE_V_S[3]">INT: !bipass SINGLE_V[3] = SINGLE_V_S[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-LONG_H[3]">INT: !pass SINGLE_V[4] ← LONG_H[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][11]" title="MAIN[7][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-OUT_STARTUP_Q1Q4">INT: !pass SINGLE_H[6] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_H0[0]-OUT_STARTUP_Q1Q4">INT: !pass DOUBLE_H0[0] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[2]-OUT_STARTUP_Q1Q4">INT: !pass SINGLE_H[2] ← OUT_STARTUP_Q1Q4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_V[0]-3">INT: mux DBUF_IO_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-DOUBLE_IO_E0[2]">INT: !bipass SINGLE_H[4] = DOUBLE_IO_E0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_E0[2]">INT: !bipass DOUBLE_H0[1] = DOUBLE_IO_E0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[2]-DOUBLE_IO_E0[2]">INT: !bipass DOUBLE_IO_S1[2] = DOUBLE_IO_E0[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[2]">MISC_SE:  OSC_MUX_OUT0 bit 2</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][10]" title="MAIN[40][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_V[4]">INT: !bipass SINGLE_H[4] = SINGLE_V[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][10]" title="MAIN[39][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[4]-SINGLE_V_S[4]">INT: !bipass SINGLE_V[4] = SINGLE_V_S[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][10]" title="MAIN[38][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[4]-SINGLE_V_S[4]">INT: !bipass SINGLE_H_E[4] = SINGLE_V_S[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][10]" title="MAIN[37][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_H_E[4]">INT: !bipass SINGLE_H[4] = SINGLE_H_E[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][10]" title="MAIN[36][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-SINGLE_V_S[4]">INT: !bipass SINGLE_H[4] = SINGLE_V_S[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[3]-LONG_V[2]">INT: !pass SINGLE_H_E[3] ← LONG_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_H2[1]">INT: !bipass DOUBLE_H0[1] = DOUBLE_H2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_V0[1]">INT: !bipass DOUBLE_H0[1] = DOUBLE_V0[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-SINGLE_V[1]">INT: !bipass SINGLE_H_E[1] = SINGLE_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[0]-SINGLE_V_S[0]">INT: !bipass SINGLE_V[0] = SINGLE_V_S[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_H_E[0]">INT: !bipass SINGLE_H[0] = SINGLE_H_E[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-TIE_0">INT: !pass SINGLE_V[0] ← TIE_0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_H0[1]-OUT_IO_WE_I2_S1">INT: !pass DOUBLE_H0[1] ← OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[0]-OUT_IO_WE_I2_S1">INT: !pass SINGLE_H[0] ← OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-OUT_IO_WE_I2_S1">INT: !pass SINGLE_H[4] ← OUT_IO_WE_I2_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-OUT_STARTUP_Q3">INT: !pass SINGLE_H[5] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_H1[1]-OUT_STARTUP_Q3">INT: !pass DOUBLE_H1[1] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[1]-OUT_STARTUP_Q3">INT: !pass SINGLE_H[1] ← OUT_STARTUP_Q3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][10]" title="MAIN[19][10]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[2]-SINGLE_H_E[3]">INT: !buffer LONG_V[2] ← SINGLE_H_E[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][10]" title="MAIN[18][10]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_H[5]-SINGLE_V[6]">INT: !buffer LONG_H[5] ← SINGLE_V[6]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][10]" title="MAIN[16][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[1]-LONG_IO_V[0]">INT: !pass SINGLE_H[1] ← LONG_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[6]-LONG_IO_V[3]">INT: !pass SINGLE_H[6] ← LONG_IO_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H1[0]-DOUBLE_IO_E0[0]">INT: !bipass DOUBLE_H1[0] = DOUBLE_IO_E0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-DOUBLE_IO_E0[0]">INT: !bipass SINGLE_H[0] = DOUBLE_IO_E0[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[3]-DBUF_IO_V[0]">INT: !pass DOUBLE_IO_E0[3] ← DBUF_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[2]-DBUF_IO_V[0]">INT: !pass DOUBLE_IO_E0[2] ← DBUF_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[0]-DBUF_IO_V[1]">INT: !pass DOUBLE_IO_S1[0] ← DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[2]-DBUF_IO_V[1]">INT: !pass DOUBLE_IO_S1[2] ← DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[3]-DBUF_IO_V[1]">INT: !pass DOUBLE_IO_S1[3] ← DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][10]" title="MAIN[7][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[1]-DBUF_IO_V[1]">INT: !pass DOUBLE_IO_S1[1] ← DBUF_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][10]" title="MAIN[6][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[7]-OUT_IO_WE_I1_S1">INT: !pass SINGLE_H[7] ← OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[7]-DEC_V[3]">INT: !pass SINGLE_H[7] ← DEC_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_E1[2]">INT: !bipass DOUBLE_H0[1] = DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[0]-DOUBLE_IO_E1[1]">INT: !bipass DOUBLE_H0[0] = DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_IO_S1[2]">INT: !bipass DOUBLE_H0[1] = DOUBLE_IO_S1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[4]-DOUBLE_IO_S1[2]">INT: !bipass SINGLE_H[4] = DOUBLE_IO_S1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[2]">MISC_SE:  OSC_MUX_OUT1 bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][9]" title="MAIN[41][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-LONG_H[4]">INT: !pass SINGLE_V[5] ← LONG_H[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][9]" title="MAIN[40][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-SINGLE_V_S[5]">INT: !bipass SINGLE_V[5] = SINGLE_V_S[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][9]" title="MAIN[39][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-SINGLE_V_S[5]">INT: !bipass SINGLE_H_E[5] = SINGLE_V_S[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][9]" title="MAIN[38][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_V_S[5]">INT: !bipass SINGLE_H[5] = SINGLE_V_S[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[5]-SINGLE_V[5]">INT: !bipass SINGLE_H_E[5] = SINGLE_V[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][9]" title="MAIN[36][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_H_E[5]">INT: !bipass SINGLE_H[5] = SINGLE_H_E[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[1]-DOUBLE_V2[1]">INT: !bipass DOUBLE_H2[1] = DOUBLE_V2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H2[1]-DOUBLE_V0[1]">INT: !bipass DOUBLE_H2[1] = DOUBLE_V0[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[1]-LONG_V[0]">INT: !pass SINGLE_H_E[1] ← LONG_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[1]-SINGLE_V_S[1]">INT: !bipass SINGLE_H_E[1] = SINGLE_V_S[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_H_E[1]">INT: !bipass SINGLE_H[1] = SINGLE_H_E[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_V[1]">INT: !bipass SINGLE_H[1] = SINGLE_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-SINGLE_V_S[0]">INT: !bipass SINGLE_H_E[0] = SINGLE_V_S[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_V[0]">INT: !bipass SINGLE_H[0] = SINGLE_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H_E[0]-SINGLE_V[0]">INT: !bipass SINGLE_H_E[0] = SINGLE_V[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_H[4]-SINGLE_V[5]">INT: !buffer LONG_H[4] ← SINGLE_V[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[0]-SINGLE_H_E[1]">INT: !buffer LONG_V[0] ← SINGLE_H_E[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[4]-SINGLE_H[5]">INT: !buffer LONG_V[4] ← SINGLE_H[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[2]-LONG_IO_V[1]">INT: !pass SINGLE_H[2] ← LONG_IO_V[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_V[3]-SINGLE_H[4]">INT: !buffer LONG_V[3] ← SINGLE_H[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[0]-DBUF_IO_V[0]">INT: !pass DOUBLE_IO_E0[0] ← DBUF_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E0[1]-DBUF_IO_V[0]">INT: !pass DOUBLE_IO_E0[1] ← DBUF_IO_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_H1[0]-OUT_IO_WE_I1_S1">INT: !pass DOUBLE_H1[0] ← OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[3]-OUT_IO_WE_I1_S1">INT: !pass SINGLE_H[3] ← OUT_IO_WE_I1_S1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[0]-DEC_V[0]">INT: !pass SINGLE_H[0] ← DEC_V[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-LONG_IO_V[2]">INT: !pass SINGLE_H[5] ← LONG_IO_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-DEC_V[2]">INT: !pass SINGLE_H[4] ← DEC_V[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-2">INT: mux IMUX_READCLK_I bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-1">INT: mux IMUX_READCLK_I bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-0">INT: mux IMUX_READCLK_I bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_READCLK_I-3">INT: mux IMUX_READCLK_I bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[3]-DOUBLE_IO_E1[1]">INT: !bipass SINGLE_H[3] = DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-DOUBLE_IO_E1[2]">INT: !bipass SINGLE_H[5] = DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[1]">MISC_SE:  OSC_MUX_OUT0 bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[1]">MISC_SE:  OSC_MUX_OUT1 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][8]" title="MAIN[49][8]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[7]-LONG_V[9]">INT: !pass SINGLE_H_E[7] ← LONG_V[9]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][8]" title="MAIN[48][8]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H_E[4]-LONG_V[8]">INT: !pass SINGLE_H_E[4] ← LONG_V[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][8]" title="MAIN[41][8]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-0">INT: mux IMUX_STARTUP_CLK bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][8]" title="MAIN[40][8]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-1">INT: mux IMUX_STARTUP_CLK bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][8]" title="MAIN[39][8]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-2">INT: mux IMUX_STARTUP_CLK bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][8]" title="MAIN[38][8]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_CLK-3">INT: mux IMUX_STARTUP_CLK bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[5]-SINGLE_V[5]">INT: !bipass SINGLE_H[5] = SINGLE_V[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[4]-LONG_V[3]">INT: !pass SINGLE_H[4] ← LONG_V[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_V2[1]">INT: !bipass DOUBLE_V0[1] = DOUBLE_V2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_H0[1]-DOUBLE_V2[1]">INT: !bipass DOUBLE_H0[1] = DOUBLE_V2[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-SINGLE_V_S[1]">INT: !bipass SINGLE_V[1] = SINGLE_V_S[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[0]-SINGLE_V_S[0]">INT: !bipass SINGLE_H[0] = SINGLE_V_S[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_H[1]-SINGLE_V_S[1]">INT: !bipass SINGLE_H[1] = SINGLE_V_S[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_H[5]-LONG_V[4]">INT: !pass SINGLE_H[5] ← LONG_V[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][6]" title="MAIN[49][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-2">INT: mux LONG_IO_H[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][6]" title="MAIN[48][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-3">INT: mux LONG_IO_H[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][6]" title="MAIN[47][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[8]-0">INT: mux LONG_V[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][6]" title="MAIN[44][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-3">INT: mux LONG_IO_H[3] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][6]" title="MAIN[43][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[9]-0">INT: mux LONG_V[9] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][6]" title="MAIN[42][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-2">INT: mux LONG_IO_H[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[41][6]" title="MAIN[41][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-OUT_IO_SN_I2_E1">INT: !pass SINGLE_V[4] ← OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[4]-DEC_H[1]">INT: !pass SINGLE_V[4] ← DEC_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_V1[1]-OUT_IO_SN_I2_E1">INT: !pass DOUBLE_V1[1] ← OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[1]-2">INT: mux LONG_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[3]-DEC_H[2]">INT: !pass SINGLE_V[3] ← DEC_H[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[3]-1">INT: mux LONG_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[3]-2">INT: mux LONG_V[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-3">INT: mux IMUX_STARTUP_GSR bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-0">INT: mux IMUX_STARTUP_GSR bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-2">INT: mux IMUX_STARTUP_GSR bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-1">INT: mux IMUX_STARTUP_GSR bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-5">INT: mux IMUX_STARTUP_GSR bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GSR-4">INT: mux IMUX_STARTUP_GSR bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[1]-OUT_STARTUP_DONEIN">INT: !pass SINGLE_V[1] ← OUT_STARTUP_DONEIN</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[2]-0">INT: mux LONG_V[2] bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[2]-2">INT: mux LONG_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc4000xla-CNR_SE-INT-progbuf-LONG_H[3]-SINGLE_V[4]">INT: !buffer LONG_H[3] ← SINGLE_V[4]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[3]-0">INT: mux LONG_H[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[5]-1">INT: mux LONG_H[5] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-2">INT: mux IMUX_BUFG_V bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-1">INT: mux IMUX_BUFG_V bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-3">INT: mux IMUX_BUFG_V bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-5">INT: mux IMUX_BUFG_V bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-4">INT: mux IMUX_BUFG_V bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_V-0">INT: mux IMUX_BUFG_V bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_V1[0]-OUT_STARTUP_Q2">INT: !pass DOUBLE_V1[0] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[2]-OUT_STARTUP_Q2">INT: !pass SINGLE_V[2] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-OUT_STARTUP_Q2">INT: !pass SINGLE_V[6] ← OUT_STARTUP_Q2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[4]-3">INT: mux LONG_H[4] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[4]-1">INT: mux LONG_H[4] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#xc4000xla-CNR_SE-BUFG_V-CLK_EN">BUFG_V: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[4]-0">INT: mux LONG_H[4] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[4]-2">INT: mux LONG_H[4] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][5]" title="MAIN[50][5]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V3[2]-DEC_H[0]">INT: !pass QUAD_V3[2] ← DEC_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][5]" title="MAIN[49][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-2">INT: mux LONG_IO_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][5]" title="MAIN[48][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-3">INT: mux LONG_IO_H[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][5]" title="MAIN[47][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[6]-0">INT: mux LONG_V[6] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][5]" title="MAIN[46][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[7]-0">INT: mux LONG_V[7] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][5]" title="MAIN[45][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-3">INT: mux LONG_IO_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][5]" title="MAIN[44][5]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V3[0]-OUT_IO_SN_I2_E1">INT: !pass QUAD_V3[0] ← OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][5]" title="MAIN[43][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-2">INT: mux LONG_IO_H[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][5]" title="MAIN[42][5]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V0[2]-OUT_IO_SN_I2_E1">INT: !pass QUAD_V0[2] ← OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[1]-0">INT: mux LONG_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[1]-3">INT: mux LONG_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[1]-1">INT: mux LONG_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[3]-0">INT: mux LONG_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[3]-3">INT: mux LONG_V[3] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-1">INT: mux IMUX_STARTUP_GTS bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-2">INT: mux IMUX_STARTUP_GTS bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-3">INT: mux IMUX_STARTUP_GTS bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-4">INT: mux IMUX_STARTUP_GTS bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-5">INT: mux IMUX_STARTUP_GTS bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_STARTUP_GTS-0">INT: mux IMUX_STARTUP_GTS bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[2]-3">INT: mux LONG_V[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[2]-1">INT: mux LONG_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-OUT_IO_SN_I2_E1">INT: !pass SINGLE_V[0] ← OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[4]-3">INT: mux LONG_V[4] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[4]-0">INT: mux LONG_V[4] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[4]-1">INT: mux LONG_V[4] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[4]-2">INT: mux LONG_V[4] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[3]-1">INT: mux LONG_H[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[5]-0">INT: mux LONG_H[5] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[5]-2">INT: mux LONG_H[5] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_H[5]-3">INT: mux LONG_H[5] bit 3</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-2">INT: mux LONG_IO_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-2">INT: mux LONG_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-1">INT: mux LONG_IO_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-0">INT: mux LONG_IO_V[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_V[3]-ENABLE">PULLUP_DEC_V[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_V[1]-ENABLE">PULLUP_DEC_V[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[6]-LONG_IO_H[3]">INT: !pass SINGLE_V[6] ← LONG_IO_H[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_V[2]-ENABLE">PULLUP_DEC_V[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_V[0]-ENABLE">PULLUP_DEC_V[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-2">INT: mux LONG_IO_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-0">INT: mux LONG_IO_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-1">INT: mux LONG_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-3">INT: mux LONG_IO_V[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-3">INT: mux LONG_IO_V[3] bit 3</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[0]">MISC_SE:  OSC_MUX_OUT0 bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[0]">MISC_SE:  OSC_MUX_OUT1 bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][4]" title="MAIN[51][4]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[1]-LONG_IO_H[1]">INT: !bipass QUAD_V0[1] = LONG_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][4]" title="MAIN[50][4]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[2]-LONG_IO_H[3]">INT: !bipass QUAD_V0[2] = LONG_IO_H[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][4]" title="MAIN[49][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V3[2]-OUT_IO_SN_I1_E1">INT: !pass QUAD_V3[2] ← OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][4]" title="MAIN[45][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-3">INT: mux ECLK_H bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][4]" title="MAIN[44][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-1">INT: mux ECLK_H bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][4]" title="MAIN[43][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-0">INT: mux ECLK_H bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][4]" title="MAIN[42][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-2">INT: mux ECLK_H bit 2</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_H[3]-ENABLE">PULLUP_DEC_H[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_H[2]-ENABLE">PULLUP_DEC_H[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_H[1]-ENABLE">PULLUP_DEC_H[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-OUT_IO_SN_I1_E1">INT: !pass SINGLE_V[7] ← OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[5]-3">INT: mux LONG_V[5] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[7]-DEC_H[0]">INT: !pass SINGLE_V[7] ← DEC_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[5]-1">INT: mux LONG_V[5] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[5]-0">INT: mux LONG_V[5] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[5]-2">INT: mux LONG_V[5] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[3]-OUT_IO_SN_I1_E1">INT: !pass SINGLE_V[3] ← OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_V0[1]-OUT_STARTUP_DONEIN">INT: !pass DOUBLE_V0[1] ← OUT_STARTUP_DONEIN</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-LONG_IO_H[2]">INT: !pass SINGLE_V[5] ← LONG_IO_H[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[5]-OUT_STARTUP_DONEIN">INT: !pass SINGLE_V[5] ← OUT_STARTUP_DONEIN</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-4">INT: mux LONG_IO_H[3] bit 4</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[0]-0">INT: mux LONG_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[0]-1">INT: mux LONG_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[2]-4">INT: mux LONG_IO_V[2] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[0]-2">INT: mux LONG_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-3">INT: mux LONG_IO_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_V[0]-3">INT: mux LONG_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[2]-LONG_IO_H[1]">INT: !pass SINGLE_V[2] ← LONG_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[1]-LONG_IO_H[0]">INT: !pass SINGLE_V[1] ← LONG_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-4">INT: mux LONG_IO_V[3] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-0">INT: mux LONG_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[0]-1">INT: mux LONG_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-SINGLE_V[0]-DEC_H[3]">INT: !pass SINGLE_V[0] ← DEC_H[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_V0[0]-OUT_IO_SN_I1_E1">INT: !pass DOUBLE_V0[0] ← OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-0">INT: mux LONG_IO_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-2">INT: mux DBUF_IO_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-4">INT: mux LONG_IO_V[1] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-0">INT: mux DBUF_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-1">INT: mux DBUF_IO_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[0]-3">INT: mux DBUF_IO_H[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-2">INT: mux LONG_IO_V[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[1]-3">INT: mux LONG_IO_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_V[3]-1">INT: mux LONG_IO_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT1[3]">MISC_SE:  OSC_MUX_OUT1 bit 3</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_MUX_OUT0[3]">MISC_SE:  OSC_MUX_OUT0 bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_ENABLE">MISC_SE:  OSC_ENABLE</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][3]" title="MAIN[50][3]">
<a href="#xc4000xla-CNR_SE-INT-bipass-QUAD_V0[0]-LONG_IO_H[0]">INT: !bipass QUAD_V0[0] = LONG_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][3]" title="MAIN[49][3]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[1]-LONG_V[8]">INT: !pass DOUBLE_IO_S1[1] ← LONG_V[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][3]" title="MAIN[44][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-4">INT: mux ECLK_H bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][3]" title="MAIN[43][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-5">INT: mux ECLK_H bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][3]" title="MAIN[42][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-ECLK_H-6">INT: mux ECLK_H bit 6</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#xc4000xla-CNR_SE-PULLUP_DEC_H[0]-ENABLE">PULLUP_DEC_H[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-5">INT: mux LONG_IO_H[2] bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-4">INT: mux LONG_IO_H[2] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-7">INT: mux LONG_IO_H[2] bit 7</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-5">INT: mux LONG_IO_H[3] bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-6">INT: mux LONG_IO_H[2] bit 6</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-7">INT: mux LONG_IO_H[1] bit 7</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-5">INT: mux LONG_IO_H[1] bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-4">INT: mux LONG_IO_H[1] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-6">INT: mux LONG_IO_H[1] bit 6</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-5">INT: mux LONG_IO_H[0] bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-4">INT: mux LONG_IO_H[0] bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[1]-DOUBLE_IO_E1[1]">INT: !bipass DOUBLE_IO_S2[1] = DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_S1[1]">INT: !bipass DOUBLE_V0[0] = DOUBLE_IO_S1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-2">INT: mux IMUX_BUFG_H bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_S1[0]">INT: !bipass DOUBLE_V1[0] = DOUBLE_IO_S1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[0]-DOUBLE_IO_E1[0]">INT: !bipass DOUBLE_IO_S2[0] = DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-1">INT: mux LONG_IO_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[0]-0">INT: mux LONG_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-6">INT: mux IMUX_BUFG_H bit 6</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-0">INT: mux LONG_IO_H[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[2]-1">INT: mux LONG_IO_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-GTS_TIMING[0]">STARTUP:  GTS_TIMING bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-GTS_TIMING[1]">STARTUP:  GTS_TIMING bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-GSR_TIMING[1]">STARTUP:  GSR_TIMING bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-GSR_TIMING[0]">STARTUP:  GSR_TIMING bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-1">INT: mux LONG_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[1]-0">INT: mux LONG_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-DONE_TIMING[0]">STARTUP:  DONE_TIMING bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-0">INT: mux LONG_IO_H[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc4000xla-CNR_SE-INT-mux-LONG_IO_H[3]-1">INT: mux LONG_IO_H[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc4000xla-CNR_SE-STARTUP-EXPRESS_MODE">STARTUP: ! EXPRESS_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#xc4000xla-CNR_SE-MISC_SE-FIX_DISCHARGE">MISC_SE: ! FIX_DISCHARGE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#xc4000xla-CNR_SE-BUFG_V-ALT_PAD">BUFG_V: ! ALT_PAD</a>
</td>
</tr>

<tr><td>B2</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][2]" title="MAIN[51][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[1]-QUAD_V3[0]">INT: !bipass DOUBLE_IO_S2[1] = QUAD_V3[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][2]" title="MAIN[50][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[0]-LONG_V[9]">INT: !pass DOUBLE_IO_S2[0] ← LONG_V[9]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][2]" title="MAIN[49][2]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-1">INT: mux VCLK bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][2]" title="MAIN[48][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[3]-LONG_V[6]">INT: !pass DOUBLE_IO_S2[3] ← LONG_V[6]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][2]" title="MAIN[47][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[1]-QUAD_V1[1]">INT: !bipass DOUBLE_IO_S1[1] = QUAD_V1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][2]" title="MAIN[46][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[0]-QUAD_V1[0]">INT: !bipass DOUBLE_IO_S2[0] = QUAD_V1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][2]" title="MAIN[45][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V3[1]-DEC_H[1]">INT: !pass QUAD_V3[1] ← DEC_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][2]" title="MAIN[44][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[0]-GCLK[4]">INT: !pass DOUBLE_IO_S1[0] ← GCLK[4]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][2]" title="MAIN[43][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[1]-GCLK[5]">INT: !pass DOUBLE_IO_S2[1] ← GCLK[5]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][2]" title="MAIN[42][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[3]-GCLK[7]">INT: !pass DOUBLE_IO_S1[3] ← GCLK[7]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-2">INT: mux DBUF_IO_H[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-3">INT: mux DBUF_IO_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-DOUBLE_IO_S2[3]">INT: !bipass SINGLE_V[7] = DOUBLE_IO_S2[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_S2[3]">INT: !bipass DOUBLE_V1[1] = DOUBLE_IO_S2[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[3]-DOUBLE_IO_E1[3]">INT: !bipass DOUBLE_IO_S2[3] = DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_S1[3]">INT: !bipass DOUBLE_V1[1] = DOUBLE_IO_S1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-DOUBLE_IO_S2[2]">INT: !bipass SINGLE_V[5] = DOUBLE_IO_S2[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_S2[2]">INT: !bipass DOUBLE_V0[1] = DOUBLE_IO_S2[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-DOUBLE_IO_S2[1]">INT: !bipass SINGLE_V[3] = DOUBLE_IO_S2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_S2[1]">INT: !bipass DOUBLE_V0[0] = DOUBLE_IO_S2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[2]-DOUBLE_IO_S1[1]">INT: !bipass SINGLE_V[2] = DOUBLE_IO_S1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[0]-DOUBLE_IO_E1[1]">INT: !bipass DOUBLE_V0[0] = DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-DOUBLE_IO_S2[0]">INT: !bipass SINGLE_V[1] = DOUBLE_IO_S2[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_S2[0]">INT: !bipass DOUBLE_V1[0] = DOUBLE_IO_S2[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-1">INT: mux IMUX_BUFG_H bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[0]-DOUBLE_IO_E1[0]">INT: !bipass DOUBLE_V1[0] = DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[1]-DOUBLE_IO_E1[0]">INT: !bipass SINGLE_V[1] = DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[0]-DBUF_IO_H[1]">INT: !pass DOUBLE_IO_E1[0] ← DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[2]-DBUF_IO_H[1]">INT: !pass DOUBLE_IO_E1[2] ← DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[1]-DBUF_IO_H[1]">INT: !pass DOUBLE_IO_E1[1] ← DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-0">INT: mux IMUX_BUFG_H bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[51][1]" title="MAIN[51][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-0">INT: mux VCLK bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][1]" title="MAIN[50][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-3">INT: mux VCLK bit 3</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[49][1]" title="MAIN[49][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-4">INT: mux VCLK bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[48][1]" title="MAIN[48][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-5">INT: mux VCLK bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][1]" title="MAIN[47][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-2">INT: mux VCLK bit 2</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][1]" title="MAIN[46][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[0]-QUAD_V2[0]">INT: !bipass DOUBLE_IO_S1[0] = QUAD_V2[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[45][1]" title="MAIN[45][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[2]-QUAD_V3[1]">INT: !bipass DOUBLE_IO_S1[2] = QUAD_V3[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][1]" title="MAIN[44][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[3]-QUAD_V1[2]">INT: !bipass DOUBLE_IO_S2[3] = QUAD_V1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][1]" title="MAIN[43][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S1[3]-QUAD_V2[2]">INT: !bipass DOUBLE_IO_S1[3] = QUAD_V2[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-0">INT: mux DBUF_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-DBUF_IO_H[1]-1">INT: mux DBUF_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[6]-DOUBLE_IO_S1[3]">INT: !bipass SINGLE_V[6] = DOUBLE_IO_S1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V1[1]-DOUBLE_IO_E1[3]">INT: !bipass DOUBLE_V1[1] = DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[7]-DOUBLE_IO_E1[3]">INT: !bipass SINGLE_V[7] = DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[3]-DBUF_IO_H[0]">INT: !pass DOUBLE_IO_S2[3] ← DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[2]-DBUF_IO_H[0]">INT: !pass DOUBLE_IO_S2[2] ← DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[1]-DBUF_IO_H[0]">INT: !pass DOUBLE_IO_S2[1] ← DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[0]-DBUF_IO_H[0]">INT: !pass DOUBLE_IO_S2[0] ← DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[2]-DOUBLE_IO_E1[2]">INT: !bipass DOUBLE_IO_S2[2] = DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_S1[2]">INT: !bipass DOUBLE_V0[1] = DOUBLE_IO_S1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[5]-DOUBLE_IO_E1[2]">INT: !bipass SINGLE_V[5] = DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_V0[1]-DOUBLE_IO_E1[2]">INT: !bipass DOUBLE_V0[1] = DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[4]-DOUBLE_IO_S1[2]">INT: !bipass SINGLE_V[4] = DOUBLE_IO_S1[2]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-4">INT: mux IMUX_BUFG_H bit 4</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[3]-DOUBLE_IO_E1[1]">INT: !bipass SINGLE_V[3] = DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc4000xla-CNR_SE-INT-bipass-SINGLE_V[0]-DOUBLE_IO_S1[0]">INT: !bipass SINGLE_V[0] = DOUBLE_IO_S1[0]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_E1[3]-DBUF_IO_H[1]">INT: !pass DOUBLE_IO_E1[3] ← DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-5">INT: mux IMUX_BUFG_H bit 5</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc4000xla-CNR_SE-INT-mux-IMUX_BUFG_H-3">INT: mux IMUX_BUFG_H bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc4000xla-CNR_SE-BUFG_H-ALT_PAD">BUFG_H: ! ALT_PAD</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc4000xla-CNR_SE-MISC_SE-OSC_CLK[0]">MISC_SE:  OSC_CLK bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc4000xla-CNR_SE-MISC_SE-TM_OSC">MISC_SE: ! TM_OSC</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-DONE_TIMING[1]">STARTUP:  DONE_TIMING bit 1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-SYNC_TO_DONE">STARTUP: ! SYNC_TO_DONE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-MUX_CLK[0]">STARTUP:  MUX_CLK bit 0</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-inpinv-GSR">STARTUP: !invert GSR</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-GSR_ENABLE">STARTUP: ! GSR_ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-inpinv-GTS">STARTUP: !invert GTS</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc4000xla-CNR_SE-MISC_SE-DONE_PULLUP">MISC_SE: ! DONE_PULLUP</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-GTS_ENABLE">STARTUP: ! GTS_ENABLE</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#xc4000xla-CNR_SE-MISC_SE-TCTEST">MISC_SE: ! TCTEST</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#xc4000xla-CNR_SE-BUFG_H-CLK_EN">BUFG_H: ! CLK_EN</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#xc4000xla-CNR_SE-STARTUP-CRC">STARTUP: ! CRC</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[50][0]" title="MAIN[50][0]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S1[2]-LONG_V[7]">INT: !pass DOUBLE_IO_S1[2] ← LONG_V[7]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[47][0]" title="MAIN[47][0]">
<a href="#xc4000xla-CNR_SE-INT-mux-VCLK-6">INT: mux VCLK bit 6</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[46][0]" title="MAIN[46][0]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V3[0]-DEC_H[2]">INT: !pass QUAD_V3[0] ← DEC_H[2]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[44][0]" title="MAIN[44][0]">
<a href="#xc4000xla-CNR_SE-INT-bipass-DOUBLE_IO_S2[2]-QUAD_V2[1]">INT: !bipass DOUBLE_IO_S2[2] = QUAD_V2[1]</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[43][0]" title="MAIN[43][0]">
<a href="#xc4000xla-CNR_SE-INT-pass-QUAD_V0[1]-OUT_IO_SN_I1_E1">INT: !pass QUAD_V0[1] ← OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[42][0]" title="MAIN[42][0]">
<a href="#xc4000xla-CNR_SE-INT-pass-DOUBLE_IO_S2[2]-GCLK[6]">INT: !pass DOUBLE_IO_S2[2] ← GCLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_SE-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#xc4000xla-CNR_SE-STARTUP-CONFIG_RATE[0]">STARTUP:  CONFIG_RATE bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_ne"><a class="header" href="#tile-cnr_ne">Tile CNR_NE</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.BUFGE_H</td><td>CELL.OUT_BUFGE_H</td></tr>

<tr><td>CELL.BUFGE_V[1]</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN_S[27][8]">!MAIN_S[27][8]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN_S[31][8]">!MAIN_S[31][8]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[0]-CELL.DEC_H[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DEC_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[14][3]">!MAIN[14][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN_S[29][8]">!MAIN_S[29][8]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[18][3]">!MAIN[18][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_OSC_MUX1"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_OSC_MUX1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN_S[35][8]">!MAIN_S[35][8]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[19][3]">!MAIN[19][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_UPDATE_O"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_UPDATE_O</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[12][1]">!MAIN[12][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN_S[34][9]">!MAIN_S[34][9]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.DEC_H[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DEC_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[37][1]">!MAIN[37][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[4]-CELL.DEC_H[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DEC_H[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[40][1]">!MAIN[40][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[41][1]">!MAIN[41][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_OSC_MUX1"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_OSC_MUX1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[28][3]">!MAIN[28][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_UPDATE_O"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_UPDATE_O</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[7]-CELL.DEC_H[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DEC_H[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[35][3]">!MAIN[35][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[37][3]">!MAIN[37][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_OSC_MUX1"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_OSC_MUX1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_UPDATE_O"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_UPDATE_O</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[13][1]">!MAIN[13][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[39][1]">!MAIN[39][1]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[0]-CELL.GCLK[4]"><td>CELL.DOUBLE_IO_E1[0]</td><td>CELL.GCLK[4]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[44][5]">!MAIN[44][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[1]-CELL.LONG_V[8]"><td>CELL.DOUBLE_IO_E1[1]</td><td>CELL.LONG_V[8]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[49][4]">!MAIN[49][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[2]-CELL.LONG_V[7]"><td>CELL.DOUBLE_IO_E1[2]</td><td>CELL.LONG_V[7]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[50][7]">!MAIN[50][7]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[3]-CELL.GCLK[7]"><td>CELL.DOUBLE_IO_E1[3]</td><td>CELL.GCLK[7]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[42][5]">!MAIN[42][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[21][5]">!MAIN[21][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.LONG_V[9]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.LONG_V[9]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[50][5]">!MAIN[50][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.GCLK[5]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.GCLK[5]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[43][5]">!MAIN[43][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.GCLK[6]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.GCLK[6]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[42][7]">!MAIN[42][7]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.LONG_V[6]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.LONG_V[6]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[48][5]">!MAIN[48][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V0[1]-CELL.OUT_IO_SN_I1_E1"><td>CELL.QUAD_V0[1]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[43][7]">!MAIN[43][7]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V0[2]-CELL.OUT_IO_SN_I2_E1"><td>CELL.QUAD_V0[2]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[42][2]">!MAIN[42][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[0]-CELL.DEC_H[1]"><td>CELL.QUAD_V2[0]</td><td>CELL.DEC_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[46][7]">!MAIN[46][7]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[0]-CELL.OUT_COUT_E"><td>CELL.QUAD_V2[0]</td><td>CELL.OUT_COUT_E</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[50][2]">!MAIN[50][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[1]-CELL.DEC_H[2]"><td>CELL.QUAD_V2[1]</td><td>CELL.DEC_H[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[45][5]">!MAIN[45][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[2]-CELL.DEC_H[3]"><td>CELL.QUAD_V2[2]</td><td>CELL.DEC_H[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[51][2]">!MAIN[51][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V3[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.QUAD_V3[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[44][2]">!MAIN[44][2]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V3[2]-CELL.OUT_IO_SN_I1_E1"><td>CELL.QUAD_V3[2]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[49][3]">!MAIN[49][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_E2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_E1[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_E2[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[25][6]">!MAIN[25][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_E1[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[27][6]">!MAIN[27][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_E2[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_E1[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[38][6]">!MAIN[38][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_E2[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[36][6]">!MAIN[36][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[38][5]">!MAIN[38][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_E1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_E1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_E1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[37][5]">!MAIN[37][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[0]-CELL.QUAD_V2[0]"><td>CELL.DOUBLE_IO_E1[0]</td><td>CELL.QUAD_V2[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[46][6]">!MAIN[46][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[1]-CELL.QUAD_V1[1]"><td>CELL.DOUBLE_IO_E1[1]</td><td>CELL.QUAD_V1[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[47][5]">!MAIN[47][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[2]-CELL.QUAD_V0[1]"><td>CELL.DOUBLE_IO_E1[2]</td><td>CELL.QUAD_V0[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[45][6]">!MAIN[45][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[3]-CELL.QUAD_V0[2]"><td>CELL.DOUBLE_IO_E1[3]</td><td>CELL.QUAD_V0[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[43][6]">!MAIN[43][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[1]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[2]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[3]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[36][5]">!MAIN[36][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.QUAD_V1[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.QUAD_V1[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[46][5]">!MAIN[46][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.QUAD_V0[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.QUAD_V0[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[51][5]">!MAIN[51][5]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.QUAD_V2[1]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.QUAD_V2[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[44][7]">!MAIN[44][7]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.QUAD_V1[2]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.QUAD_V1[2]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[44][6]">!MAIN[44][6]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[0]-CELL.LONG_IO_H[0]"><td>CELL.QUAD_V3[0]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[50][4]">!MAIN[50][4]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[1]-CELL.LONG_IO_H[1]"><td>CELL.QUAD_V3[1]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[51][3]">!MAIN[51][3]</a></td></tr>

<tr id="xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[2]-CELL.LONG_IO_H[3]"><td>CELL.QUAD_V3[2]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#xc4000xla-CNR_NE-bit-MAIN[50][3]">!MAIN[50][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[9][3]">MAIN[9][3]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[39][5]">MAIN[39][5]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[40][5]">MAIN[40][5]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[39][6]">MAIN[39][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[40][6]">MAIN[40][6]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[7][1]">MAIN[7][1]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_H[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[2]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[2]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[22][1]">MAIN[22][1]</a></td><td>CELL.LONG_H[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.DEC_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[24][3]">MAIN[24][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[25][3]">MAIN[25][3]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[38][1]">MAIN[38][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[38][2]">MAIN[38][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[40][2]">MAIN[40][2]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[29][2]">MAIN[29][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[36][2]">MAIN[36][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[36][1]">MAIN[36][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[37][2]">MAIN[37][2]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_OSC_MUX1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[24][2]">MAIN[24][2]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_OSC_MUX1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[36][3]">MAIN[36][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[33][3]">MAIN[33][3]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.DEC_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OUT_OSC_MUX1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[6]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[6]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[47][2]">MAIN[47][2]</a></td><td>CELL.LONG_V[6]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[7]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[7]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[46][2]">MAIN[46][2]</a></td><td>CELL.LONG_V[7]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[8]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[8]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[47][1]">MAIN[47][1]</a></td><td>CELL.LONG_V[8]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_V[9]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[9]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[43][1]">MAIN[43][1]</a></td><td>CELL.LONG_V[9]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[30][4]">MAIN[30][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[29][4]">MAIN[29][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[48][2]">MAIN[48][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[49][2]">MAIN[49][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-7"><a href="#xc4000xla-CNR_NE-bit-MAIN[34][4]">MAIN[34][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-6"><a href="#xc4000xla-CNR_NE-bit-MAIN[31][4]">MAIN[31][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[33][4]">MAIN[33][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[32][4]">MAIN[32][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[45][2]">MAIN[45][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[43][2]">MAIN[43][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[13][4]">MAIN[13][4]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-7"><a href="#xc4000xla-CNR_NE-bit-MAIN[37][4]">MAIN[37][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-6"><a href="#xc4000xla-CNR_NE-bit-MAIN[35][4]">MAIN[35][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[39][4]">MAIN[39][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[38][4]">MAIN[38][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[48][1]">MAIN[48][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[49][1]">MAIN[49][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[19][4]">MAIN[19][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[20][4]">MAIN[20][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[36][4]">MAIN[36][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[44][1]">MAIN[44][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[42][1]">MAIN[42][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[11][4]">MAIN[11][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[15][3]">MAIN[15][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[16][3]">MAIN[16][3]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[10][3]">MAIN[10][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[6][2]">MAIN[6][2]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[14][2]">MAIN[14][2]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes VCLK</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-6"><a href="#xc4000xla-CNR_NE-bit-MAIN[47][7]">MAIN[47][7]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[48][6]">MAIN[48][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[49][6]">MAIN[49][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[50][6]">MAIN[50][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[47][6]">MAIN[47][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[49][5]">MAIN[49][5]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.VCLK-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[51][6]">MAIN[51][6]</a></td><td>CELL.VCLK</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_SN_I1_E1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_COUT_E</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.ECLK_H</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.BUFGE_H</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes ECLK_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-6"><a href="#xc4000xla-CNR_NE-bit-MAIN[42][4]">MAIN[42][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[43][4]">MAIN[43][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[44][4]">MAIN[44][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[45][3]">MAIN[45][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[42][3]">MAIN[42][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[44][3]">MAIN[44][3]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[43][3]">MAIN[43][3]</a></td><td>CELL.ECLK_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.OUT_BUFGE_V</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes IMUX_BUFG_H</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-6"><a href="#xc4000xla-CNR_NE-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[22][6]">MAIN[22][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[26][6]">MAIN[26][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.IMUX_BUFG_H</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_E</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes IMUX_BUFG_V</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[15][1]">MAIN[15][1]</a></td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_N[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_CLKIN_N</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.OCTAL_IO_N[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes IMUX_TDO_O</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[32][2]">MAIN[32][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[30][2]">MAIN[30][2]</a></td><td>CELL.IMUX_TDO_O</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE switchbox INT muxes IMUX_TDO_T</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-5"><a href="#xc4000xla-CNR_NE-bit-MAIN[29][1]">MAIN[29][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-4"><a href="#xc4000xla-CNR_NE-bit-MAIN[30][1]">MAIN[30][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-3"><a href="#xc4000xla-CNR_NE-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-2"><a href="#xc4000xla-CNR_NE-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-1"><a href="#xc4000xla-CNR_NE-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-0"><a href="#xc4000xla-CNR_NE-bit-MAIN[31][1]">MAIN[31][1]</a></td><td>CELL.IMUX_TDO_T</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-3"><a class="header" href="#bels-pullup-3">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.DEC_H[0]</td><td>CELL.DEC_H[1]</td><td>CELL.DEC_H[2]</td><td>CELL.DEC_H[3]</td><td>CELL.DEC_V[0]</td><td>CELL.DEC_V[1]</td><td>CELL.DEC_V[2]</td><td>CELL.DEC_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_DEC_H[0]</th><th>PULLUP_DEC_H[1]</th><th>PULLUP_DEC_H[2]</th><th>PULLUP_DEC_H[3]</th><th>PULLUP_DEC_V[0]</th><th>PULLUP_DEC_V[1]</th><th>PULLUP_DEC_V[2]</th><th>PULLUP_DEC_V[3]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="xc4000xla-CNR_NE-PULLUP_DEC_H[0]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[40][3]">!MAIN[40][3]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_H[1]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[39][3]">!MAIN[39][3]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_H[2]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[38][3]">!MAIN[38][3]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_H[3]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[40][4]">!MAIN[40][4]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_V[0]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[8][2]">!MAIN[8][2]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_V[1]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[11][2]">!MAIN[11][2]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_V[2]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[9][2]">!MAIN[9][2]</a></td><td id="xc4000xla-CNR_NE-PULLUP_DEC_V[3]-ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufg-3"><a class="header" href="#bels-bufg-3">Bels BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_BUFG_H</td><td>CELL.IMUX_BUFG_V</td></tr>

<tr><td>O</td><td>out</td><td>CELL.BUFGLS[6]</td><td>CELL.BUFGLS[5]</td></tr>

<tr><td>O_BUFGE</td><td>out</td><td>CELL.OUT_BUFGE_H</td><td>CELL.OUT_BUFGE_V</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFG_H</th><th>BUFG_V</th></tr>

</thead>

<tbody>
<tr><td>CLK_EN</td><td id="xc4000xla-CNR_NE-BUFG_H-CLK_EN"><a href="#xc4000xla-CNR_NE-bit-MAIN[2][7]">!MAIN[2][7]</a></td><td id="xc4000xla-CNR_NE-BUFG_V-CLK_EN"><a href="#xc4000xla-CNR_NE-bit-MAIN[8][1]">!MAIN[8][1]</a></td></tr>

<tr><td>ALT_PAD</td><td id="xc4000xla-CNR_NE-BUFG_H-ALT_PAD"><a href="#xc4000xla-CNR_NE-bit-MAIN[49][7]">!MAIN[49][7]</a></td><td id="xc4000xla-CNR_NE-BUFG_V-ALT_PAD"><a href="#xc4000xla-CNR_NE-bit-MAIN[51][7]">!MAIN[51][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-update"><a class="header" href="#bels-update">Bels UPDATE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel UPDATE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>UPDATE</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_UPDATE_O</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-osc"><a class="header" href="#bels-osc">Bels OSC</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel OSC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OSC</th></tr>

</thead>

<tbody>
<tr><td>F8M</td><td>out</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>OUT0</td><td>out</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>OUT1</td><td>out</td><td>CELL.OUT_OSC_MUX1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tdo"><a class="header" href="#bels-tdo">Bels TDO</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel TDO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TDO</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>in</td><td>CELL.IMUX_TDO_O</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TDO_T</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel TDO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TDO</th></tr>

</thead>

<tbody>
<tr><td>PULL</td><td><a href="#xc4000xla-CNR_NE-TDO-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>BSCAN_ENABLE</td><td id="xc4000xla-CNR_NE-TDO-BSCAN_ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[17][4]">MAIN[17][4]</a></td></tr>

<tr><td>BSCAN_STATUS</td><td id="xc4000xla-CNR_NE-TDO-BSCAN_STATUS"><a href="#xc4000xla-CNR_NE-bit-MAIN[3][7]">!MAIN[3][7]</a></td></tr>

<tr><td>T_ENABLE</td><td id="xc4000xla-CNR_NE-TDO-T_ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[7][4]">!MAIN[7][4]</a></td></tr>

<tr><td>O_ENABLE</td><td id="xc4000xla-CNR_NE-TDO-O_ENABLE"><a href="#xc4000xla-CNR_NE-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE enum IO_PULL</caption>
<thead>
<tr id="xc4000xla-CNR_NE-TDO-PULL"><th>TDO.PULL</th><td id="xc4000xla-CNR_NE-TDO-PULL[1]"><a href="#xc4000xla-CNR_NE-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="xc4000xla-CNR_NE-TDO-PULL[0]"><a href="#xc4000xla-CNR_NE-bit-MAIN[16][4]">MAIN[16][4]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_ne"><a class="header" href="#bels-misc_ne">Bels MISC_NE</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel MISC_NE pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NE</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel MISC_NE attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NE</th></tr>

</thead>

<tbody>
<tr><td>TM_RIGHT</td><td id="xc4000xla-CNR_NE-MISC_NE-TM_RIGHT"><a href="#xc4000xla-CNR_NE-bit-MAIN[14][1]">!MAIN[14][1]</a></td></tr>

<tr><td>TAC</td><td id="xc4000xla-CNR_NE-MISC_NE-TAC"><a href="#xc4000xla-CNR_NE-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr><td>READCLK</td><td><a href="#xc4000xla-CNR_NE-MISC_NE-READCLK">[enum: RDBK_MUX_CLK]</a></td></tr>

<tr><td>ADDRESS_LINES</td><td><a href="#xc4000xla-CNR_NE-MISC_NE-ADDRESS_LINES">[enum: ADDRESS_LINES]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE enum RDBK_MUX_CLK</caption>
<thead>
<tr id="xc4000xla-CNR_NE-MISC_NE-READCLK"><th>MISC_NE.READCLK</th><td id="xc4000xla-CNR_NE-MISC_NE-READCLK[0]"><a href="#xc4000xla-CNR_NE-bit-MAIN[12][4]">MAIN[12][4]</a></td></tr>

</thead>

<tbody>
<tr><td>CCLK</td><td>1</td></tr>

<tr><td>RDBK</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE enum ADDRESS_LINES</caption>
<thead>
<tr id="xc4000xla-CNR_NE-MISC_NE-ADDRESS_LINES"><th>MISC_NE.ADDRESS_LINES</th><td id="xc4000xla-CNR_NE-MISC_NE-ADDRESS_LINES[0]"><a href="#xc4000xla-CNR_NE-bit-MAIN[1][7]">MAIN[1][7]</a></td></tr>

</thead>

<tbody>
<tr><td>_18</td><td>1</td></tr>

<tr><td>_22</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.DEC_H[0]</td><td>PULLUP_DEC_H[0].O</td></tr>

<tr><td>CELL.DEC_H[1]</td><td>PULLUP_DEC_H[1].O</td></tr>

<tr><td>CELL.DEC_H[2]</td><td>PULLUP_DEC_H[2].O</td></tr>

<tr><td>CELL.DEC_H[3]</td><td>PULLUP_DEC_H[3].O</td></tr>

<tr><td>CELL.DEC_V[0]</td><td>PULLUP_DEC_V[0].O</td></tr>

<tr><td>CELL.DEC_V[1]</td><td>PULLUP_DEC_V[1].O</td></tr>

<tr><td>CELL.DEC_V[2]</td><td>PULLUP_DEC_V[2].O</td></tr>

<tr><td>CELL.DEC_V[3]</td><td>PULLUP_DEC_V[3].O</td></tr>

<tr><td>CELL.BUFGLS[5]</td><td>BUFG_V.O</td></tr>

<tr><td>CELL.BUFGLS[6]</td><td>BUFG_H.O</td></tr>

<tr><td>CELL.IMUX_BUFG_H</td><td>BUFG_H.I</td></tr>

<tr><td>CELL.IMUX_BUFG_V</td><td>BUFG_V.I</td></tr>

<tr><td>CELL.IMUX_TDO_O</td><td>TDO.O</td></tr>

<tr><td>CELL.IMUX_TDO_T</td><td>TDO.T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>OSC.F8M</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>OSC.OUT0</td></tr>

<tr><td>CELL.OUT_OSC_MUX1</td><td>OSC.OUT1</td></tr>

<tr><td>CELL.OUT_UPDATE_O</td><td>UPDATE.O</td></tr>

<tr><td>CELL.OUT_BUFGE_H</td><td>BUFG_H.O_BUFGE</td></tr>

<tr><td>CELL.OUT_BUFGE_V</td><td>BUFG_V.O_BUFGE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="52">Frame</th></tr>

<tr>
<th>F51</th>
<th>F50</th>
<th>F49</th>
<th>F48</th>
<th>F47</th>
<th>F46</th>
<th>F45</th>
<th>F44</th>
<th>F43</th>
<th>F42</th>
<th>F41</th>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[51][7]" title="MAIN[51][7]">
<a href="#xc4000xla-CNR_NE-BUFG_V-ALT_PAD">BUFG_V: ! ALT_PAD</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][7]" title="MAIN[50][7]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[2]-CELL.LONG_V[7]">INT: !pass CELL.DOUBLE_IO_E1[2] ← CELL.LONG_V[7]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][7]" title="MAIN[49][7]">
<a href="#xc4000xla-CNR_NE-BUFG_H-ALT_PAD">BUFG_H: ! ALT_PAD</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[47][7]" title="MAIN[47][7]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-6">INT: mux CELL.VCLK bit 6</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[46][7]" title="MAIN[46][7]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[0]-CELL.DEC_H[1]">INT: !pass CELL.QUAD_V2[0] ← CELL.DEC_H[1]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][7]" title="MAIN[44][7]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.QUAD_V2[1]">INT: !bipass CELL.DOUBLE_IO_N0[2] = CELL.QUAD_V2[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][7]" title="MAIN[43][7]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V0[1]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.QUAD_V0[1] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][7]" title="MAIN[42][7]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.GCLK[6]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.GCLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#xc4000xla-CNR_NE-TDO-BSCAN_STATUS">TDO: ! BSCAN_STATUS</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#xc4000xla-CNR_NE-BUFG_H-CLK_EN">BUFG_H: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#xc4000xla-CNR_NE-MISC_NE-ADDRESS_LINES[0]">MISC_NE:  ADDRESS_LINES bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[51][6]" title="MAIN[51][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-0">INT: mux CELL.VCLK bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][6]" title="MAIN[50][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-3">INT: mux CELL.VCLK bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][6]" title="MAIN[49][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-4">INT: mux CELL.VCLK bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[48][6]" title="MAIN[48][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-5">INT: mux CELL.VCLK bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[47][6]" title="MAIN[47][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-2">INT: mux CELL.VCLK bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[46][6]" title="MAIN[46][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[0]-CELL.QUAD_V2[0]">INT: !bipass CELL.DOUBLE_IO_E1[0] = CELL.QUAD_V2[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[45][6]" title="MAIN[45][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[2]-CELL.QUAD_V0[1]">INT: !bipass CELL.DOUBLE_IO_E1[2] = CELL.QUAD_V0[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][6]" title="MAIN[44][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.QUAD_V1[2]">INT: !bipass CELL.DOUBLE_IO_N0[3] = CELL.QUAD_V1[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][6]" title="MAIN[43][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[3]-CELL.QUAD_V0[2]">INT: !bipass CELL.DOUBLE_IO_E1[3] = CELL.QUAD_V0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[2]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_IO_E2[2] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-4">INT: mux CELL.IMUX_BUFG_H bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_E2[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-5">INT: mux CELL.IMUX_BUFG_H bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-3">INT: mux CELL.IMUX_BUFG_H bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[51][5]" title="MAIN[51][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.QUAD_V0[0]">INT: !bipass CELL.DOUBLE_IO_N0[1] = CELL.QUAD_V0[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][5]" title="MAIN[50][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.LONG_V[9]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.LONG_V[9]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][5]" title="MAIN[49][5]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.VCLK-1">INT: mux CELL.VCLK bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[48][5]" title="MAIN[48][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.LONG_V[6]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.LONG_V[6]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[47][5]" title="MAIN[47][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E1[1]-CELL.QUAD_V1[1]">INT: !bipass CELL.DOUBLE_IO_E1[1] = CELL.QUAD_V1[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[46][5]" title="MAIN[46][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.QUAD_V1[0]">INT: !bipass CELL.DOUBLE_IO_N0[0] = CELL.QUAD_V1[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[45][5]" title="MAIN[45][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[1]-CELL.DEC_H[2]">INT: !pass CELL.QUAD_V2[1] ← CELL.DEC_H[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][5]" title="MAIN[44][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[0]-CELL.GCLK[4]">INT: !pass CELL.DOUBLE_IO_E1[0] ← CELL.GCLK[4]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][5]" title="MAIN[43][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.GCLK[5]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.GCLK[5]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][5]" title="MAIN[42][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[3]-CELL.GCLK[7]">INT: !pass CELL.DOUBLE_IO_E1[3] ← CELL.GCLK[7]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[3]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_IO_E2[3] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-1">INT: mux CELL.IMUX_BUFG_H bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_E2[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_E2[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_E2[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-0">INT: mux CELL.IMUX_BUFG_H bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][4]" title="MAIN[50][4]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[0]-CELL.LONG_IO_H[0]">INT: !bipass CELL.QUAD_V3[0] = CELL.LONG_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][4]" title="MAIN[49][4]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_IO_E1[1]-CELL.LONG_V[8]">INT: !pass CELL.DOUBLE_IO_E1[1] ← CELL.LONG_V[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][4]" title="MAIN[44][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-4">INT: mux CELL.ECLK_H bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][4]" title="MAIN[43][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-5">INT: mux CELL.ECLK_H bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][4]" title="MAIN[42][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-6">INT: mux CELL.ECLK_H bit 6</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_H[3]-ENABLE">PULLUP_DEC_H[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-5">INT: mux CELL.LONG_IO_H[2] bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-4">INT: mux CELL.LONG_IO_H[2] bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-7">INT: mux CELL.LONG_IO_H[2] bit 7</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-5">INT: mux CELL.LONG_IO_H[3] bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-6">INT: mux CELL.LONG_IO_H[2] bit 6</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-7">INT: mux CELL.LONG_IO_H[1] bit 7</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-5">INT: mux CELL.LONG_IO_H[1] bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-4">INT: mux CELL.LONG_IO_H[1] bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-6">INT: mux CELL.LONG_IO_H[1] bit 6</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-5">INT: mux CELL.LONG_IO_H[0] bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-4">INT: mux CELL.LONG_IO_H[0] bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[1]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_IO_E2[1] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-2">INT: mux CELL.IMUX_BUFG_H bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.DOUBLE_IO_E2[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_IO_E2[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_H-6">INT: mux CELL.IMUX_BUFG_H bit 6</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#xc4000xla-CNR_NE-TDO-PULL[1]">TDO:  PULL bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#xc4000xla-CNR_NE-TDO-BSCAN_ENABLE">TDO:  BSCAN_ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#xc4000xla-CNR_NE-TDO-PULL[0]">TDO:  PULL bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#xc4000xla-CNR_NE-MISC_NE-TAC">MISC_NE: ! TAC</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#xc4000xla-CNR_NE-MISC_NE-READCLK[0]">MISC_NE:  READCLK bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#xc4000xla-CNR_NE-TDO-O_ENABLE">TDO: ! O_ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#xc4000xla-CNR_NE-TDO-T_ENABLE">TDO: ! T_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[51][3]" title="MAIN[51][3]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[1]-CELL.LONG_IO_H[1]">INT: !bipass CELL.QUAD_V3[1] = CELL.LONG_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][3]" title="MAIN[50][3]">
<a href="#xc4000xla-CNR_NE-INT-bipass-CELL.QUAD_V3[2]-CELL.LONG_IO_H[3]">INT: !bipass CELL.QUAD_V3[2] = CELL.LONG_IO_H[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][3]" title="MAIN[49][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V3[2]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.QUAD_V3[2] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[45][3]" title="MAIN[45][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-3">INT: mux CELL.ECLK_H bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][3]" title="MAIN[44][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-1">INT: mux CELL.ECLK_H bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][3]" title="MAIN[43][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-0">INT: mux CELL.ECLK_H bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][3]" title="MAIN[42][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.ECLK_H-2">INT: mux CELL.ECLK_H bit 2</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_H[0]-ENABLE">PULLUP_DEC_H[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_H[1]-ENABLE">PULLUP_DEC_H[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_H[2]-ENABLE">PULLUP_DEC_H[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-3">INT: mux CELL.LONG_V[5] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[7]-CELL.DEC_H[3]">INT: !pass CELL.SINGLE_V[7] ← CELL.DEC_H[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_OSC_MUX1">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_OSC_MUX1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_OSC_MUX1">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_OSC_MUX1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-4">INT: mux CELL.LONG_IO_H[3] bit 4</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-3">INT: mux CELL.LONG_IO_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[0]-3">INT: mux CELL.LONG_V[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-2">INT: mux CELL.LONG_IO_V[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[0]-CELL.DEC_H[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.DEC_H[0]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[51][2]" title="MAIN[51][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[2]-CELL.DEC_H[3]">INT: !pass CELL.QUAD_V2[2] ← CELL.DEC_H[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[50][2]" title="MAIN[50][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V2[0]-CELL.OUT_COUT_E">INT: !pass CELL.QUAD_V2[0] ← CELL.OUT_COUT_E</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][2]" title="MAIN[49][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-2">INT: mux CELL.LONG_IO_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[48][2]" title="MAIN[48][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[0]-3">INT: mux CELL.LONG_IO_H[0] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[47][2]" title="MAIN[47][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[6]-0">INT: mux CELL.LONG_V[6] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[46][2]" title="MAIN[46][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[7]-0">INT: mux CELL.LONG_V[7] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[45][2]" title="MAIN[45][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][2]" title="MAIN[44][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V3[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.QUAD_V3[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][2]" title="MAIN[43][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][2]" title="MAIN[42][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.QUAD_V0[2]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.QUAD_V0[2] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-3">INT: mux CELL.LONG_V[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-3">INT: mux CELL.LONG_V[3] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-1">INT: mux CELL.IMUX_TDO_O bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-2">INT: mux CELL.IMUX_TDO_O bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-3">INT: mux CELL.IMUX_TDO_O bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-4">INT: mux CELL.IMUX_TDO_O bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-5">INT: mux CELL.IMUX_TDO_O bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_O-0">INT: mux CELL.IMUX_TDO_O bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-3">INT: mux CELL.LONG_V[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-3">INT: mux CELL.LONG_V[4] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[2]-1">INT: mux CELL.LONG_H[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-3">INT: mux CELL.LONG_H[0] bit 3</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_V[3]-ENABLE">PULLUP_DEC_V[3]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_V[1]-ENABLE">PULLUP_DEC_V[1]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_V[2]-ENABLE">PULLUP_DEC_V[2]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#xc4000xla-CNR_NE-PULLUP_DEC_V[0]-ENABLE">PULLUP_DEC_V[0]: ! ENABLE</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[49][1]" title="MAIN[49][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[48][1]" title="MAIN[48][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[47][1]" title="MAIN[47][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[8]-0">INT: mux CELL.LONG_V[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[44][1]" title="MAIN[44][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-3">INT: mux CELL.LONG_IO_H[3] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[43][1]" title="MAIN[43][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[9]-0">INT: mux CELL.LONG_V[9] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[42][1]" title="MAIN[42][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_IO_H[3]-2">INT: mux CELL.LONG_IO_H[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[41][1]" title="MAIN[41][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[4]-CELL.DEC_H[2]">INT: !pass CELL.SINGLE_V[4] ← CELL.DEC_H[2]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.DEC_H[1]">INT: !pass CELL.SINGLE_V[3] ← CELL.DEC_H[1]</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-1">INT: mux CELL.IMUX_TDO_T bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-2">INT: mux CELL.IMUX_TDO_T bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-3">INT: mux CELL.IMUX_TDO_T bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-0">INT: mux CELL.IMUX_TDO_T bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-4">INT: mux CELL.IMUX_TDO_T bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_TDO_T-5">INT: mux CELL.IMUX_TDO_T bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_OSC_MUX1">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_OSC_MUX1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[2]-0">INT: mux CELL.LONG_H[2] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-2">INT: mux CELL.IMUX_BUFG_V bit 2</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-1">INT: mux CELL.IMUX_BUFG_V bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-3">INT: mux CELL.IMUX_BUFG_V bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-5">INT: mux CELL.IMUX_BUFG_V bit 5</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-4">INT: mux CELL.IMUX_BUFG_V bit 4</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.IMUX_BUFG_V-0">INT: mux CELL.IMUX_BUFG_V bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#xc4000xla-CNR_NE-MISC_NE-TM_RIGHT">MISC_NE: ! TM_RIGHT</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_UPDATE_O">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_UPDATE_O</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_UPDATE_O">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_UPDATE_O</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_UPDATE_O">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_UPDATE_O</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-3">INT: mux CELL.LONG_H[1] bit 3</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#xc4000xla-CNR_NE-BUFG_V-CLK_EN">BUFG_V: ! CLK_EN</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="xc4000xla-CNR_NE-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#xc4000xla-CNR_NE-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="52">Frame</th></tr>

<tr>
<th>F51</th>
<th>F50</th>
<th>F49</th>
<th>F48</th>
<th>F47</th>
<th>F46</th>
<th>F45</th>
<th>F44</th>
<th>F43</th>
<th>F42</th>
<th>F41</th>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN_S[34][9]" title="MAIN_S[34][9]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN_S[35][8]" title="MAIN_S[35][8]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN_S[31][8]" title="MAIN_S[31][8]">
<a href="#xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN_S[29][8]" title="MAIN_S[29][8]">
<a href="#xc4000xla-CNR_NE-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="xc4000xla-CNR_NE-bit-MAIN_S[27][8]" title="MAIN_S[27][8]">
<a href="#xc4000xla-CNR_NE-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>xc4000xla CNR_NE rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="47">Frame</th></tr>

<tr>
<th>F46</th>
<th>F45</th>
<th>F44</th>
<th>F43</th>
<th>F42</th>
<th>F41</th>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../xc4000/xc4000xla/io.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../xc4000/xc4000xla/splitter.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../xc4000/xc4000xla/io.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../xc4000/xc4000xla/splitter.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
