<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="new_sdram_controller_0_my_partner" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sdram_system_inst_reset_bfm" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="sdram_system_inst_reset_bfm" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="sdram_system_inst_clk_bfm" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="sdram_system_inst_clk_bfm" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system.v"
   type="VERILOG"
   library="sdram_system_inst" />
 <file
   path="sdram_system/testbench/sdram_system_tb/simulation/sdram_system_tb.v"
   type="VERILOG" />
 <topLevel name="sdram_system_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="sdram_system_tb.sdram_system_inst.new_sdram_controller_0"
   modelPath="sdram_system_tb.new_sdram_controller_0_my_partner" />
</simPackage>
