<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Document</title>

    <!-- font family -->
    <link href="https://fonts.cdnfonts.com/css/intel-clear" rel="stylesheet">
    <!-- boootstap file -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- costom css file -->
    <link rel="stylesheet" href="/css/vivek.css">
    <link rel="stylesheet" href="/css/yatri.css">

    <!-- all.min file -->
    <link rel="stylesheet" href="/css/all.min.css">

</head>

<body>

    <main>

        <!-- header -->
        <header>
            <div id="navbar"></div>
        </header>

        <!-- poster -->
        <section class=" VK_light_blue">
            <div class="VK_cont">
                <div class="row m-0">
                    <div class="col text-white">
                        <h1 class="VK_py_pre_heading fw-light m-0 py-4 mt-2">
                            Introduction to the Xe-HPG Architecture
                        </h1>
                        <div
                            class="d-flex pb-4 col-md-4 col-sm-6 col-12 flex-md-row flex-column justify-content-between">
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    ID
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    758306
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    Updated
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    11/4/2022
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    Version
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    Latest
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 d-none d-md-block">
                                    &nbsp;
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    Public
                                </p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>


        <!--  -->
        <section>
            <div class="VK_cont py-5 VK_border_bottom">
                <div class="row m-0">
                    <div class="col-md-4 col-lg-3 d-md-block d-none">
                        <div class="VK_sticky_side_bar VK_side_bar_postion_stickey">
                            <div>
                                <div class="VK_sidebar_dropdown">
                                    <p class="m-0">
                                        <a href="#VK_Overview" class="text-decoration-none VK_a">
                                            Overview
                                        </a>
                                    </p>
                                    <details>
                                        <summary>
                                            <a href="#VK_XeHPG_Highlights" class="text-decoration-none VK_a">
                                                Xe-HPG Highlights
                                            </a>
                                        </summary>
                                        <ul class="list-unstyled ps-4">
                                            <li>
                                                <a href="#VK_Teraflop_FP32_Performance"
                                                    class="text-decoration-none VK_a my-1">
                                                    17 Teraflop SP FP32 Performance
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Deep_Learning_Inference_Support"
                                                    class="text-decoration-none VK_a my-1">
                                                    Deep Learning Inference Support
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Intel_Super_Sampling_Gaming"
                                                    class="text-decoration-none VK_a my-1">
                                                    Intel® Xe Super Sampling (XeSS) for Gaming
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Real_Time_Ray_Tracing"
                                                    class="text-decoration-none VK_a my-1">
                                                    Real-Time Ray Tracing
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Mesh_Shading" class="text-decoration-none VK_a my-1">
                                                    Mesh Shading
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Variable_Shading" class="text-decoration-none VK_a my-1">
                                                    Variable Rate Shading
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Sampler_Feedback" class="text-decoration-none VK_a my-1">
                                                    Sampler Feedback
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Unified_Lossless_Compression"
                                                    class="text-decoration-none VK_a my-1">
                                                    Unified Lossless Compression
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_High_Bandwidth_Device_Memory"
                                                    class="text-decoration-none VK_a my-1">
                                                    High-Bandwidth Device Memory
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_PCI_Express_Gen4" class="text-decoration-none VK_a my-1">
                                                    PCI Express* Gen4
                                                </a>
                                            </li>
                                        </ul>
                                    </details>
                                    <details>
                                        <summary>
                                            <a href="#VK_XeHPG_Graphics_Architecture" class="text-decoration-none VK_a">
                                                Xe-HPG Graphics Architecture
                                            </a>
                                        </summary>
                                        <ul class="list-unstyled ps-4">
                                            <li>
                                                <a href="#VK_New_XeHPG_Render_Xecore_Design"
                                                    class="text-decoration-none VK_a my-1">
                                                    New Xe-HPG Render Slice and Xe-core Design
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Xecore_Overview" class="text-decoration-none VK_a my-1">
                                                    Xe-core Overview
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Xecore_Fixed_Function"
                                                    class="text-decoration-none VK_a my-1">
                                                    Xe-core Fixed Function
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Xecore_l1" class="text-decoration-none VK_a my-1">
                                                    Xe-core L1$
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_XHPG_Slice_Common" class="text-decoration-none VK_a my-1">
                                                    Xe-HPG Slice Common
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Cache_Compression_Memory"
                                                    class="text-decoration-none VK_a my-1">
                                                    L2 Cache, Compression, and Memory
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Global_assets" class="text-decoration-none VK_a my-1">
                                                    Global Assets
                                                </a>
                                            </li>
                                        </ul>
                                    </details>
                                    <details>
                                        <summary>
                                            <a href="#VK_Specifications_Tables" class="text-decoration-none VK_a">
                                                Specifications Tables
                                            </a>
                                        </summary>
                                        <ul class="list-unstyled ps-4">
                                            <li>
                                                <a href="#VK_Peak_Rates" class="text-decoration-none VK_a my-1">
                                                    Peak Rates
                                                </a>
                                            </li>
                                            <li>
                                                <a href="#VK_Graphics_API_Support"
                                                    class="text-decoration-none VK_a my-1">
                                                    Graphics API Support
                                                </a>
                                            </li>
                                        </ul>
                                    </details>
                                    <p class="m-0">
                                        <a href="#VK_Conclusion" class="text-decoration-none VK_a">
                                            Conclusion
                                        </a>
                                    </p>
                                    <p class="m-0">
                                        <a href="#VK_Resources" class="text-decoration-none VK_a">
                                            Resources
                                        </a>
                                    </p>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="col-12 col-md-8 col-lg-7">
                        <div class="VK_all_sections">
                            <div class="VK_section_descriptions">
                                <div class="text-end">
                                    <p class="m-0 VK_print_email_font">
                                        <span class="VK_a mx-2 d-inline-block">
                                            <i class="fa-solid fa-print"></i>
                                        </span>
                                        <span class="VK_a mx-2 d-inline-block">
                                            <i class="fa-regular fa-envelope"></i>
                                        </span>
                                    </p>
                                </div>
                            </div>
                            <div class="mt-5">
                                <p>
                                    This white paper describes the components of Xe-HPG, a new high-performance graphics
                                    architecture designed for discrete GPUs.
                                </p>
                                <p>
                                    <a href=""
                                        class="VK_bg_btn fa-text-white text-decoration-none px-4 py-1 d-inline-block">
                                        Download PDF
                                    </a>
                                </p>
                            </div>
                            <section class="mt-4" id="VK_Overview">
                                <h3 class="VK_side_heading fw-light">
                                    Overview
                                </h3>
                                <p>
                                    The Intel® Arc™ A-series GPUs —formerly code-named Alchemist—feature Xe-HPG, a new
                                    high-performance graphics architecture designed for discrete GPUs. This white paper
                                    describes the components of Xe-HPG that deliver not only traditional rasterization
                                    and compute performance, but also real-time ray tracing and mesh shading for the
                                    next generation of PC gaming visuals. The paper serves as an introduction to the
                                    Xe-HPG architecture, in support of the programming guides.
                                </p>
                                <div>
                                    <img src="/img/vivek/VK_83.png" class="w-100" alt="">
                                    <p class="text-center">
                                        <b>
                                            Figure 1.
                                        </b>
                                        From the Intel Arc A-series graphics: the ACM-G10 GPU, and the ACM-G11 GPU.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-5" id="VK_XeHPG_Highlights">
                                <h3 class="fw-light VK_side_heading">
                                    Xe-HPG Highlights
                                </h3>
                                <p>
                                    State-of-the-art immersive computer graphics for TV shows and movies are the current
                                    benchmark for visual effects achievement, which makes them the near-term goal for
                                    real-time gaming. This goal is driving an insatiable demand for the latest
                                    technologies and research.
                                </p>
                                <p>
                                    Intel Xe Architecture is a proprietary Intel® GPU technology that represents a
                                    significant leap in terms of efficiency and performance. Intel’s Xe-LP graphics was
                                    the first instance of this technology, pushing the performance on highly portable
                                    devices. Xe-HPG takes this baseline and springboards from it, with performance gains
                                    targeted at the discrete GPU market to meet the consumer demand for PC gaming.
                                </p>
                                <p>
                                    Intel’s Xe-HPG GPUs (such as the ACM-G10 and the ACM-G11) are built on Taiwan
                                    Semiconductor’s (TSMC) N6 process. The GPUs power the new Intel Arc A-series
                                    discrete cards and mobile products (formerly code-named Alchemist, also referred to
                                    as DG2). While Xe-HPG will ship with a maximum of 32 Xe-cores, other reduced
                                    configurations match a complete family of SKUs.
                                </p>
                                <p>
                                    The goal of the Xe-HPG design is to extend the baseline of significant architectural
                                    and micro-architectural enhancements provided by the Xe-LP architecture, and scale
                                    it up for highly performant discrete GPUs. Xe-HPG graphics architecture delivers a
                                    massive improvement in floating point and integer compute capabilities that takes
                                    advantage of a high-bandwidth memory hierarchy.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Teraflop_FP32_Performance">
                                <h3 class="fw-light VK_side_heading">
                                    17 Teraflop SP FP32 Performance
                                </h3>
                                <p>
                                    Xe-HPG contains up to 32 Xe-cores and 512 vector engines (XVE), which increase the
                                    core compute capability per clock by greater than 51 over Xe-LP devices with up to
                                    96 vector engines, previously called EUs, or execution units. Additionally, it
                                    contains dedicated matrix engines (XMX), and a real-time ray tracing fixed-function
                                    block. Xe-HPG addresses the corresponding bandwidth needs by using the latest
                                    graphics memory technology (Graphics Double Data Rate 6, or GDDR6).
                                </p>
                                <p>
                                    Xe-HPG has made considerable improvements to the Xe-LP design, realized in gaming
                                    and compute workloads. Advances were targeted to improve XVE latency, as well as
                                    increasing latency tolerance, and improvements in the caching hierarchy.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Deep_Learning_Inference_Support">
                                <h3 class="fw-light VK_side_heading">
                                    Deep Learning Inference Support
                                </h3>
                                <p>
                                    Deep learning (DL) applications have exceeded all expectations in the last five
                                    years. The primary building blocks of many deep learning applications are
                                    high-throughput multiply-accumulate operations. These can be used to implement
                                    optimized deep learning convolutions, as well as optimized general matrix-multiply
                                    (GEMM) operations. In addition to increasing the peak FP32 performance 5x over
                                    Xe-LP, Xe-HPG includes XMX engines built with systolic arrays to enable up to 275
                                    teraOPS (TOPs) of compute performance. Xe-HPG supports FP16, BF16, INT8, INT4, and
                                    INT2 data formats to provide a range of quantization for inferencing workloads,
                                    which can tolerate the lower precision.
                                </p>
                                <p>
                                    Optimized use of this new hardware is exposed through
                                    <a href="" class="Vk_text_underline_dots VK_a">
                                        Intel® Distribution of OpenVINO Toolkit™
                                    </a>
                                    and Microsoft* WinML APIs, as well as Intel-optimized Compute Library for Deep
                                    Neural Networks
                                    <a href="" class="Vk_text_underline_dots VK_a">
                                        (CLDNN ) kernels
                                    </a>
                                    CLDNN is an Intel library built to expose optimized GPU implementations in the
                                    Intel® Deep Learning Deployment Toolkit and used by a variety of Intel-optimized
                                    deep learning (DL) frameworks, including Caffe*, Torch*, TensorFlow*, and Intel®
                                    Math Kernel Library for Deep Neural Networks (Intel® MKL-DNN).
                                </p>
                                <p>
                                    Xe-HPG also supports all the DirectX* 12 Ultimate features to provide the highest
                                    visual quality without compromise, as described in the features that follow.
                                </p>
                                <p>
                                    Xe-HPG has made considerable improvements to the Xe-LP design, realized in gaming
                                    and compute workloads. Advances were targeted to improve XVE latency, as well as
                                    increasing latency tolerance, and improvements in the caching hierarchy.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Intel_Super_Sampling_Gaming">
                                <h3 class="VK_side_heading ">
                                    Intel® Xe Super Sampling (XeSS) for Gaming
                                </h3>
                                <p>
                                    One of the applications of the XMX engines in Xe-HPG is the application of XeSS, a
                                    method targeted at upscaling content rendered at a lower resolution with up to 4x
                                    increase in resolution while maintaining excellent image quality. Most modern games
                                    and game engines use a temporal antialiasing pass, and XeSS uses the available TAA
                                    inputs to upscale the resolution up to 4x, with little-to-no image quality impact.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Real_Time_Ray_Tracing">
                                <h3 class="VK_side_heading">
                                    Real-Time Ray Tracing
                                </h3>
                                <p>
                                    Ray tracing is widely regarded as the highest fidelity technique for simulating
                                    physical light behavior in 3D graphics and is used in most offline-rendered
                                    computer-generated films. In games, ray tracing is used to enable global
                                    illumination, realistic shadows, reflections, ambient occlusion, and more. Games
                                    mandate high performance in real time and use rasterization instead of ray tracing;
                                    this enables a trade-off between quality and performance.
                                </p>
                                <p>
                                    Current advances in the levels of performance allow for a hybrid model that enables
                                    ray-tracing effects layered alongside the traditional rasterization. Xe-HPG fully
                                    supports DirectX* ray tracing (DXR) 1.0, DXR 1.1, and Vulkan* Run Time Libraries
                                    (Vulkan*RT); this enables ISVs to use the new ray-tracing techniques in their
                                    existing gaming pipelines.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Mesh_Shading">
                                <h3 class="VK_side_heading">
                                    Mesh Shading
                                </h3>
                                <p>
                                    The mesh-shading feature supports a one- or two-stage compute-like shader pipeline,
                                    which is used to generate 3D primitives. These are fed directly into the existing
                                    rasterization pipeline. Mesh shading gives applications increased flexibility and
                                    performance for the definition and generation of 3D primitives. The mesh-shading
                                    capability can be used as a replacement for the 3D geometry pipeline (vertex input,
                                    vertex shading, tessellation, and geometry shading). Microsoft* introduced
                                    mesh-shading Tier 1 as a new feature in DirectX 12 Ultimate*, and an extension also
                                    exists for Vulkan.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Variable_Shading">
                                <h3 class="VK_side_heading">
                                    Variable Rate Shading
                                </h3>
                                <p>
                                    Variable rate shading (VRS) is a technique for giving the developer better control
                                    over which pixels to spend time shading. For example, if an object or region of the
                                    screen is undergoing motion blur, or objects are hidden behind smoke or fog, it
                                    often does not make sense to spend time shading when the results are not seen by the
                                    user in the final image. Display densities have increased each generation, with
                                    double or even quadruple the number of pixels in the same region of space. This
                                    motivates the need for better control of the amount of shading across the display,
                                    so shading resources are used where they are needed the most.
                                </p>
                                <p>
                                    While Xe-LP already supports VRS Tier 1, Xe-HPG additionally supports VRS Tier 2.
                                    VRS Tier 1 included the ability to set the shading rate for every draw call. VRS
                                    Tier 2 enables you to set the shading rate via an image mask, where each pixel of
                                    the image mask defines the shading rate for an 8x8 tile of the render target. Every
                                    tile of the image mask can be updated based on a variety of parameters that impact
                                    on the required shading resolution. For example, the amount of color intensity
                                    changes within a region of the previous frame. Motion of objects in the scene,
                                    camera parameters, or any number of other factors can vary across the display. In
                                    addition to being able to adjust the shading rate using an image mask, VRS Tier 2
                                    also adds the ability to set the shading rate for every triangle rendered, giving
                                    the programmer the ultimate level of control.
                                </p>
                                <p>
                                    Intel supports a finer-grained image mask than other hardware vendors at 8x8, but
                                    also an expanded range of shading rates going beyond the standard 1x1, 1x2, 2x1, and
                                    2x2, adding the ability to use shading rates 2x4, 4x2, and 4x4. These additional
                                    shading rates give the programmer even more control of performance, with no loss in
                                    perceived visual quality—a 4x4 coarse pixel has four times fewer invocations than a
                                    2x2 coarse pixel. This means that the same number of displayable pixels can be
                                    shaded using only 25% of the resources when compared to using 2x2 coarse pixels.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Sampler_Feedback">
                                <h3 class="VK_side_heading">
                                    Sampler Feedback
                                </h3>
                                <p>
                                    Sampler feedback is a hardware-accelerated feature introduced in DirectX Feature
                                    Level 12_2 and supported by Xe-LP and later. Conceptually, it is the reverse of
                                    texture sampling: the sample() shader intrinsic reads a number of texels from a
                                    texture and returns an average value. The new WriteSamplerFeedback() shader
                                    intrinsic writes to a binary resource “marking” the texels that would have been
                                    read. This enables two important uses: sampler feedback streaming, and texture space
                                    shading.
                                </p>
                                <p>
                                    This feature allows pixel shading to be independent of the geometric complexity of
                                    screen resolution and adds new texture level-of-detail methods to control the level
                                    of shading detail. These abilities are introduced to temporally decouple the shading
                                    pipeline from the traditional sample-, pixel-, or coarse-shading rates. Sampler
                                    feedback can provide sizable gains over traditional pixel-shader approaches, as
                                    shader complexity, geometry, or MSAA samples increases.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Unified_Lossless_Compression">
                                <h3 class="VK_side_heading">
                                    Unified Lossless Compression
                                </h3>
                                <p>
                                    Unified lossless compression is an evolution of Xe-LP’s end-to-end compression
                                    feature. Its primary purpose is to reduce read/write memory bandwidth and power. For
                                    memory-constrained workloads, it also improves overall system performance, and can
                                    be applied to all resource types. It supports seamless consumer-producer paths
                                    across all rendering, display, compute, and media units.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_High_Bandwidth_Device_Memory">
                                <h3 class="VK_side_heading">
                                    High-Bandwidth Device Memory
                                </h3>
                                <p>
                                    Higher bandwidth requirements are driven by newer AI/DL inference workloads. Xe-HPG
                                    supports up to 17.5 GT/s per pin, using standard GDDR6 graphics memory. By
                                    supporting a maximum of eight channels in 2x16-bit configuration (which is a maximum
                                    of 256 bits), applications can get up to 560 GB/s of low-latency bandwidth to
                                    satiate Xe-HPG’s heavy compute needs.
                                </p>
                                <p>
                                    From a memory footprint perspective, Xe-HPG supports from 4 GB to 16 GB of local
                                    memory, depending on the SKU.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_PCI_Express_Gen4">
                                <h3 class="VK_side_heading">
                                    PCI Express* Gen4
                                </h3>
                                <p>
                                    Xe-HPG supports a PCI Express* 4.0 host interface,
                                </p>
                                <p>
                                    which provides a maximum of 32 GB/s in each direction for a x16 PCIe* 4.0 slot.
                                </p>
                                <div>
                                    <img src="/img/vivek/VK_84.png" class="w-100" alt="">
                                    <p class="text-center">
                                        <b>
                                            Figure 2.
                                        </b>
                                        Xe-HPG maximum shipping configuration.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-5" id="VK_XeHPG_Graphics_Architecture">
                                <h3 class="VK_page_heading fw-light">
                                    Xe-HPG Graphics Architecture
                                </h3>
                                <p>
                                    Xe-HPG graphics architecture is the next generation of discrete graphics, adding
                                    significant microarchitectural effort to improve performance per-watt efficiency.
                                    Xe-HPG’s underlying architecture is scalable, so that devices can be constructed to
                                    meet a wide range of product performance demands across a wide range of thermal
                                    design power.
                                </p>
                                <p>
                                    Xe-HPG has enhancements to support the latest APIs, including DirectX 12 Ultimate
                                    features, and corresponding support in Vulkan APIs. As shown in Figure 2, the
                                    flagship device features eight render slices with four Xe-cores, each containing 16
                                    XVEs for a total of 512 XVEs, and 16 MB of L2$, as shown in the following.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_New_XeHPG_Render_Xecore_Design">
                                <h3 class="VK_side_heading">
                                    New Xe-HPG Render Slice and Xe-core Design
                                </h3>
                                <p>
                                    As with Xe-LP, the basic scalable building block of the
                                </p>
                                <p>
                                    Xe-HPG compute + render engine architecture is called the “slice.” In Xe-HPG, the
                                    number of slices varies from 2 to 8, based on the SKU. Increasing the slice count
                                    increases overall 3D and compute assets in the machine in a balanced fashion, and
                                    can be leveraged to build a wide range of SKUs that support different power and
                                    performance needs.
                                </p>
                                <p>
                                    Each slice is built from several Xe-cores, each of which contain 16 vector engines
                                    (XVE), 16 matrix engines (XMX), a load/store unit (or data port), and a shared
                                    L1/SLM cache. The current instance of the Xe-HPG slice contains a maximum of four
                                    Xe-cores.
                                </p>
                                <p>
                                    Each Xe-core is attached to a set of dedicated graphics acceleration fixed function
                                    pipelines with a ray-tracing unit (RTU), a thread-sorting unit (TSU), and, of
                                    course, a sampler.
                                </p>
                                <p>
                                    In addition, each slice contains the remainder of the fixed function blocks that
                                    support rendering functions, including geometry/tessellation, mesh dispatch logic,
                                    setup/raster, depth and stencil processing, pixel dispatch logic, and pixel back
                                    end. Xe-HPG has increased the fixed function-to- compute ratio, compared to Xe-LP,
                                    to address increasing requirements.
                                </p>
                                <p>
                                    Xe-HPG's overall goal was to increase performance-per-watt or efficiency, through
                                    improvements in performance at frequency, increased frequency at voltage, and
                                    reduced energy per frame.
                                </p>
                                <p>
                                    Performance at frequency was achieved via key architectural changes, as well as
                                    compiler optimizations targeting newer workloads. For Xe-HPG, there were significant
                                    efforts made to target higher frequency.
                                </p>
                                <p>
                                    Additionally, the N6 process also offers additional v-f improvements. The goal was
                                    to achieve up to 1.5x increase in frequency at iso voltage. Energy-per-frame is
                                    reduced by micro-architectural optimizations, and intrinsic dynamic capacitance
                                    (Cdyn) reductions. Reduction in bandwidth utilization through better caching and
                                    compression allows redirection of power to the GPU, improving performance.
                                </p>
                                <p class="m-0">
                                    These improvements allow Xe-HPG to run up to 2.1 GHz in its most performant
                                    configuration. This allows Xe-HPG to deliver:
                                </p>
                                <ul class="m-0">
                                    <li>
                                        Up to 17.2 TFLOPs of peak single precision (FP32) performance.
                                    </li>
                                    <li>
                                        Up to 137.6 TOPs of peak half precision (FP16) performance using XMX.
                                    </li>
                                    <li>
                                        Up to 275.2 TOPs of peak 8bit integer (INT8) performance using XMX.
                                    </li>
                                </ul>
                                <div class="py-4">
                                    <img src="/img/vivek/VK_85.png" class="w-100" alt="">
                                    <p class="text-center mt-4">
                                        <b>
                                            Figure 3.
                                        </b>
                                        Xe-HPG render slice.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-5" id="VK_Xecore_Overview">
                                <h3 class="VK_side_heading">
                                    Xe-core Overview
                                </h3>
                                <p>
                                    Xe-HPG brings considerable advances to the Xe-core design, which are realized in
                                    gaming and compute workloads. The vector engine (XVE) is the subblock executing
                                    instructions, and is similar to the block named execution unit, or EU, in the Xe-LP
                                    architecture. In each XVE, the primary computation units are Single Instruction,
                                    Multiple Data (SIMD) floating-point units (known as arithmetic logic units, or
                                    ALUs). Although called ALUs, they can support floating-point and integer
                                    instructions such as MAD or MUL, as well as extended math (EM) instructions, such as
                                    exp, log, and rcp. In addition, the ALUs also support logical instructions. On Xe-LP
                                    architecture, each EU can co-issue an eight-wide ALU floating-point or integer
                                    instruction, plus a two-wide extended math instruction. Xe-LP also allows Send and
                                    Branch to be co-issued with the ALU operations.
                                </p>
                                <p>
                                    From a raw compute perspective, Xe-HPG reorganized the ALUs with the ability to
                                    co-issue floating-point instructions and integer instructions on the XVEs. Xe-HPG
                                    also adds the Xe Matrix Extension (XMX), a new systolic array of ALUs.
                                </p>
                                <p>
                                    This instruction, named Dot Product Accumulate Systolic (DPAS), can be co-issued as
                                    well.
                                </p>
                                <p>
                                    Both architectures derive data-locality benefits from running two XVEs, or two EUs,
                                    in lockstep (see Figure 4).
                                </p>
                                <div class="my-4 text-end">
                                    <img src="/img/vivek/VK_87.png" class="w-100" alt="">
                                    <p class="text-center mt-4">
                                        <b>
                                            Figure 4.
                                        </b>
                                        Xe-LP execution unit (EU) versus Xe-HPG vector engine (XVE).
                                    </p>
                                </div>
                                <div class="px-5 mt-4 text-end">
                                    <img src="/img/vivek/VK_86.png" class="w-100" alt="">
                                    <p class="text-center mt-4">
                                        <b>
                                            Figure 5.
                                        </b>
                                        DP4A (Xe-LP and Xe-HPG) and DPAS (Xe-HPG only).
                                    </p>
                                </div>
                                <p>
                                    Xe-HPG makes further design changes to improve latencies, as well as improving
                                    latency tolerance by adding an additional thread per XVE and corresponding register
                                    file (GRF) increase
                                </p>
                                <p>
                                    Part of the Xe-core is also the instruction cache. Xe-HPG adds a prefetch mechanism
                                    to improve the performance of kernels, which are short when instruction fetch
                                    constitutes much of the thread execution and displays a high degree of temporal and
                                    spatial locality.
                                </p>
                                <p>
                                    Deep learning networks have become one of the biggest general-purpose GPU (GPGPU)
                                    usage models, and can use lower precision instructions with minor impact to
                                    inference accuracy. As with Xe-LP, Xe-HPG supports INT8 accessed via DP4a
                                    instruction. However, one of the changes made to the Xe-core in Xe-HPG, is the
                                    addition of 16 XMX engines that can be accessed using the new Dot Product Accumulate
                                    Systolic (DPAS) instruction. It supports FP16, BF16, INT8, INT4 and INT2 multiply,
                                    with either 16 or 32 bits accumulate. Figure 5 shows both DP4A and DPAS instruction
                                    flow.
                                </p>
                                <p>
                                    The throughput rates for the various instructions are shown in Table 1.
                                </p>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="text-start ps-3">
                                                    Metrics per EU/XVE
                                                </th>
                                                <th class="ps-2 pe-4">
                                                    Xe-LP
                                                </th>
                                                <th class="ps-2 pe-4">
                                                    Xe-HPG
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    FP32 FLOPs per Clock (MAD)
                                                </td>
                                                <td>
                                                    16
                                                </td>
                                                <td>
                                                    16
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    FP16 FLOPs per Clock (MAD)
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    INT32 Ops per Clock (ADD)
                                                </td>
                                                <td>
                                                    8
                                                </td>
                                                <td>
                                                    8
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    INT16 Ops per Clock (MAD)
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    INT8 Ops per Clock (DP4A)
                                                </td>
                                                <td>
                                                    64
                                                </td>
                                                <td>
                                                    64
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX FP16 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX BF16 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX INT8 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    256
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX INT4/INT2 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    512
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Extended Math Ops per Clock (EXP, RCP)
                                                </td>
                                                <td>
                                                    2
                                                </td>
                                                <td>
                                                    2
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Thread Count
                                                </td>
                                                <td>
                                                    7
                                                </td>
                                                <td>
                                                    8
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Register File
                                                </td>
                                                <td>
                                                    28KB
                                                </td>
                                                <td>
                                                    32KB
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                    <p>
                                        <b>
                                            Table 1.
                                        </b>
                                        EU/XVE throughput rates.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-5" id="VK_Xecore_Fixed_Function">
                                <h3 class="VK_side_heading">
                                    Xe-core Fixed Function
                                </h3>
                                <p>
                                    The texture sampler is a critical unit attached to the Xe-core that supports up to a
                                    peak of eight texels per clock, similar to Xe-LP. Intel improved the sampler
                                    capability to run at higher frequencies, but there are also other performance
                                    optimizations. One of the notable changes is improved anisotropic performance for
                                    some of the block compression (BCx) formats, which are common in games. Other
                                    improvements enhance power efficiency as well as performance for certain formats
                                    commonly used in games.
                                </p>
                                <p>
                                    To include state-of-the-art lighting and visualization, each of the Xe-cores
                                    contains a ray-tracing unit (RTU). RTUs process ray-tracing related messages from
                                    the XVEs to kick off traversal including intersection tests. Each RTU has a bounding
                                    volume hierarchy (BVH) cache to reduce the average latency of fetching BVH data and
                                    is capable of processing multiple rays for higher efficiency. Each RTU supports a
                                    12–to–1 ratio of ray-box intersection tests per clock and ray-triangle tests per
                                    clock.
                                </p>
                                <p>
                                    Additionally, each RTU is supported by a thread-sorting unit (TSU), a dedicated
                                    hardware block that can sort and re-emit shader threads to maximize SIMD coherence
                                    from divergent rays.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Xecore_l1">
                                <h3 class="VK_side_heading">
                                    Xe-core L1$
                                </h3>
                                <p>
                                    To meet the high bandwidth demand of the XMX instructions and the ray-tracing units,
                                    Xe-HPG implements a newly designed read/write L1-cache unit in each Xe-core. The new
                                    L1-cache unit handles all unformatted load/store accesses to memory, and shared
                                    local memory (SLM). Based on the shader requirement, the cache storage can be
                                    dynamically partitioned between L1-cache and SLM, featuring up to 192 KB of L1 cache
                                    or up to 128 KB of SLM. Formatted data load/ store (such as typed unordered access
                                    views [UAVs]) are handled by the data port pipeline, which shares a separate, 64 KB
                                    read-only cache with the texture sampler unit.
                                </p>
                                <p>
                                    In addition to improving the performance of ML/DL workloads and ray tracing, the
                                    low-latency, high-bandwidth L1 cache also improves shaders with frequent accesses to
                                    SLM, dynamically indexed constant buffers, and high register spill-fills.
                                </p>
                                <div>
                                    <img src="/img/vivek/VK_88.png" class="w-100" alt="">
                                    <p class="text-center">
                                        <b>
                                            Figure 6.
                                        </b>
                                        New shared local memory (SLM) and L1$.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-5" id="VK_XHPG_Slice_Common">
                                <h3 class="VK_side_heading">
                                    Xe-HPG Slice Common
                                </h3>
                                <p>
                                    The Xe-HPG geometry fixed function pipeline contains the typical render front end
                                    that maps to the logical API pipeline. Enhancements include provisions to support
                                    distribution of the geometry work between the various slices for larger devices,
                                    while increasing peak fixed-function rate.
                                </p>
                                <p>
                                    A significant change is the addition of a two-stage mesh-shading pipeline introduced
                                    in DirectX Ultimate as well as Vulkan.
                                </p>
                                <p>
                                    Although mesh-shading functionality appears to software as a separate pipeline
                                    feeding into the rasterization function, the implementation is an alternate
                                    operating mode of the geometry fixed function, leveraging similar existing device
                                    assets. When operating in mesh-shading mode:
                                </p>
                                <ul>
                                    <li>
                                        The global vertex fetch distributes geometry work to slices when in geometry
                                        mode and is reused to distribute mesh-shader dispatch work to slices in a
                                        load-balanced fashion.
                                    </li>
                                    <li>
                                        The Hull Shader (HS) stage in each slice geometry pipeline alternatively
                                        supports the optional Amplification Shader (AS) stage of the mesh-shader compute
                                        pipeline.
                                    </li>
                                    <li>
                                        In geometry mode, the tessellation (TE) stage logic in each slice geometry
                                        pipeline and the tessellation redistribution (TED) logic in the shared functions
                                        are used to redistribute tessellation work (produced by the slices’ HS stages)
                                        across the lower portions of the slices’ geometry pipelines. In mesh-shading
                                        mode, this logic is reused to redistribute and load-balance mesh-shading
                                        thread-group work across the geometry pipelines.
                                    </li>
                                    <li>
                                        The geometry shader (GS) stage in each slice geometry pipeline alternatively
                                        supports the mesh shader (MS) stage of the mesh-shader compute pipeline. Outputs
                                        of the GS (in either geometry or mesh-shading mode) are passed down to the
                                        rasterization pipeline.
                                    </li>
                                </ul>
                                <p>
                                    To support the rendering of mesh-shading output, the Xe rasterization pipeline is
                                    extended to support per-primitive pixel-shader attributes, in addition to the
                                    existing per-vertex attributes. Peak rates for mesh-shading function are provided in
                                    Table 2.
                                </p>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-3 pe-4 py-2">
                                                    Key Peak Metrics
                                                </th>
                                                <th class="ps-3 pe-4 py-2">
                                                    Clocks/Dispatch/Slice
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    Amplification Shader (AS) Null Output
                                                </td>
                                                <td>
                                                    2
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Mesh Shader (MS) only Null Output
                                                </td>
                                                <td>
                                                    1
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Amplification Shader (AS) MeshShader Launch Count = 1
                                                </td>
                                                <td>
                                                    9
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                    <p class="mt-4">
                                        <b>
                                            Table 2.
                                        </b>
                                        Key peak metrics for mesh shading.
                                    </p>
                                </div>
                                <p>
                                    Additionally, the slice common also includes the pixel dispatch unit, which
                                    accumulates subspans/pixel information and dispatches threads to the XVEs. The block
                                    load balances across the multiple Xe-cores and ensures the order in which pixels
                                    retire from the shader units. It also includes support for variable rate shading
                                    (VRS), which reduces the pixel shader invocations, and in Xe-HPG has been enhanced
                                    from Tier 1 to Tier 2 support.
                                </p>
                                <p>
                                    Depth tests are performed at two levels of granularity: coarse and fine. The coarse
                                    tests are performed by hierarchical depth (HiZ) where testing is done on 8x4 pixel
                                    block granularity. In addition, the HiZ block supports fast clear, which allows
                                    clearing depth without writing the depth buffer.
                                </p>
                                <p>
                                    The pixel back end (PBE) is the last stage of the rendering pipeline, which includes
                                    the cache to hold the color values backed by the L2 cache. This pipeline stage also
                                    handles the color blend functions across several source and destination surface
                                    formats. Each PBE supports up to 8 pixels/clock for alpha-blended surfaces for a
                                    total of 16 pixels/clock per render slice.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Cache_Compression_Memory">
                                <h3 class="VK_side_heading">
                                    L2 Cache, Compression, and Memory
                                </h3>
                                <p>
                                    L2 cache is the last level cache in the memory hierarchy. Memory requests from all
                                    the render slices and Xe-cores are directed to the L2 cache. As such, it is the
                                    largest unified storage structure within the IP, and serves as the final filter for
                                    data moving to and from device memory. The L2 cache is used as backing storage for
                                    sampler, data port, color, Z, UAV, and instruction streams.
                                </p>
                                <p>
                                    The L2 cache is a highly banked multiway set-associative cache. Fine-grain controls
                                    in the L2 allow selective caching of data, as well as provisioning of different
                                    classes of services to streams of traffic. Each of the banks can perform one 64 byte
                                    read-or-write operation every clock. The L2 cache forms a single contiguous memory
                                    space across all the banks and sub-banks in the design. The 32 Xe-cores
                                    configuration supports a peak of 2048 bytes/clock for read or write. In typical
                                    3D/compute workloads, partial access is common and occurs in batches, making
                                    ineffective use of memory bandwidth. L2 cache opportunistically combines partial
                                    accesses into a single 64Byte access, improving efficiency.
                                </p>
                                <p>
                                    Xe-HPG graphics architecture continues the investment in technologies that improve
                                    graphic memory efficiency, in addition to improving raw memory bandwidth. As games
                                    target higher quality visuals, the memory bandwidth requirement significantly
                                    increases. Xe-HPG uses a new unified, lossless compression algorithm that is
                                    universal across color, depth, and stencil, as well as media and compute. The data
                                    can be stored in the L2 cache in compressed as well as uncompressed form, yielding
                                    benefit for both capacity and bandwidth.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Global_assets">
                                <h3 class="VK_side_heading">
                                    Global Assets
                                </h3>
                                <p>
                                    Global Assets presents a hardware and software interface to and from the GPU,
                                    including power management.
                                </p>
                            </section>
                            <section class="mt-5" id="VK_Specifications_Tables">
                                <h3 class="VK_side_heading fw-light">
                                    Specifications Tables
                                </h3>
                            </section>
                            <section class="mt-4" id="VK_Peak_Rates">
                                <h3 class="VK_side_heading">
                                    Peak Rates
                                </h3>
                                <p>
                                    Table 3, below, presents the theoretical peak throughput of the compute architecture
                                    of Intel® processor graphics, aggregated across the entire graphics product
                                    architecture. Values are stated as “per clock cycle.”
                                </p>
                                <div>
                                    <table class="VK_side_nav_table">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-2 pe-4">
                                                    Key Peak Metrics
                                                </th>
                                                <th class="ps-2 py-2 pe-4">
                                                    Xe-LP
                                                </th>
                                                <th class="ps-2 py-2 pe-4">
                                                    Xe-HPG [ACM-G11]
                                                </th>
                                                <th class="ps-2 py-2 pe-4">
                                                    Xe-HPG [ACM-G10]
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    # of Xe-cores / Slice
                                                </td>
                                                <td>
                                                    6 (subslices)
                                                </td>
                                                <td>
                                                    4
                                                </td>
                                                <td>
                                                    4
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    # of XVEs/EUs (Total)
                                                </td>
                                                <td>
                                                    96 (1x6x16)
                                                </td>
                                                <td>
                                                    128 (2x4x16)
                                                </td>
                                                <td>
                                                    512 (8x4x16)
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    FP32 (SP) FLOPs/Clock
                                                </td>
                                                <td>
                                                    1536
                                                </td>
                                                <td>
                                                    2048
                                                </td>
                                                <td>
                                                    8192
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    FP16 (SP) FLOPs/Clock
                                                </td>
                                                <td>
                                                    3072
                                                </td>
                                                <td>
                                                    4096
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    INT32 IOPs/Clock (ADD)
                                                </td>
                                                <td>
                                                    768
                                                </td>
                                                <td>
                                                    1024
                                                </td>
                                                <td>
                                                    4096
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    INT8 IOPs/Clock (DP4a)
                                                </td>
                                                <td>
                                                    6144
                                                </td>
                                                <td>
                                                    8192
                                                </td>
                                                <td>
                                                    32768
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX FP16 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                                <td>
                                                    65536
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX BF16 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                                <td>
                                                    65536
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX INT8 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    32768
                                                </td>
                                                <td>
                                                    131072
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    XMX INT4/INT2 Ops per Clock (DPAS)
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    65536
                                                </td>
                                                <td>
                                                    262144
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    General Register File/XVE (KB)
                                                </td>
                                                <td>
                                                    28
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Total Register File (KB)
                                                </td>
                                                <td>
                                                    2688
                                                </td>
                                                <td>
                                                    4096
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    # of Samplers
                                                </td>
                                                <td>
                                                    6
                                                </td>
                                                <td>
                                                    8
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Point/Bilinear Texel’s/Clock (32 bpt)
                                                </td>
                                                <td>
                                                    48
                                                </td>
                                                <td>
                                                    64
                                                </td>
                                                <td>
                                                    256
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Point/Bilinear Texel’s/Clock (64 bpt)
                                                </td>
                                                <td>
                                                    48
                                                </td>
                                                <td>
                                                    64
                                                </td>
                                                <td>
                                                    256
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Trilinear Texel's /Clock (32 bpt)
                                                </td>
                                                <td>
                                                    24
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Ray-Box Intersect/Clock
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    96
                                                </td>
                                                <td>
                                                    384
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Ray-Triangle Intersect/Clock
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    8
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    L1$ Total (KB)
                                                </td>
                                                <td>
                                                    384
                                                </td>
                                                <td>
                                                    1536
                                                </td>
                                                <td>
                                                    6144
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Shared Local Memory Total (KB)
                                                </td>
                                                <td>
                                                    768
                                                </td>
                                                <td>
                                                    1024
                                                </td>
                                                <td>
                                                    4096
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Key Peak Metrics
                                                </td>
                                                <td>
                                                    Xe-LP [DG1]
                                                </td>
                                                <td>
                                                    Xe-HPG [ACM-G11]
                                                </td>
                                                <td>
                                                    Xe-HPG [ACM-G10]
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Slice Common & Geometry Attributes
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Pixel Fill – RGBA8 (Pixels/Clock)
                                                </td>
                                                <td>
                                                    24
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Pixel Fill w. Alpha Blend - RGBA8 (Pixels/Clock)
                                                </td>
                                                <td>
                                                    24
                                                </td>
                                                <td>
                                                    32
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    HiZ Pixels/Clock
                                                </td>
                                                <td>
                                                    256
                                                </td>
                                                <td>
                                                    512
                                                </td>
                                                <td>
                                                    2048
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Backface Cull – strips (Prim/Clock)
                                                </td>
                                                <td>
                                                    2
                                                </td>
                                                <td>
                                                    4
                                                </td>
                                                <td>
                                                    16
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Backface Cull – lists (Prim/Clock)
                                                </td>
                                                <td>
                                                    0.67
                                                </td>
                                                <td>
                                                    2.66
                                                </td>
                                                <td>
                                                    10.64
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    L2$ Cache (KB)
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                                <td>
                                                    4096
                                                </td>
                                                <td>
                                                    16384
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <b>
                                                        Memory Subsystem Attributes
                                                    </b>
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                                <td>
                                                    &nbsp;
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <b>
                                                        Memory Configuration (bits)
                                                    </b>
                                                </td>
                                                <td>
                                                    128
                                                </td>
                                                <td>
                                                    96
                                                </td>
                                                <td>
                                                    256
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <b>
                                                        Max Memory Data Rate (GT/s)
                                                    </b>
                                                </td>
                                                <td>
                                                    4.267
                                                </td>
                                                <td>
                                                    15.5
                                                </td>
                                                <td>
                                                    17.5
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <b>
                                                        Max Frame Buffer Size (GB)
                                                    </b>
                                                </td>
                                                <td>
                                                    4
                                                </td>
                                                <td>
                                                    6
                                                </td>
                                                <td>
                                                    16
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <b>
                                                        Memory Bandwidth (GB/s)
                                                    </b>
                                                </td>
                                                <td>
                                                    68
                                                </td>
                                                <td>
                                                    186
                                                </td>
                                                <td>
                                                    560
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                    <p class="mt-3">
                                        <b>
                                            Table 3.
                                        </b>
                                        The theoretical peak throughput of Xe-HPG and Xe-LP.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-4" id="VK_Graphics_API_Support">
                                <h3 class="VK_side_heading">
                                    Graphics API Support
                                </h3>
                                <p>
                                    Xe-HPG supports all the major APIs: DirectX, OpenGL*, Vulkan, and OpenCL™. Table 4
                                    below shows the features discussed above, and others that are part of Direct 3D 12
                                    and Vulkan, mapped to Xe-LP and Xe-HPG.
                                </p>
                                <div>
                                    <table class="">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="px-4 py-2">
                                                    API Support
                                                </th>
                                                <th class="px-4 py-2" colspan="2">
                                                    DirectX* 12
                                                </th>
                                                <th class="px-4 py-2" colspan="2">
                                                    Vulkan*
                                                </th>
                                            </tr>
                                            <tr>
                                                <th>

                                                </th>
                                                <th class="px-4 py-2 VK_white_space">
                                                    Xe-LP
                                                </th>
                                                <th class="px-4 py-2 VK_white_space">
                                                    Xe-HPG
                                                </th>
                                                <th class="px-4 py-2 VK_white_space">
                                                    Xe-LP
                                                </th>
                                                <th class="px-4 py-2 VK_white_space">
                                                    Xe-HPG
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    Max Feature Level
                                                </td>
                                                <td>
                                                    12_1
                                                </td>
                                                <td>
                                                    12_2
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Shader Model
                                                </td>
                                                <td>
                                                    6_6
                                                </td>
                                                <td>
                                                    6_6
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Resource Binding
                                                </td>
                                                <td>
                                                    Tier 3
                                                </td>
                                                <td>
                                                    Tier 3
                                                </td>
                                                <td>
                                                    Based on Driver Query
                                                </td>
                                                <td>
                                                    Based on Driver Query
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Typed UAV Loads
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Conservative Rasterization
                                                </td>
                                                <td>
                                                    Tier 3
                                                </td>
                                                <td>
                                                    Tier 3
                                                </td>
                                                <td>
                                                    Yes – VK_KHR_ conservative_ rasterization
                                                </td>
                                                <td>
                                                    Yes – VK_KHR_ conservative_ rasterization
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Rasterizer-Ordered Views
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes – VK_EXT_ fragment_shader_ interlock
                                                </td>
                                                <td>
                                                    Yes – VK_EXT_ fragment_shader_ interlock
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Stencil Reference Output
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    VK_EXT_shader_ stencil_export
                                                </td>
                                                <td>
                                                    VK_EXT_shader_ stencil_export
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    UAV Slots
                                                </td>
                                                <td>
                                                    Full Heap
                                                </td>
                                                <td>
                                                    Full Heap
                                                </td>
                                                <td>
                                                    Based on Driver Query
                                                </td>
                                                <td>
                                                    Based on Driver Query
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Resource Heap
                                                </td>
                                                <td>
                                                    Tier 2
                                                </td>
                                                <td>
                                                    Tier 2
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                                <td>
                                                    -
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Variable Rate Shading
                                                </td>
                                                <td>
                                                    Tier 1
                                                </td>
                                                <td>
                                                    Tier 2
                                                </td>
                                                <td>
                                                    Yes – VK_KHR_fragment_ shading_rate
                                                </td>
                                                <td>
                                                    Yes – VK_KHR_fragment_ shading_rate
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    View Instancing
                                                </td>
                                                <td>
                                                    Tier 2
                                                </td>
                                                <td>
                                                    Tier 2
                                                </td>
                                                <td>
                                                    Yes - VK_KHR_multiview
                                                </td>
                                                <td>
                                                    Yes - VK_KHR_multiview
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Asynchronous Compute
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Depth Bounds Test
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                                <td>
                                                    Yes
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Sampler Feedback
                                                </td>
                                                <td>
                                                    Tier 0.9
                                                </td>
                                                <td>
                                                    Tier 0.9
                                                </td>
                                                <td>
                                                    TBD
                                                </td>
                                                <td>
                                                    TBD
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Ray Tracing
                                                </td>
                                                <td>
                                                    No
                                                </td>
                                                <td>
                                                    Tier 1.1
                                                </td>
                                                <td>
                                                    No
                                                </td>
                                                <td>
                                                    Yes – extensions
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    Mesh Shading
                                                </td>
                                                <td>
                                                    No
                                                </td>
                                                <td>
                                                    Tier 1.0
                                                </td>
                                                <td>
                                                    No
                                                </td>
                                                <td>
                                                    Yes – extensions
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                    <p class="mt-3">
                                        <b>
                                            Table 4.
                                        </b>
                                        D3D12 and Vulkan APIs support for Xe-LP and Xe-HPG.
                                    </p>
                                </div>
                            </section>
                            <section class="mt-4" id="VK_Conclusion">
                                <h3 class="VK_side_heading fw-light">
                                    Conclusion
                                </h3>
                                <p>
                                    The Xe-HPG architecture provides scalability and a modern DirectX 12 Ultimate
                                    graphics feature set to power the Intel Arc A-series product line. The following
                                    guides are to help you go further and fully use the Xe-HPG architecture for your
                                    graphics applications.
                                </p>
                            </section>
                            <section class="mt-4" id="VK_Resources">
                                <h3 class="VK_side_heading">
                                    Resources
                                </h3>
                                <ul>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Intel® Xe Super Sampling (XeSS) API Developer Guide
                                        </a>
                                    </li>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Intel® Arc™ A-series Graphics Gaming API Developer and Optimization Guide
                                        </a>
                                    </li>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Intel® Arc™ Graphics Developer Guide for Real-Time Ray Tracing in Games
                                        </a>
                                    </li>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Intel Distribution of OpenVINO Toolkit API
                                        </a>
                                    </li>
                                    <li>
                                        <b>
                                            Microsoft* WinML API
                                        </b>
                                    </li>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Intel-optimized CLDNN Kernels
                                        </a>
                                    </li>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            The Coalition Studio
                                        </a>
                                    </li>
                                </ul>
                            </section>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section class="py-5">
            <div class="VK_cont">
                <div class="row m-0">
                    <p>
                        Product and Performance Information
                    </p>
                    <p class="VK_font14">
                        1Performance varies by use, configuration and other factors. Learn more at 
                        <a href="" class="Vk_text_underline_dots VK_a">
                            www.Intel.com/PerformanceIndex.
                        </a>
                    </p>
                </div>
            </div>
        </section>


        <!-- footer -->
        <footer>
            <div id="footer"></div>
        </footer>

    </main>


    <!---------------- Javascript Files ---------------->

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- jquery -->
    <script src="/js/jquery-3.7.1.js"></script>


    <!-- bootstrap js file -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>

    <!-- costom js file -->
    <script src="/js/vivek.js"></script>

    <!-- all min -->
    <!-- <script src="/js/all.min.js"></script> -->


</body>

</html>