{"vcs1":{"timestamp_begin":1739355335.343783097, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739355335.676856703, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739355335.989019645, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355335.125366756}
{"VCS_COMP_START_TIME": 1739355335.125366756}
{"VCS_COMP_END_TIME": 1739355336.203337755}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150348}}
