25
1|ASPLOS-IX Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA, USA, November 12-15, 2000.|Larry Rudolph,Anoop Gupta|n/a
2|Designing computer systems with MEMS-based storage.|Steven W. Schlosser,John Linwood Griffin,David Nagle,Gregory R. Ganger|124|11|12|14
3|Architecture and design of AlphaServer GS320.|Kourosh Gharachorloo,Madhu Sharma,Simon Steely,Stephen Van Doren|155|45|20|1
4|Timestamp snooping: an approach for extending SMPs.|Milo M. K. Martin,Daniel J. Sorin,Anastassia Ailamaki,Alaa R. Alameldeen,Ross M. Dickson,Carl J. Mauer,Kevin E. Moore,Manoj Plakal,Mark D. Hill,David A. Wood|74|31|1|8
5|MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design.|Ashwini K. Nanda,Kwok-Ken Mak,Krishnan Sugavanam,Ramendra K. Sahoo,Vijayaraghavan Soundararajan,T. Basil Smith|49|9|1|3
6|FLASH vs. (Simulated) FLASH: Closing the Simulation Loop.|Jeff Gibson,Robert Kunz,David Ofelt,Mark Heinrich|125|15|0|1
7|Using Meta-level Compilation to Check FLASH Protocol Code.|Andy Chou,Benjamin Chelf,Dawson R. Engler,Mark Heinrich|32|9|0|7
8|Evaluating Design Alternatives for Reliable Communication on High-Speed Networks.|Raoul Bhoedjang,Kees Verstoep,Tim Rühl,Henri E. Bal,Rutger F. H. Hofman|19|0|0|4
9|Communication Scheduling.|Peter R. Mattson,William J. Dally,Scott Rixner,Ujval J. Kapasi,John D. Owens|n/a
10|System Architecture Directions for Networked Sensors.|Jason L. Hill,Robert Szewczyk,Alec Woo,Seth Hollar,David E. Culler,Kristofer S. J. Pister|4446|1360|34|29
11|Power Aware Page Allocation.|Alvin R. Lebeck,Xiaobo Fan,Heng Zeng,Carla Schlatter Ellis|436|135|11|9
12|Hoard: A Scalable Memory Allocator for Multithreaded Applications.|Emery D. Berger,Kathryn S. McKinley,Robert D. Blumofe,Paul R. Wilson|406|247|4|22
13|Thread Level Parallelism and Interactive Performance of Desktop Applications.|Krisztián Flautner,Richard Uhlig,Steven K. Reinhardt,Trevor N. Mudge|66|23|0|7
14|Effective Null Pointer Check Elimination Utilizing Hardware Trap.|Motohiro Kawahito,Hideaki Komatsu,Toshio Nakatani|47|3|1|13
15|Frequent Value Locality and Value-Centric Data Cache Design.|Youtao Zhang,Jun Yang,Rajiv Gupta|162|56|2|18
16|Efficient and Flexible Value Sampling.|Michael Burrows,Úlfar Erlingsson,Shun-Tak Leung,Mark T. Vandevoorde,Carl A. Waldspurger,Kip Walker,William E. Weihl|48|19|7|2
17|Architectural Support for Copy and Tamper Resistant Software.|David Lie,Chandramohan A. Thekkath,Mark Mitchell,Patrick Lincoln,Dan Boneh,John C. Mitchell,Mark Horowitz|642|252|29|6
18|Architectural Support for Fast Symmetric-Key Cryptography.|Jerome Burke,John McDonald,Todd M. Austin|150|34|3|2
19|OceanStore: An Architecture for Global-Scale Persistent Storage.|John Kubiatowicz,David Bindel,Yan Chen,Steven E. Czerwinski,Patrick R. Eaton,Dennis Geels,Ramakrishna Gummadi,Sean C. Rhea,Hakim Weatherspoon,Westley Weimer,Chris Wells,Ben Y. Zhao|2834|887|102|35
20|Software Profiling for Hot Path Prediction: Less is More.|Evelyn Duesterwald,Vasanth Bala|174|77|6|2
21|OS and Compiler Considerations in the Design of the IA-64 Architecture.|Rumi Zahir,Jonathan Ross,Dale Morris,Drew Hess|23|3|0|0
22|Hardware Support for Dynamic Management of Compiler-Directed Computation Reuse.|Daniel A. Connors,Hillery C. Hunter,Ben-Chung Cheng,Wen-mei W. Hwu|22|8|1|0
23|Symbiotic Jobscheduling for a Simultaneous Multithreading Processor.|Allan Snavely,Dean M. Tullsen|654|386|8|19
24|An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture.|Joshua Redstone,Susan J. Eggers,Henry M. Levy|104|19|2|2
25|Slipstream Processors: Improving both Performance and Fault Tolerance.|Karthik Sundaramoorthy,Zachary Purser,Eric Rotenberg|326|95|7|8
