Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sun Dec 31 11:31:13 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/rv32i_npp_ip_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_2/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_467
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1443
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__0_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1444
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__1_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1445
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__1/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__1
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__10_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1454
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__10/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__10
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__11_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1455
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__11/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__11
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__12/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__12_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1456
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__12/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__12
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__13_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1457
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__13/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__13
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__14_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1458
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__14/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__14
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.478ns (46.774%)  route 3.958ns (53.226%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.001 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     2.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5/DOBDO[0]
                         net (fo=42, unplaced)        0.800     3.291    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.415 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11/O
                         net (fo=32, unplaced)        0.973     4.388    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.512 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.961    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.085 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2/O
                         net (fo=18, unplaced)        0.506     5.591    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.715 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.715    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.248 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.257    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.374 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.822 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10/O[3]
                         net (fo=1, unplaced)         0.618     7.440    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10_n_4
                         LUT5 (Prop_lut5_I4_O)        0.307     7.747 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3/O
                         net (fo=65, unplaced)        0.538     8.285    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.409 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__15_i_1/O
                         net (fo=1, unplaced)         0.000     8.409    bd_0_i/hls_inst/inst/control_s_axi_U_n_1459
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3149, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__15/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/pc_fu_270_reg[15]_rep__15
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.557    




