// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef DW_APB_I2C_HEADER_H
#define DW_APB_I2C_HEADER_H

#define DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS 0x0



#define DW_APB_I2C_IC_CON (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x0)
#define DW_APB_I2C_IC_CON_REGISTERSIZE 32
#define DW_APB_I2C_IC_CON_REGISTERRESETVALUE 0x7f
#define DW_APB_I2C_IC_CON_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CON_MASTER_MODE_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CON_MASTER_MODE_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_SPEED_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CON_SPEED_REGISTERSIZE 2



#define DW_APB_I2C_IC_CON_IC_10BITADDR_SLAVE_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_CON_IC_10BITADDR_SLAVE_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_IC_10BITADDR_MASTER_RD_ONLY_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_CON_IC_10BITADDR_MASTER_RD_ONLY_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_IC_RESTART_EN_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_CON_IC_RESTART_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_IC_SLAVE_DISABLE_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_CON_IC_SLAVE_DISABLE_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_STOP_DET_IFADDRESSED_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_CON_STOP_DET_IFADDRESSED_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_TX_EMPTY_CTRL_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_CON_TX_EMPTY_CTRL_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_BUS_CLEAR_FEATURE_CTRL_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_CON_BUS_CLEAR_FEATURE_CTRL_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_IC_CON_1_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_CON_RSVD_IC_CON_1_REGISTERSIZE 4



#define DW_APB_I2C_IC_CON_RSVD_OPTIONAL_SAR_CTRL_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_CON_RSVD_OPTIONAL_SAR_CTRL_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_SLAVE_QUICK_EN_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_SLAVE_QUICK_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_ARP_EN_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_ARP_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR_EN_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR2_EN_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR2_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR3_EN_BITADDRESSOFFSET 21
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR3_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR4_EN_BITADDRESSOFFSET 22
#define DW_APB_I2C_IC_CON_RSVD_SMBUS_PERSISTENT_SLV_ADDR4_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_IC_SAR2_SMBUS_ARP_EN_BITADDRESSOFFSET 23
#define DW_APB_I2C_IC_CON_RSVD_IC_SAR2_SMBUS_ARP_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_IC_SAR3_SMBUS_ARP_EN_BITADDRESSOFFSET 24
#define DW_APB_I2C_IC_CON_RSVD_IC_SAR3_SMBUS_ARP_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_IC_SAR4_SMBUS_ARP_EN_BITADDRESSOFFSET 25
#define DW_APB_I2C_IC_CON_RSVD_IC_SAR4_SMBUS_ARP_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_CON_RSVD_IC_CON_2_BITADDRESSOFFSET 26
#define DW_APB_I2C_IC_CON_RSVD_IC_CON_2_REGISTERSIZE 6





#define DW_APB_I2C_IC_TAR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x4)
#define DW_APB_I2C_IC_TAR_REGISTERSIZE 32
#define DW_APB_I2C_IC_TAR_REGISTERRESETVALUE 0x1055
#define DW_APB_I2C_IC_TAR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_TAR_IC_TAR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_TAR_IC_TAR_REGISTERSIZE 10



#define DW_APB_I2C_IC_TAR_GC_OR_START_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_TAR_GC_OR_START_REGISTERSIZE 1



#define DW_APB_I2C_IC_TAR_SPECIAL_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_TAR_SPECIAL_REGISTERSIZE 1



#define DW_APB_I2C_IC_TAR_IC_10BITADDR_MASTER_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_TAR_IC_10BITADDR_MASTER_REGISTERSIZE 1



#define DW_APB_I2C_IC_TAR_RSVD_DEVICE_ID_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_TAR_RSVD_DEVICE_ID_REGISTERSIZE 1



#define DW_APB_I2C_IC_TAR_RSVD_IC_TAR_1_BITADDRESSOFFSET 14
#define DW_APB_I2C_IC_TAR_RSVD_IC_TAR_1_REGISTERSIZE 2



#define DW_APB_I2C_IC_TAR_RSVD_SMBUS_QUICK_CMD_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_TAR_RSVD_SMBUS_QUICK_CMD_REGISTERSIZE 1



#define DW_APB_I2C_IC_TAR_RSVD_IC_TAR_2_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_TAR_RSVD_IC_TAR_2_REGISTERSIZE 15





#define DW_APB_I2C_IC_SAR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x8)
#define DW_APB_I2C_IC_SAR_REGISTERSIZE 32
#define DW_APB_I2C_IC_SAR_REGISTERRESETVALUE 0x55
#define DW_APB_I2C_IC_SAR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SAR_IC_SAR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SAR_IC_SAR_REGISTERSIZE 10



#define DW_APB_I2C_IC_SAR_RSVD_IC_SAR_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_SAR_RSVD_IC_SAR_REGISTERSIZE 22





#define DW_APB_I2C_IC_HS_MADDR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xc)
#define DW_APB_I2C_IC_HS_MADDR_REGISTERSIZE 32
#define DW_APB_I2C_IC_HS_MADDR_REGISTERRESETVALUE 0x1
#define DW_APB_I2C_IC_HS_MADDR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_HS_MADDR_IC_HS_MAR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_HS_MADDR_IC_HS_MAR_REGISTERSIZE 3



#define DW_APB_I2C_IC_HS_MADDR_RSVD_IC_HS_MAR_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_HS_MADDR_RSVD_IC_HS_MAR_REGISTERSIZE 29





#define DW_APB_I2C_IC_DATA_CMD (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x10)
#define DW_APB_I2C_IC_DATA_CMD_REGISTERSIZE 32
#define DW_APB_I2C_IC_DATA_CMD_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_DATA_CMD_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_DATA_CMD_DAT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_DATA_CMD_DAT_REGISTERSIZE 8



#define DW_APB_I2C_IC_DATA_CMD_CMD_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_DATA_CMD_CMD_REGISTERSIZE 1



#define DW_APB_I2C_IC_DATA_CMD_STOP_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_DATA_CMD_STOP_REGISTERSIZE 1



#define DW_APB_I2C_IC_DATA_CMD_RESTART_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_DATA_CMD_RESTART_REGISTERSIZE 1



#define DW_APB_I2C_IC_DATA_CMD_FIRST_DATA_BYTE_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_DATA_CMD_FIRST_DATA_BYTE_REGISTERSIZE 1



#define DW_APB_I2C_IC_DATA_CMD_RSVD_IC_DATA_CMD_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_DATA_CMD_RSVD_IC_DATA_CMD_REGISTERSIZE 20





#define DW_APB_I2C_IC_SS_SCL_HCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x14)
#define DW_APB_I2C_IC_SS_SCL_HCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_SS_SCL_HCNT_REGISTERRESETVALUE 0x190
#define DW_APB_I2C_IC_SS_SCL_HCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_SS_SCL_HCNT_RSVD_IC_SS_SCL_HIGH_COUNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_SS_SCL_HCNT_RSVD_IC_SS_SCL_HIGH_COUNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_SS_SCL_LCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x18)
#define DW_APB_I2C_IC_SS_SCL_LCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_SS_SCL_LCNT_REGISTERRESETVALUE 0x1d6
#define DW_APB_I2C_IC_SS_SCL_LCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_SS_SCL_LCNT_RSVD_IC_SS_SCL_LOW_COUNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_SS_SCL_LCNT_RSVD_IC_SS_SCL_LOW_COUNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_FS_SCL_HCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x1c)
#define DW_APB_I2C_IC_FS_SCL_HCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_FS_SCL_HCNT_REGISTERRESETVALUE 0x3c
#define DW_APB_I2C_IC_FS_SCL_HCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_FS_SCL_HCNT_RSVD_IC_FS_SCL_HCNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_FS_SCL_HCNT_RSVD_IC_FS_SCL_HCNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_FS_SCL_LCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x20)
#define DW_APB_I2C_IC_FS_SCL_LCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_FS_SCL_LCNT_REGISTERRESETVALUE 0x82
#define DW_APB_I2C_IC_FS_SCL_LCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_FS_SCL_LCNT_RSVD_IC_FS_SCL_LCNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_FS_SCL_LCNT_RSVD_IC_FS_SCL_LCNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_HS_SCL_HCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x24)
#define DW_APB_I2C_IC_HS_SCL_HCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_HS_SCL_HCNT_REGISTERRESETVALUE 0x6
#define DW_APB_I2C_IC_HS_SCL_HCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_HS_SCL_HCNT_IC_HS_SCL_HCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_HS_SCL_HCNT_IC_HS_SCL_HCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_HS_SCL_HCNT_RSVD_IC_HS_SCL_HCNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_HS_SCL_HCNT_RSVD_IC_HS_SCL_HCNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_HS_SCL_LCNT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x28)
#define DW_APB_I2C_IC_HS_SCL_LCNT_REGISTERSIZE 32
#define DW_APB_I2C_IC_HS_SCL_LCNT_REGISTERRESETVALUE 0x10
#define DW_APB_I2C_IC_HS_SCL_LCNT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_HS_SCL_LCNT_IC_HS_SCL_LCNT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_HS_SCL_LCNT_IC_HS_SCL_LCNT_REGISTERSIZE 16



#define DW_APB_I2C_IC_HS_SCL_LCNT_RSVD_IC_HS_SCL_LOW_CNT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_HS_SCL_LCNT_RSVD_IC_HS_SCL_LOW_CNT_REGISTERSIZE 16





#define DW_APB_I2C_IC_INTR_STAT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x2c)
#define DW_APB_I2C_IC_INTR_STAT_REGISTERSIZE 32
#define DW_APB_I2C_IC_INTR_STAT_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_INTR_STAT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_INTR_STAT_R_RX_UNDER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_INTR_STAT_R_RX_UNDER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_RX_OVER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_INTR_STAT_R_RX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_RX_FULL_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_INTR_STAT_R_RX_FULL_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_TX_OVER_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_INTR_STAT_R_TX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_TX_EMPTY_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_INTR_STAT_R_TX_EMPTY_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_RD_REQ_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_INTR_STAT_R_RD_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_TX_ABRT_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_INTR_STAT_R_TX_ABRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_RX_DONE_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_INTR_STAT_R_RX_DONE_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_ACTIVITY_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_INTR_STAT_R_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_STOP_DET_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_INTR_STAT_R_STOP_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_START_DET_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_INTR_STAT_R_START_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_GEN_CALL_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_INTR_STAT_R_GEN_CALL_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_RESTART_DET_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_INTR_STAT_R_RESTART_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_MASTER_ON_HOLD_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_INTR_STAT_R_MASTER_ON_HOLD_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_BITADDRESSOFFSET 14
#define DW_APB_I2C_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_WR_REQ_BITADDRESSOFFSET 15
#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_WR_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR1_TAG_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR1_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR2_TAG_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR2_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR3_TAG_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR3_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR4_TAG_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_INTR_STAT_RSVD_R_SLV_ADDR4_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_STAT_RSVD_IC_INTR_STAT_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_INTR_STAT_RSVD_IC_INTR_STAT_REGISTERSIZE 12





#define DW_APB_I2C_IC_INTR_MASK (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x30)
#define DW_APB_I2C_IC_INTR_MASK_REGISTERSIZE 32
#define DW_APB_I2C_IC_INTR_MASK_REGISTERRESETVALUE 0x48ff
#define DW_APB_I2C_IC_INTR_MASK_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_INTR_MASK_M_RX_UNDER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_INTR_MASK_M_RX_UNDER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_RX_OVER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_INTR_MASK_M_RX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_RX_FULL_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_INTR_MASK_M_RX_FULL_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_TX_OVER_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_INTR_MASK_M_TX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_TX_EMPTY_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_INTR_MASK_M_TX_EMPTY_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_RD_REQ_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_INTR_MASK_M_RD_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_TX_ABRT_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_INTR_MASK_M_TX_ABRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_RX_DONE_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_INTR_MASK_M_RX_DONE_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_ACTIVITY_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_INTR_MASK_M_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_STOP_DET_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_INTR_MASK_M_STOP_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_START_DET_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_INTR_MASK_M_START_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_GEN_CALL_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_INTR_MASK_M_GEN_CALL_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_RESTART_DET_READ_ONLY_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_INTR_MASK_M_RESTART_DET_READ_ONLY_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_MASTER_ON_HOLD_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_INTR_MASK_M_MASTER_ON_HOLD_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_BITADDRESSOFFSET 14
#define DW_APB_I2C_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_WR_REQ_BITADDRESSOFFSET 15
#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_WR_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR1_TAG_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR1_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR2_TAG_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR2_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR3_TAG_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR3_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR4_TAG_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_INTR_MASK_RSVD_M_SLV_ADDR4_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_INTR_MASK_RSVD_IC_INTR_STAT_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_INTR_MASK_RSVD_IC_INTR_STAT_REGISTERSIZE 12





#define DW_APB_I2C_IC_RAW_INTR_STAT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x34)
#define DW_APB_I2C_IC_RAW_INTR_STAT_REGISTERSIZE 32
#define DW_APB_I2C_IC_RAW_INTR_STAT_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_RAW_INTR_STAT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_UNDER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_UNDER_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_OVER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_FULL_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_FULL_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_OVER_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_EMPTY_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_EMPTY_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RD_REQ_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_RAW_INTR_STAT_RD_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_ABRT_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_RAW_INTR_STAT_TX_ABRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_DONE_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_RAW_INTR_STAT_RX_DONE_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_ACTIVITY_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_RAW_INTR_STAT_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_STOP_DET_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_RAW_INTR_STAT_STOP_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_START_DET_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_RAW_INTR_STAT_START_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_GEN_CALL_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_RAW_INTR_STAT_GEN_CALL_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RESTART_DET_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_RAW_INTR_STAT_RESTART_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_MASTER_ON_HOLD_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_RAW_INTR_STAT_MASTER_ON_HOLD_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_SCL_STUCK_AT_LOW_BITADDRESSOFFSET 14
#define DW_APB_I2C_IC_RAW_INTR_STAT_SCL_STUCK_AT_LOW_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_WR_REQ_BITADDRESSOFFSET 15
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_WR_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR1_TAG_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR1_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR2_TAG_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR2_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR3_TAG_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR3_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR4_TAG_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_SLV_ADDR4_TAG_REGISTERSIZE 1



#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_IC_RAW_INTR_STAT_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_RAW_INTR_STAT_RSVD_IC_RAW_INTR_STAT_REGISTERSIZE 12





#define DW_APB_I2C_IC_RX_TL (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x38)
#define DW_APB_I2C_IC_RX_TL_REGISTERSIZE 32
#define DW_APB_I2C_IC_RX_TL_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_RX_TL_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_RX_TL_RX_TL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_RX_TL_RX_TL_REGISTERSIZE 8



#define DW_APB_I2C_IC_RX_TL_RSVD_IC_RX_TL_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_RX_TL_RSVD_IC_RX_TL_REGISTERSIZE 24





#define DW_APB_I2C_IC_TX_TL (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x3c)
#define DW_APB_I2C_IC_TX_TL_REGISTERSIZE 32
#define DW_APB_I2C_IC_TX_TL_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_TX_TL_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_TX_TL_TX_TL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_TX_TL_TX_TL_REGISTERSIZE 8



#define DW_APB_I2C_IC_TX_TL_RSVD_IC_TX_TL_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_TX_TL_RSVD_IC_TX_TL_REGISTERSIZE 24





#define DW_APB_I2C_IC_CLR_INTR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x40)
#define DW_APB_I2C_IC_CLR_INTR_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_INTR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_INTR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_INTR_CLR_INTR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_INTR_CLR_INTR_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_INTR_RSVD_IC_CLR_INTR_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_INTR_RSVD_IC_CLR_INTR_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_RX_UNDER (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x44)
#define DW_APB_I2C_IC_CLR_RX_UNDER_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_RX_UNDER_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_RX_UNDER_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_RX_UNDER_RSVD_IC_CLR_RX_UNDER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_RX_UNDER_RSVD_IC_CLR_RX_UNDER_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_RX_OVER (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x48)
#define DW_APB_I2C_IC_CLR_RX_OVER_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_RX_OVER_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_RX_OVER_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_RX_OVER_CLR_RX_OVER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_RX_OVER_CLR_RX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_RX_OVER_RSVD_IC_CLR_RX_OVER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_RX_OVER_RSVD_IC_CLR_RX_OVER_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_TX_OVER (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x4c)
#define DW_APB_I2C_IC_CLR_TX_OVER_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_TX_OVER_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_TX_OVER_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_TX_OVER_CLR_TX_OVER_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_TX_OVER_CLR_TX_OVER_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_TX_OVER_RSVD_IC_CLR_TX_OVER_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_TX_OVER_RSVD_IC_CLR_TX_OVER_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_RD_REQ (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x50)
#define DW_APB_I2C_IC_CLR_RD_REQ_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_RD_REQ_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_RD_REQ_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_RD_REQ_CLR_RD_REQ_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_RD_REQ_CLR_RD_REQ_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_RD_REQ_RSVD_IC_CLR_RD_REQ_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_RD_REQ_RSVD_IC_CLR_RD_REQ_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_TX_ABRT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x54)
#define DW_APB_I2C_IC_CLR_TX_ABRT_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_TX_ABRT_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_TX_ABRT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_TX_ABRT_RSVD_IC_CLR_TX_ABRT_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_TX_ABRT_RSVD_IC_CLR_TX_ABRT_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_RX_DONE (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x58)
#define DW_APB_I2C_IC_CLR_RX_DONE_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_RX_DONE_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_RX_DONE_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_RX_DONE_CLR_RX_DONE_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_RX_DONE_CLR_RX_DONE_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_RX_DONE_RSVD_IC_CLR_RX_DONE_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_RX_DONE_RSVD_IC_CLR_RX_DONE_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_ACTIVITY (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x5c)
#define DW_APB_I2C_IC_CLR_ACTIVITY_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_ACTIVITY_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_ACTIVITY_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_ACTIVITY_RSVD_IC_CLR_ACTIVITY_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_ACTIVITY_RSVD_IC_CLR_ACTIVITY_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_STOP_DET (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x60)
#define DW_APB_I2C_IC_CLR_STOP_DET_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_STOP_DET_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_STOP_DET_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_STOP_DET_CLR_STOP_DET_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_STOP_DET_CLR_STOP_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_STOP_DET_RSVD_IC_CLR_STOP_DET_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_STOP_DET_RSVD_IC_CLR_STOP_DET_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_START_DET (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x64)
#define DW_APB_I2C_IC_CLR_START_DET_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_START_DET_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_START_DET_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_START_DET_CLR_START_DET_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_START_DET_CLR_START_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_START_DET_RSVD_IC_CLR_START_DET_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_START_DET_RSVD_IC_CLR_START_DET_REGISTERSIZE 31





#define DW_APB_I2C_IC_CLR_GEN_CALL (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x68)
#define DW_APB_I2C_IC_CLR_GEN_CALL_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_GEN_CALL_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_GEN_CALL_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_GEN_CALL_RSVD_IC_CLR_GEN_CALL_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_GEN_CALL_RSVD_IC_CLR_GEN_CALL_REGISTERSIZE 31





#define DW_APB_I2C_IC_ENABLE (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x6c)
#define DW_APB_I2C_IC_ENABLE_REGISTERSIZE 32
#define DW_APB_I2C_IC_ENABLE_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_ENABLE_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_ENABLE_ENABLE_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_ENABLE_ENABLE_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_ABORT_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_ENABLE_ABORT_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_TX_CMD_BLOCK_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_ENABLE_TX_CMD_BLOCK_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_SDA_STUCK_RECOVERY_ENABLE_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_ENABLE_SDA_STUCK_RECOVERY_ENABLE_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_ENABLE_1_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_ENABLE_1_REGISTERSIZE 12



#define DW_APB_I2C_IC_ENABLE_RSVD_SMBUS_CLK_RESET_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_ENABLE_RSVD_SMBUS_CLK_RESET_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_SMBUS_SUSPEND_EN_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_ENABLE_RSVD_SMBUS_SUSPEND_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_MBUS_ALERT_EN_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_ENABLE_RSVD_MBUS_ALERT_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR_EN_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR2_EN_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR2_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR3_EN_BITADDRESSOFFSET 21
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR3_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR4_EN_BITADDRESSOFFSET 22
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR4_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR3_SMBUS_ALERT_EN_BITADDRESSOFFSET 24
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR3_SMBUS_ALERT_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR4_SMBUS_ALERT_EN_BITADDRESSOFFSET 25
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_SAR4_SMBUS_ALERT_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_RSVD_IC_ENABLE_2_BITADDRESSOFFSET 26
#define DW_APB_I2C_IC_ENABLE_RSVD_IC_ENABLE_2_REGISTERSIZE 6





#define DW_APB_I2C_IC_STATUS (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x70)
#define DW_APB_I2C_IC_STATUS_REGISTERSIZE 32
#define DW_APB_I2C_IC_STATUS_REGISTERRESETVALUE 0x6
#define DW_APB_I2C_IC_STATUS_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_STATUS_ACTIVITY_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_STATUS_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_TFNF_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_STATUS_TFNF_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_TFE_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_STATUS_TFE_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RFNE_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_STATUS_RFNE_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RFF_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_STATUS_RFF_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_MST_ACTIVITY_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_STATUS_MST_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_SLV_ACTIVITY_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_STATUS_SLV_ACTIVITY_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_MST_HOLD_TX_FIFO_EMPTY_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_STATUS_MST_HOLD_TX_FIFO_EMPTY_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_MST_HOLD_RX_FIFO_FULL_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_STATUS_MST_HOLD_RX_FIFO_FULL_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_SLV_HOLD_TX_FIFO_EMPTY_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_STATUS_SLV_HOLD_TX_FIFO_EMPTY_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_SLV_HOLD_RX_FIFO_FULL_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_STATUS_SLV_HOLD_RX_FIFO_FULL_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_SDA_STUCK_NOT_RECOVERED_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_STATUS_SDA_STUCK_NOT_RECOVERED_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SLV_ISO_SAR_DATA_CLK_STRETCH_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_STATUS_RSVD_SLV_ISO_SAR_DATA_CLK_STRETCH_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_IC_STATUS_1_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_STATUS_RSVD_IC_STATUS_1_REGISTERSIZE 3



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_QUICK_CMD_BIT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_QUICK_CMD_BIT_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR_VALID_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR_VALID_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR_RESOLVED_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR_RESOLVED_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SUSPEND_STATUS_BITADDRESSOFFSET 19
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SUSPEND_STATUS_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_ALERT_STATUS_BITADDRESSOFFSET 20
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_ALERT_STATUS_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR2_VALID_BITADDRESSOFFSET 21
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR2_VALID_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR2_RESOLVED_BITADDRESSOFFSET 22
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR2_RESOLVED_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR3_VALID_BITADDRESSOFFSET 23
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR3_VALID_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR3_RESOLVED_BITADDRESSOFFSET 24
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR3_RESOLVED_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR4_VALID_BITADDRESSOFFSET 25
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR4_VALID_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR4_RESOLVED_BITADDRESSOFFSET 26
#define DW_APB_I2C_IC_STATUS_RSVD_SMBUS_SLAVE_ADDR4_RESOLVED_REGISTERSIZE 1



#define DW_APB_I2C_IC_STATUS_RSVD_IC_STATUS_2_BITADDRESSOFFSET 27
#define DW_APB_I2C_IC_STATUS_RSVD_IC_STATUS_2_REGISTERSIZE 5





#define DW_APB_I2C_IC_TXFLR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x74)
#define DW_APB_I2C_IC_TXFLR_REGISTERSIZE 32
#define DW_APB_I2C_IC_TXFLR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_TXFLR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_TXFLR_TXFLR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_TXFLR_TXFLR_REGISTERSIZE 7



#define DW_APB_I2C_IC_TXFLR_RSVD_TXFLR_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_TXFLR_RSVD_TXFLR_REGISTERSIZE 25





#define DW_APB_I2C_IC_RXFLR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x78)
#define DW_APB_I2C_IC_RXFLR_REGISTERSIZE 32
#define DW_APB_I2C_IC_RXFLR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_RXFLR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_RXFLR_RXFLR_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_RXFLR_RXFLR_REGISTERSIZE 7



#define DW_APB_I2C_IC_RXFLR_RSVD_RXFLR_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_RXFLR_RSVD_RXFLR_REGISTERSIZE 25





#define DW_APB_I2C_IC_SDA_HOLD (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x7c)
#define DW_APB_I2C_IC_SDA_HOLD_REGISTERSIZE 32
#define DW_APB_I2C_IC_SDA_HOLD_REGISTERRESETVALUE 0x1
#define DW_APB_I2C_IC_SDA_HOLD_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD_REGISTERSIZE 16



#define DW_APB_I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD_REGISTERSIZE 8



#define DW_APB_I2C_IC_SDA_HOLD_RSVD_IC_SDA_HOLD_BITADDRESSOFFSET 24
#define DW_APB_I2C_IC_SDA_HOLD_RSVD_IC_SDA_HOLD_REGISTERSIZE 8





#define DW_APB_I2C_IC_TX_ABRT_SOURCE (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x80)
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_REGISTERSIZE 32
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_BITADDRESSOFFSET 9
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_BITADDRESSOFFSET 10
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_BITADDRESSOFFSET 11
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ARB_LOST_BITADDRESSOFFSET 12
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ARB_LOST_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_BITADDRESSOFFSET 13
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_BITADDRESSOFFSET 14
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_BITADDRESSOFFSET 15
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SDA_STUCK_AT_LOW_BITADDRESSOFFSET 17
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_ABRT_SDA_STUCK_AT_LOW_REGISTERSIZE 1



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_RSVD_ABRT_DEVICE_WRITE_BITADDRESSOFFSET 18
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_RSVD_ABRT_DEVICE_WRITE_REGISTERSIZE 3



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_RSVD_IC_TX_ABRT_SOURCE_BITADDRESSOFFSET 21
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_RSVD_IC_TX_ABRT_SOURCE_REGISTERSIZE 2



#define DW_APB_I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_BITADDRESSOFFSET 23
#define DW_APB_I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT_REGISTERSIZE 9





#define DW_APB_I2C_IC_DMA_CR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x88)
#define DW_APB_I2C_IC_DMA_CR_REGISTERSIZE 32
#define DW_APB_I2C_IC_DMA_CR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_DMA_CR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_DMA_CR_RDMAE_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_DMA_CR_RDMAE_REGISTERSIZE 1



#define DW_APB_I2C_IC_DMA_CR_TDMAE_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_DMA_CR_TDMAE_REGISTERSIZE 1



#define DW_APB_I2C_IC_DMA_CR_RSVD_IC_DMA_CR_2_31_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_DMA_CR_RSVD_IC_DMA_CR_2_31_REGISTERSIZE 30





#define DW_APB_I2C_IC_DMA_TDLR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x8c)
#define DW_APB_I2C_IC_DMA_TDLR_REGISTERSIZE 32
#define DW_APB_I2C_IC_DMA_TDLR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_DMA_TDLR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_DMA_TDLR_DMATDL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_DMA_TDLR_DMATDL_REGISTERSIZE 6



#define DW_APB_I2C_IC_DMA_TDLR_RSVD_DMA_TDLR_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_DMA_TDLR_RSVD_DMA_TDLR_REGISTERSIZE 26





#define DW_APB_I2C_IC_DMA_RDLR (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x90)
#define DW_APB_I2C_IC_DMA_RDLR_REGISTERSIZE 32
#define DW_APB_I2C_IC_DMA_RDLR_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_DMA_RDLR_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_DMA_RDLR_DMARDL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_DMA_RDLR_DMARDL_REGISTERSIZE 6



#define DW_APB_I2C_IC_DMA_RDLR_RSVD_DMA_RDLR_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_DMA_RDLR_RSVD_DMA_RDLR_REGISTERSIZE 26





#define DW_APB_I2C_IC_SDA_SETUP (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x94)
#define DW_APB_I2C_IC_SDA_SETUP_REGISTERSIZE 32
#define DW_APB_I2C_IC_SDA_SETUP_REGISTERRESETVALUE 0x64
#define DW_APB_I2C_IC_SDA_SETUP_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SDA_SETUP_SDA_SETUP_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SDA_SETUP_SDA_SETUP_REGISTERSIZE 8



#define DW_APB_I2C_IC_SDA_SETUP_RSVD_IC_SDA_SETUP_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_SDA_SETUP_RSVD_IC_SDA_SETUP_REGISTERSIZE 24





#define DW_APB_I2C_IC_ACK_GENERAL_CALL (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x98)
#define DW_APB_I2C_IC_ACK_GENERAL_CALL_REGISTERSIZE 32
#define DW_APB_I2C_IC_ACK_GENERAL_CALL_REGISTERRESETVALUE 0x1
#define DW_APB_I2C_IC_ACK_GENERAL_CALL_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_REGISTERSIZE 1



#define DW_APB_I2C_IC_ACK_GENERAL_CALL_RSVD_IC_ACK_GEN_1_31_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_ACK_GENERAL_CALL_RSVD_IC_ACK_GEN_1_31_REGISTERSIZE 31





#define DW_APB_I2C_IC_ENABLE_STATUS (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0x9c)
#define DW_APB_I2C_IC_ENABLE_STATUS_REGISTERSIZE 32
#define DW_APB_I2C_IC_ENABLE_STATUS_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_ENABLE_STATUS_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_ENABLE_STATUS_IC_EN_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_ENABLE_STATUS_IC_EN_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST_REGISTERSIZE 1



#define DW_APB_I2C_IC_ENABLE_STATUS_RSVD_IC_ENABLE_STATUS_BITADDRESSOFFSET 3
#define DW_APB_I2C_IC_ENABLE_STATUS_RSVD_IC_ENABLE_STATUS_REGISTERSIZE 29





#define DW_APB_I2C_IC_FS_SPKLEN (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xa0)
#define DW_APB_I2C_IC_FS_SPKLEN_REGISTERSIZE 32
#define DW_APB_I2C_IC_FS_SPKLEN_REGISTERRESETVALUE 0x5
#define DW_APB_I2C_IC_FS_SPKLEN_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_FS_SPKLEN_IC_FS_SPKLEN_REGISTERSIZE 8



#define DW_APB_I2C_IC_FS_SPKLEN_RSVD_IC_FS_SPKLEN_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_FS_SPKLEN_RSVD_IC_FS_SPKLEN_REGISTERSIZE 24





#define DW_APB_I2C_IC_HS_SPKLEN (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xa4)
#define DW_APB_I2C_IC_HS_SPKLEN_REGISTERSIZE 32
#define DW_APB_I2C_IC_HS_SPKLEN_REGISTERRESETVALUE 0x1
#define DW_APB_I2C_IC_HS_SPKLEN_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_HS_SPKLEN_IC_HS_SPKLEN_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_HS_SPKLEN_IC_HS_SPKLEN_REGISTERSIZE 8



#define DW_APB_I2C_IC_HS_SPKLEN_RSVD_IC_HS_SPKLEN_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_HS_SPKLEN_RSVD_IC_HS_SPKLEN_REGISTERSIZE 24





#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xac)
#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_REGISTERSIZE 32
#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_REGISTERRESETVALUE 0xffffffff
#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_IC_SCL_STUCK_LOW_TIMEOUT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_IC_SCL_STUCK_LOW_TIMEOUT_REGISTERSIZE 32





#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xb0)
#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_REGISTERSIZE 32
#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_REGISTERRESETVALUE 0xffffffff
#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_IC_SDA_STUCK_LOW_TIMEOUT_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_IC_SDA_STUCK_LOW_TIMEOUT_REGISTERSIZE 32





#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xb4)
#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_REGISTERSIZE 32
#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_REGISTERRESETVALUE 0x0
#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_CLR_SCL_STUCK_DET_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_CLR_SCL_STUCK_DET_REGISTERSIZE 1



#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_RSVD_CLR_SCL_STUCK_DET_BITADDRESSOFFSET 1
#define DW_APB_I2C_IC_CLR_SCL_STUCK_DET_RSVD_CLR_SCL_STUCK_DET_REGISTERSIZE 31





#define DW_APB_I2C_REG_TIMEOUT_RST (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xf0)
#define DW_APB_I2C_REG_TIMEOUT_RST_REGISTERSIZE 32
#define DW_APB_I2C_REG_TIMEOUT_RST_REGISTERRESETVALUE 0x8
#define DW_APB_I2C_REG_TIMEOUT_RST_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_REG_TIMEOUT_RST_REG_TIMEOUT_RST_RW_BITADDRESSOFFSET 0
#define DW_APB_I2C_REG_TIMEOUT_RST_REG_TIMEOUT_RST_RW_REGISTERSIZE 4



#define DW_APB_I2C_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_BITADDRESSOFFSET 4
#define DW_APB_I2C_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_REGISTERSIZE 28





#define DW_APB_I2C_IC_COMP_PARAM_1 (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xf4)
#define DW_APB_I2C_IC_COMP_PARAM_1_REGISTERSIZE 32
#define DW_APB_I2C_IC_COMP_PARAM_1_REGISTERRESETVALUE 0x3f3fee
#define DW_APB_I2C_IC_COMP_PARAM_1_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH_REGISTERSIZE 2



#define DW_APB_I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_BITADDRESSOFFSET 2
#define DW_APB_I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE_REGISTERSIZE 2



#define DW_APB_I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_BITADDRESSOFFSET 4
#define DW_APB_I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES_REGISTERSIZE 1



#define DW_APB_I2C_IC_COMP_PARAM_1_INTR_IO_BITADDRESSOFFSET 5
#define DW_APB_I2C_IC_COMP_PARAM_1_INTR_IO_REGISTERSIZE 1



#define DW_APB_I2C_IC_COMP_PARAM_1_HAS_DMA_BITADDRESSOFFSET 6
#define DW_APB_I2C_IC_COMP_PARAM_1_HAS_DMA_REGISTERSIZE 1



#define DW_APB_I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_BITADDRESSOFFSET 7
#define DW_APB_I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS_REGISTERSIZE 1



#define DW_APB_I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_BITADDRESSOFFSET 8
#define DW_APB_I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH_REGISTERSIZE 8



#define DW_APB_I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_BITADDRESSOFFSET 16
#define DW_APB_I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH_REGISTERSIZE 8



#define DW_APB_I2C_IC_COMP_PARAM_1_RSVD_IC_COMP_PARAM_1_BITADDRESSOFFSET 24
#define DW_APB_I2C_IC_COMP_PARAM_1_RSVD_IC_COMP_PARAM_1_REGISTERSIZE 8





#define DW_APB_I2C_IC_COMP_VERSION (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xf8)
#define DW_APB_I2C_IC_COMP_VERSION_REGISTERSIZE 32
#define DW_APB_I2C_IC_COMP_VERSION_REGISTERRESETVALUE 0x3230342a
#define DW_APB_I2C_IC_COMP_VERSION_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_COMP_VERSION_IC_COMP_VERSION_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_COMP_VERSION_IC_COMP_VERSION_REGISTERSIZE 32





#define DW_APB_I2C_IC_COMP_TYPE (DW_APB_I2C_ADDR_BLOCK1_BASEADDRESS + 0xfc)
#define DW_APB_I2C_IC_COMP_TYPE_REGISTERSIZE 32
#define DW_APB_I2C_IC_COMP_TYPE_REGISTERRESETVALUE 0x44570140
#define DW_APB_I2C_IC_COMP_TYPE_REGISTERRESETMASK 0xffffffff





#define DW_APB_I2C_IC_COMP_TYPE_IC_COMP_TYPE_BITADDRESSOFFSET 0
#define DW_APB_I2C_IC_COMP_TYPE_IC_COMP_TYPE_REGISTERSIZE 32



#endif
