
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000068                       # Number of seconds simulated
sim_ticks                                    67796802                       # Number of ticks simulated
final_tick                                   67796802                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50652                       # Simulator instruction rate (inst/s)
host_op_rate                                   100990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28447291                       # Simulator tick rate (ticks/s)
host_mem_usage                                8779356                       # Number of bytes of host memory used
host_seconds                                     2.38                       # Real time elapsed on the host
sim_insts                                      120715                       # Number of instructions simulated
sim_ops                                        240683                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          40768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          41344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          47744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             353024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        48192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        47744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5516                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         707997997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         601326299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         708941994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         609822275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         710829989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         586222341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         704222007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         577726365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5207089267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    707997997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    708941994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    710829989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    704222007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2831991987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        707997997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        601326299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        708941994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        609822275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        710829989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        586222341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        704222007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        577726365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5207089267                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  16654                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            16654                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2163                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               15204                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1088                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               288                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          15204                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits              3438                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           11766                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1685                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      10443                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                       9944                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          233                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           58                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      11173                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          160                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   25                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON       67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                          203595                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             32699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         74979                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      16654                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4526                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       102704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4498                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          464                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    11076                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  915                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            138453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.063841                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.571550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  115629     83.51%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1356      0.98%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1073      0.77%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1338      0.97%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1297      0.94%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1050      0.76%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1629      1.18%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1084      0.78%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13997     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              138453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.081800                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.368275                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   28683                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                87767                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    17518                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2236                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2249                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                135821                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2249                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   30080                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  40500                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3422                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    18188                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                44014                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                127837                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   63                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   283                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 43329                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             135957                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               320117                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          188116                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             5546                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                63741                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   72216                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                79                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            75                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     7711                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               13310                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              12471                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              536                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             457                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    111888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                384                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    95990                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              701                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          51909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        70431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       138453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.693304                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.720956                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             111669     80.65%     80.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               7147      5.16%     85.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               3792      2.74%     88.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2848      2.06%     90.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               3336      2.41%     93.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3315      2.39%     95.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               2920      2.11%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               2132      1.54%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1294      0.93%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         138453                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1288     83.37%     83.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   14      0.91%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    65      4.21%     88.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   75      4.85%     93.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.39%     93.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              97      6.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              996      1.04%      1.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                72043     75.05%     76.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  58      0.06%     76.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   96      0.10%     76.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                941      0.98%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               11134     11.60%     88.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7259      7.56%     96.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            172      0.18%     96.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          3291      3.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 95990                       # Type of FU issued
system.cpu0.iq.rate                          0.471475                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1545                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016095                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            323466                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           159187                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        84644                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               9213                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              5037                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         4421                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 91910                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4629                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             783                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6614                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         4651                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2249                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   7700                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                30759                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             112272                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               86                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                13310                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               12471                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               171                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                30727                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            46                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           446                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2460                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2906                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                91039                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                10398                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4951                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                       20339                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    9074                       # Number of branches executed
system.cpu0.iew.exec_stores                      9941                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.447157                       # Inst execution rate
system.cpu0.iew.wb_sent                         89963                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        89065                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    59734                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    92296                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.437462                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.647200                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          51910                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2218                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       130120                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.463903                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.465146                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       110939     85.26%     85.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         7345      5.64%     90.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2637      2.03%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3279      2.52%     95.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1453      1.12%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          716      0.55%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          551      0.42%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          391      0.30%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2809      2.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       130120                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               30275                       # Number of instructions committed
system.cpu0.commit.committedOps                 60363                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14516                       # Number of memory references committed
system.cpu0.commit.loads                         6696                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                      6789                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                      4223                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    59270                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 437                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          240      0.40%      0.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           44558     73.82%     74.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             48      0.08%     74.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              77      0.13%     74.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           924      1.53%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           6543     10.84%     86.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4779      7.92%     94.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          153      0.25%     94.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         3041      5.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            60363                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2809                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      239584                       # The number of ROB reads
system.cpu0.rob.rob_writes                     233051                       # The number of ROB writes
system.cpu0.timesIdled                            425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      30275                       # Number of Instructions Simulated
system.cpu0.committedOps                        60363                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.724855                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.724855                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.148702                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.148702                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  125332                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  69063                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     5287                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1053                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    42475                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   24365                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  41240                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              128                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          256.270901                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16425                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              639                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.704225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   256.270901                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.500529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.500529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           138215                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          138215                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data         9122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           9122                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7303                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7303                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16425                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16425                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16425                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16425                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          286                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data          772                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           772                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data          772                       # number of overall misses
system.cpu0.dcache.overall_misses::total          772                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     21140172                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     21140172                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     28584720                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     28584720                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     49724892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     49724892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     49724892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     49724892                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         9408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         9408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         7789                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         7789                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        17197                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        17197                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        17197                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        17197                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030400                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030400                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.062396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062396                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.044892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.044892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.044892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.044892                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 73916.685315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73916.685315                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 58816.296296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58816.296296                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 64410.481865                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64410.481865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 64410.481865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64410.481865                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu0.dcache.writebacks::total               77                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          485                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          640                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12469851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12469851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     28186452                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     28186452                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     40656303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     40656303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     40656303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     40656303                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.062267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037216                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037216                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037216                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037216                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 80450.651613                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80450.651613                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 58116.395876                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58116.395876                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 63525.473437                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63525.473437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 63525.473437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63525.473437                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              287                       # number of replacements
system.cpu0.icache.tags.tagsinuse          392.432853                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              10082                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.618273                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   392.432853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.766470                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.766470                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            89407                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           89407                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        10082                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          10082                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        10082                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           10082                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        10082                       # number of overall hits
system.cpu0.icache.overall_hits::total          10082                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          994                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          994                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          994                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           994                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          994                       # number of overall misses
system.cpu0.icache.overall_misses::total          994                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60672597                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60672597                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60672597                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60672597                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60672597                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60672597                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        11076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        11076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        11076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        11076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        11076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        11076                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.089744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.089744                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.089744                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.089744                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.089744                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.089744                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 61038.829980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61038.829980                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 61038.829980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61038.829980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 61038.829980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61038.829980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.105263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu0.icache.writebacks::total              287                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          195                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          195                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          799                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     49903379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49903379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     49903379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49903379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     49903379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49903379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.072138                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.072138                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.072138                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.072138                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.072138                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.072138                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62457.295369                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62457.295369                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements               0                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse         775.296009                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs               462                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1387                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.333093                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   509.528395                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data   265.767613                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.124397                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.064885                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.189281                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1387                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1227                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.338623                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses            8787                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses           8787                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks           77                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total           77                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          284                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          284                       # number of WritebackClean hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           49                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           49                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           49                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             51                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           49                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            51                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          485                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          485                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          750                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          750                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          750                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data          638                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1388                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          750                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data          638                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1388                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     27702603                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     27702603                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     48948336                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     48948336                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     48948336                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data     40006287                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     88954623                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     48948336                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data     40006287                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     88954623                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks           77                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total           77                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          485                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          485                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          155                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          799                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data          640                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         1439                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          799                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data          640                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         1439                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.938673                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.938673                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.987097                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.987097                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.938673                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.996875                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.964559                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.938673                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.996875                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.964559                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 57118.769072                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 57118.769072                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65264.448000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65264.448000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65264.448000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 62705.778997                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 64088.345101                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65264.448000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 62705.778997                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 64088.345101                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          485                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          485                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          750                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          750                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          750                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data          638                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1388                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          750                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data          638                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1388                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     26333055                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     26333055                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     46822656                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     46822656                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     46822656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data     38204653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     85027309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     46822656                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data     38204653                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     85027309                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.938673                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.987097                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.987097                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.996875                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.964559                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.996875                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.964559                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 54294.958763                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 54294.958763                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62430.208000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 59881.901254                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61258.868156                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 59881.901254                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61258.868156                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         1854                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests          415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp          954                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty           77                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          287                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict           51                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          485                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          484                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          799                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          155                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1885                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         1407                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total             3292                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        45824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            115328                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         1439                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.002780                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.052668                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              1435     99.72%     99.72% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 4      0.28%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          1439                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy        859806                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       798201                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy       638361                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  16922                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            16922                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2236                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               15376                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1095                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               298                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          15376                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits              3326                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           12050                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1760                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      10627                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                       9882                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          285                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           56                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      11305                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   25                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON       67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                          203595                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             33648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         76229                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      16922                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4421                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       101787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4664                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          533                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    11197                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  942                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            138632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.077832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.587076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  115525     83.33%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1342      0.97%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1107      0.80%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1339      0.97%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1311      0.95%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1039      0.75%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1623      1.17%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1096      0.79%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   14250     10.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              138632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.083116                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.374415                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   29844                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                86455                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    17751                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2250                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2332                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                137798                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2332                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   31263                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  40775                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3071                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    18401                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                42790                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                129550                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   70                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   303                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   242                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 42049                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             137750                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               324146                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          190711                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             5571                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                63678                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   74072                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                67                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7587                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13462                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              12568                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              434                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             437                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    113006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                351                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    96761                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              711                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          53092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        72247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       138632                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.697970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.728386                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             111710     80.58%     80.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               7155      5.16%     85.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               3833      2.76%     88.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               2797      2.02%     90.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               3405      2.46%     92.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3267      2.36%     95.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               2993      2.16%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2140      1.54%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1332      0.96%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         138632                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1337     82.84%     82.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     82.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     82.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.87%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     83.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    78      4.83%     88.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   67      4.15%     92.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.43%     93.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             111      6.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1003      1.04%      1.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                72626     75.06%     76.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.06%     76.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.09%     76.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                943      0.97%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               11319     11.70%     88.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               7224      7.47%     96.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            180      0.19%     96.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          3318      3.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 96761                       # Type of FU issued
system.cpu1.iq.rate                          0.475262                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1614                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016680                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            325180                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           161346                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        85065                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               9299                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              5145                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         4442                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 92691                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   4681                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             799                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6766                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         4804                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2332                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8225                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                30532                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             113357                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               74                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13462                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               12568                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               153                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                30494                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           440                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2599                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3039                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                91612                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10574                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5149                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       20454                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    9178                       # Number of branches executed
system.cpu1.iew.exec_stores                      9880                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.449972                       # Inst execution rate
system.cpu1.iew.wb_sent                         90440                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        89507                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    60087                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    92856                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.439633                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.647099                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          53093                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2301                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       130052                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.463392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.466794                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       110948     85.31%     85.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         7288      5.60%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2708      2.08%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3181      2.45%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1437      1.10%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          708      0.54%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          565      0.43%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          396      0.30%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2821      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       130052                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               30226                       # Number of instructions committed
system.cpu1.commit.committedOps                 60265                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         14460                       # Number of memory references committed
system.cpu1.commit.loads                         6696                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                      6782                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                      4167                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    59172                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 437                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          240      0.40%      0.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           44516     73.87%     74.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             48      0.08%     74.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              77      0.13%     74.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           924      1.53%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6543     10.86%     86.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          4779      7.93%     94.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          153      0.25%     95.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         2985      4.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            60265                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2821                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      240589                       # The number of ROB reads
system.cpu1.rob.rob_writes                     235482                       # The number of ROB writes
system.cpu1.timesIdled                            437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          64963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                      30226                       # Number of Instructions Simulated
system.cpu1.committedOps                        60265                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.735757                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.735757                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.148461                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.148461                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  125828                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  69430                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     5308                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    1056                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    42710                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   24506                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  41578                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              137                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          260.742260                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              16436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.325116                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   260.742260                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.509262                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.509262                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           138289                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          138289                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data         9181                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           9181                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         7255                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7255                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        16436                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           16436                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        16436                       # number of overall hits
system.cpu1.dcache.overall_hits::total          16436                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          478                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data          769                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           769                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          769                       # number of overall misses
system.cpu1.dcache.overall_misses::total          769                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     21922056                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21922056                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28372931                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28372931                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     50294987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50294987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     50294987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50294987                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         9472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         9472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         7733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         7733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        17205                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        17205                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        17205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        17205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030722                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030722                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.061813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061813                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.044696                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044696                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044696                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044696                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 75333.525773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75333.525773                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59357.596234                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59357.596234                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 65403.104031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65403.104031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 65403.104031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65403.104031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1295                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.176471                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu1.dcache.writebacks::total               81                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          475                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          475                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          650                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13292361                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13292361                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     27838133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     27838133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     41130494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     41130494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     41130494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     41130494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.018476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.061425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061425                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.037780                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037780                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.037780                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037780                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 75956.348571                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75956.348571                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58606.595789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58606.595789                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63277.683077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63277.683077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63277.683077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63277.683077                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              291                       # number of replacements
system.cpu1.icache.tags.tagsinuse          392.511210                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              10200                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              803                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            12.702366                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   392.511210                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.766623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.766623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            90379                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           90379                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        10200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          10200                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        10200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           10200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        10200                       # number of overall hits
system.cpu1.icache.overall_hits::total          10200                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          997                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          997                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           997                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          997                       # number of overall misses
system.cpu1.icache.overall_misses::total          997                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     59670267                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59670267                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     59670267                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59670267                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     59670267                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59670267                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        11197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        11197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        11197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        11197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        11197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        11197                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.089042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.089042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.089042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.089042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.089042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.089042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59849.816449                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59849.816449                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59849.816449                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59849.816449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59849.816449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59849.816449                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          795                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.687500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          291                       # number of writebacks
system.cpu1.icache.writebacks::total              291                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          194                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          194                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          803                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          803                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     49532416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49532416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     49532416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49532416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     49532416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49532416                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.071716                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.071716                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.071716                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.071716                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.071716                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.071716                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61684.204234                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61684.204234                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements               0                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse         780.238012                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs               477                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1397                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.341446                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   509.269811                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data   270.968201                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.124333                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.066154                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.190488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1397                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1238                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.341064                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses            8901                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses           8901                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks           81                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total           81                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          288                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          288                       # number of WritebackClean hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           51                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           51                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data            3                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           51                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             54                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           51                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data            3                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            54                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          475                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          475                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          752                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          752                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          172                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          172                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          752                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data          647                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1399                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          752                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data          647                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1399                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     27363609                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     27363609                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     48566052                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     48566052                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     13099554                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     13099554                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     48566052                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data     40463163                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total     89029215                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     48566052                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data     40463163                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total     89029215                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks           81                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total           81                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          288                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          288                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          475                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          475                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          803                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          803                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          803                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data          650                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         1453                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          803                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data          650                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         1453                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.936488                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.936488                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.982857                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.982857                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.936488                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.995385                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.962836                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.936488                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.995385                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.962836                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 57607.597895                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 57607.597895                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64582.515957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64582.515957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 76160.197674                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 76160.197674                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64582.515957                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 62539.664606                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 63637.751966                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64582.515957                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 62539.664606                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 63637.751966                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          475                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          475                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          751                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          751                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          172                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          172                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          751                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data          647                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          751                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data          647                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     26021805                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     26021805                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     46390835                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     46390835                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     12612264                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     12612264                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     46390835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data     38634069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total     85024904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     46390835                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data     38634069                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total     85024904                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.982857                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.982857                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.995385                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.962147                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.995385                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.962147                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 54782.747368                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 54782.747368                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61772.083888                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 73327.116279                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73327.116279                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 59712.625966                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 60818.958512                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 59712.625966                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 60818.958512                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         1881                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests          430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          978                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty           81                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict           56                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          475                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          474                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          803                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          175                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1897                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         1436                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total             3333                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        70016                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        46720                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            116736                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                          0                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         1453                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.004818                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.069266                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              1446     99.52%     99.52% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1                 7      0.48%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          1453                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy        874125                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       802529                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy       648351                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  16350                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            16350                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2121                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               14831                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   1032                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               278                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          14831                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits              3323                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           11508                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1665                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      10442                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                       9803                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          283                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                           47                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      10969                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   25                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON       67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                          203595                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             32917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         73430                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      16350                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4355                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       101549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4488                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          770                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          500                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    10828                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  896                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            138112                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.042241                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.550123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  115833     83.87%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1284      0.93%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1063      0.77%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    1322      0.96%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1251      0.91%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    1022      0.74%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    1606      1.16%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1028      0.74%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   13703      9.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              138112                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.080306                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.360667                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   29737                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                86753                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    17244                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2134                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2244                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                132871                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2244                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   31062                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  40191                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2931                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    17888                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                43796                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                125203                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   60                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   284                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 43125                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             133269                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               313843                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          184042                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups             5525                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps                63597                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   69672                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                74                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            68                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     7372                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               13063                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              12209                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              405                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             422                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    109846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                351                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    94939                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              591                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          50054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        67228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       138112                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.687406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.715164                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             111662     80.85%     80.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               7066      5.12%     85.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3693      2.67%     88.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               2776      2.01%     90.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               3317      2.40%     93.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               3321      2.40%     95.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               2929      2.12%     97.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2072      1.50%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1276      0.92%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         138112                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1227     82.79%     82.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.94%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    76      5.13%     88.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   65      4.39%     93.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.47%     93.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              93      6.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             1003      1.06%      1.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                71093     74.88%     75.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  64      0.07%     76.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.10%     76.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                947      1.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               11142     11.74%     88.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               7197      7.58%     96.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead            187      0.20%     96.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          3210      3.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 94939                       # Type of FU issued
system.cpu2.iq.rate                          0.466313                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       1482                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015610                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            320988                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           155249                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        83667                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               9075                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes              5041                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         4344                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 90852                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   4566                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             820                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         6367                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         4513                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2244                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   7316                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                30950                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             110197                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                13063                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               12209                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               160                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                30915                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           408                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2505                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2913                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                90049                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                10396                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             4890                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                       20197                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    9032                       # Number of branches executed
system.cpu2.iew.exec_stores                      9801                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.442295                       # Inst execution rate
system.cpu2.iew.wb_sent                         88946                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        88011                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    59062                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    91227                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.432285                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.647418                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          50064                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2216                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       130036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.462495                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.466138                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       111068     85.41%     85.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         7163      5.51%     90.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2639      2.03%     92.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3224      2.48%     95.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1456      1.12%     96.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          724      0.56%     97.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          557      0.43%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          398      0.31%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         2807      2.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       130036                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               30164                       # Number of instructions committed
system.cpu2.commit.committedOps                 60141                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         14390                       # Number of memory references committed
system.cpu2.commit.loads                         6696                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                      6773                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                      4097                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    59048                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 437                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass          240      0.40%      0.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           44462     73.93%     74.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             48      0.08%     74.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              77      0.13%     74.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           924      1.54%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6543     10.88%     86.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          4779      7.95%     94.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          153      0.25%     95.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         2915      4.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            60141                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 2807                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      237434                       # The number of ROB reads
system.cpu2.rob.rob_writes                     228675                       # The number of ROB writes
system.cpu2.timesIdled                            430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          65483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                      30164                       # Number of Instructions Simulated
system.cpu2.committedOps                        60141                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.749602                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.749602                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.148157                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148157                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  124045                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  68168                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     5210                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    1056                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    42309                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   24167                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  40922                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              115                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.688246                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              16211                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              626                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.896166                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   253.688246                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.495485                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.495485                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           136386                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          136386                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data         9014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           9014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         7197                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          7197                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        16211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           16211                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        16211                       # number of overall hits
system.cpu2.dcache.overall_hits::total          16211                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          290                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          469                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data          759                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           759                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          759                       # number of overall misses
system.cpu2.dcache.overall_misses::total          759                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     21990987                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     21990987                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28780191                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28780191                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     50771178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     50771178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     50771178                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     50771178                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         9304                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         9304                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         7666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         7666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        16970                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        16970                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        16970                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        16970                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.031169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031169                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.061179                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.061179                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.044726                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.044726                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.044726                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.044726                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 75830.989655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75830.989655                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61365.012793                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61365.012793                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 66892.197628                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66892.197628                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 66892.197628                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66892.197628                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks           68                       # number of writebacks
system.cpu2.dcache.writebacks::total               68                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          133                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          466                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          466                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          626                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     12206448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     12206448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     28319985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     28319985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     40526433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     40526433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     40526433                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     40526433                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017197                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017197                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.060788                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060788                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.036889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.036889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 76290.300000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76290.300000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60772.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60772.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 64738.710863                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64738.710863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 64738.710863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64738.710863                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              288                       # number of replacements
system.cpu2.icache.tags.tagsinuse          391.014668                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               9834                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              800                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.292500                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   391.014668                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.763701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.763701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            87416                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           87416                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst         9834                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           9834                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         9834                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            9834                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         9834                       # number of overall hits
system.cpu2.icache.overall_hits::total           9834                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          993                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          993                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          993                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           993                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          993                       # number of overall misses
system.cpu2.icache.overall_misses::total          993                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     60587018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     60587018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     60587018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     60587018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     60587018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     60587018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        10827                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        10827                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        10827                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        10827                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        10827                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        10827                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.091715                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.091715                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.091715                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.091715                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.091715                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.091715                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 61014.116818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61014.116818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 61014.116818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61014.116818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 61014.116818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61014.116818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1304                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu2.icache.writebacks::total              288                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          193                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          193                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          800                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          800                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          800                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     49603679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     49603679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     49603679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     49603679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     49603679                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     49603679                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.073889                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.073889                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.073889                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.073889                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.073889                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.073889                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62004.598750                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62004.598750                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements              10                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse         766.222193                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs               449                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.326545                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     0.158148                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   506.729321                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data   259.334725                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000039                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.123713                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.063314                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.187066                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1365                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1208                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.333252                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses            8671                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses           8671                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks           68                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total           68                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          284                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          284                       # number of WritebackClean hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           47                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           47                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data            5                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           47                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             52                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           47                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data            5                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            52                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          466                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          466                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          753                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          753                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          155                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          155                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          753                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data          621                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1374                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          753                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data          621                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1374                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     27854118                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     27854118                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     48652632                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     48652632                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     12023964                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     12023964                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     48652632                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data     39878082                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total     88530714                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     48652632                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data     39878082                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total     88530714                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks           68                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total           68                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          466                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          466                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          800                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          800                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          800                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data          626                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         1426                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          800                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data          626                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         1426                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.941250                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.941250                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.968750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.968750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.941250                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.992013                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.963534                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.941250                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.992013                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.963534                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 59772.785408                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 59772.785408                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64611.729084                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64611.729084                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 77573.961290                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 77573.961290                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64611.729084                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 64215.913043                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 64432.834061                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64611.729084                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 64215.913043                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 64432.834061                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          466                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          466                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          753                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          753                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          155                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          753                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data          621                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1374                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          753                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data          621                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1374                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     26534485                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     26534485                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     46522431                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     46522431                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     11584641                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     11584641                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     46522431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data     38119126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total     84641557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     46522431                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data     38119126                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total     84641557                       # number of overall MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.941250                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.968750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.992013                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.963534                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.992013                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.963534                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 56940.954936                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 56940.954936                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61782.776892                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74739.619355                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74739.619355                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 61383.455717                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61602.297671                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 61383.455717                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61602.297671                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         1829                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests          406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops           10                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp          960                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty           68                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict           57                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          466                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          466                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          800                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          160                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1888                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         1367                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total             3255                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        69632                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        44416                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            114048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                         10                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         1436                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.012535                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.111294                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              1418     98.75%     98.75% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1                18      1.25%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          1436                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy        846153                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       799532                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy       625374                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  16373                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            16373                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2157                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               14913                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   1067                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               300                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          14913                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits              3334                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           11579                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1682                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      10602                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                       9642                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          282                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           58                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      11063                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   25                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON       67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                          203595                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             31940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         74255                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      16373                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4401                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        99394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4486                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          514                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    10966                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  920                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            134522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.080269                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.588379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  111986     83.25%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1370      1.02%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1055      0.78%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1337      0.99%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1263      0.94%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1045      0.78%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1548      1.15%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1080      0.80%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   13838     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              134522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.080419                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.364719                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   28364                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                84419                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    17337                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2159                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2243                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                133740                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2243                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   29701                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  39564                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2482                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    17989                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                42543                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                125986                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   66                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   311                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 41920                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             134360                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               315738                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          185932                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups             5307                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps                63448                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   70907                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                72                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            65                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     7367                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               13188                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              12243                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              397                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             397                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    110491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                356                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    95172                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              609                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          50932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        68695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       134522                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.707483                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.735782                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             108107     80.36%     80.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               6871      5.11%     85.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3753      2.79%     88.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               2846      2.12%     90.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               3409      2.53%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               3258      2.42%     95.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               2874      2.14%     97.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2145      1.59%     99.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1259      0.94%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         134522                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1249     83.38%     83.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     83.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   14      0.93%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    71      4.74%     89.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   67      4.47%     93.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                7      0.47%     93.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              90      6.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              975      1.02%      1.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                71376     75.00%     76.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  60      0.06%     76.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   97      0.10%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                941      0.99%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               11263     11.83%     89.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               7218      7.58%     96.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead            176      0.18%     96.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          3066      3.22%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 95172                       # Type of FU issued
system.cpu3.iq.rate                          0.467457                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1498                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015740                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            318216                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           156996                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        84041                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads               8757                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes              4823                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         4199                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 91293                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                   4402                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads             801                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6492                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         4679                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2243                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   7589                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                29551                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             110847                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                13188                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               12243                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               159                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                29512                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           451                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2463                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2914                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                90286                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                10548                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             4886                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       20187                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    9057                       # Number of branches executed
system.cpu3.iew.exec_stores                      9639                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.443459                       # Inst execution rate
system.cpu3.iew.wb_sent                         89166                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        88240                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    59371                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    91965                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.433409                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.645583                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          50943                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2214                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       126318                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.474311                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.481490                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       107455     85.07%     85.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         7036      5.57%     90.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2680      2.12%     92.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         3213      2.54%     95.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1471      1.16%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          718      0.57%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          573      0.45%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          409      0.32%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         2763      2.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       126318                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               30050                       # Number of instructions committed
system.cpu3.commit.committedOps                 59914                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         14260                       # Number of memory references committed
system.cpu3.commit.loads                         6696                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                      6756                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                      3967                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    58821                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 437                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass          240      0.40%      0.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           44365     74.05%     74.45% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             48      0.08%     74.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              77      0.13%     74.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           924      1.54%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6543     10.92%     87.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          4779      7.98%     95.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          153      0.26%     95.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         2785      4.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            59914                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 2763                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      234412                       # The number of ROB reads
system.cpu3.rob.rob_writes                     230110                       # The number of ROB writes
system.cpu3.timesIdled                            433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          69073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                      30050                       # Number of Instructions Simulated
system.cpu3.committedOps                        59914                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.775208                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.775208                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.147597                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147597                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  124494                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  68561                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     5065                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    1053                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    42331                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   24188                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  40921                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              106                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          250.247329                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              16246                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.416260                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   250.247329                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.488764                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.488764                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           136567                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          136567                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data         9166                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           9166                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         7080                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          7080                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        16246                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           16246                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        16246                       # number of overall hits
system.cpu3.dcache.overall_hits::total          16246                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          295                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          295                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          453                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data          748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          748                       # number of overall misses
system.cpu3.dcache.overall_misses::total          748                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     20592054                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     20592054                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     27491148                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     27491148                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     48083202                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     48083202                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     48083202                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     48083202                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         9461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         9461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         7533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         7533                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        16994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        16994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        16994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        16994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031181                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031181                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.060135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060135                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.044016                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.044016                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.044016                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.044016                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 69803.572881                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69803.572881                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 60686.860927                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60686.860927                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 64282.355615                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 64282.355615                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 64282.355615                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 64282.355615                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1278                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   106.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks           67                       # number of writebacks
system.cpu3.dcache.writebacks::total               67                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          132                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          164                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          452                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          452                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          616                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     12306015                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     12306015                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     27109530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     27109530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     39415545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     39415545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     39415545                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     39415545                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.017334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.060003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.036248                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036248                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.036248                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036248                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 75036.676829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75036.676829                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 59976.836283                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59976.836283                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 63986.274351                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 63986.274351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 63986.274351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 63986.274351                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              284                       # number of replacements
system.cpu3.icache.tags.tagsinuse          385.913329                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               9977                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              796                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            12.533920                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   385.913329                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.753737                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.753737                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            88524                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           88524                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst         9977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           9977                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         9977                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            9977                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         9977                       # number of overall hits
system.cpu3.icache.overall_hits::total           9977                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          989                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          989                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           989                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          989                       # number of overall misses
system.cpu3.icache.overall_misses::total          989                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     61302968                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     61302968                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     61302968                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     61302968                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     61302968                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     61302968                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        10966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        10966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        10966                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        10966                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        10966                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        10966                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.090188                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.090188                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.090188                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.090188                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.090188                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.090188                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61984.800809                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61984.800809                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61984.800809                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61984.800809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61984.800809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61984.800809                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          284                       # number of writebacks
system.cpu3.icache.writebacks::total              284                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          193                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          193                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          796                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          796                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     50815466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     50815466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     50815466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     50815466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     50815466                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     50815466                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.072588                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.072588                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.072588                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.072588                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.072588                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.072588                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63838.525126                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63838.525126                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements               2                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse         751.498764                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs               437                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1359                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.321560                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.005251                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   495.060410                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data   256.433104                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.120864                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.062606                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.183471                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1357                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1197                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.331299                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses            8547                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses           8547                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks           67                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total           67                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          280                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          280                       # number of WritebackClean hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           50                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           50                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           50                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             53                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           50                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data            3                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            53                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          452                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          452                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          746                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          746                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          161                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          161                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          746                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data          613                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1359                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          746                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data          613                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1359                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     26658315                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     26658315                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     49860423                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     49860423                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     12124863                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     12124863                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     49860423                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data     38783178                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total     88643601                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     49860423                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data     38783178                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total     88643601                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks           67                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total           67                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          280                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          280                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          452                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          452                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          796                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          796                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          164                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          796                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data          616                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         1412                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          796                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data          616                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         1412                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.937186                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.937186                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.981707                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.981707                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.937186                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.995130                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.962465                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.937186                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.995130                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.962465                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 58978.573009                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 58978.573009                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66837.028150                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66837.028150                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 75309.708075                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 75309.708075                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66837.028150                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 63267.827080                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 65227.079470                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66837.028150                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 63267.827080                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 65227.079470                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          452                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          452                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          746                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          746                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          746                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data          613                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1359                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          746                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data          613                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1359                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     25381244                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     25381244                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     47749778                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     47749778                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     11670403                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     11670403                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     47749778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data     37051647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total     84801425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     47749778                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data     37051647                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total     84801425                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.937186                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.981707                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.981707                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.995130                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.962465                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.995130                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.962465                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 56153.194690                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 56153.194690                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64007.745308                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 72486.975155                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72486.975155                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 60443.143556                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 62399.871229                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 60443.143556                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 62399.871229                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         1802                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests          391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp          960                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty           67                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          284                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict           41                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          452                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          451                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          796                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          164                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1876                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         1337                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total             3213                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        69120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            112768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                          2                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         1414                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.004950                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.070210                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              1407     99.50%     99.50% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1                 7      0.50%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          1414                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy        833832                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       795204                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy       614385                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  3075.355550                       # Cycle average of tags in use
system.l3.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      5516                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.000181                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       509.616895                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data       265.842779                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       509.358429                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data       271.044429                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       507.133672                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data       260.695031                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       495.153688                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data       256.510627                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.003888                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.002028                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.003886                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.002068                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.003869                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.001989                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.003778                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.001957                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.023463                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          5516                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          635                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4881                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.042084                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     93820                       # Number of tag accesses
system.l3.tags.data_accesses                    93820                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu0.data             485                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             475                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             466                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             451                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                1877                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          750                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          751                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          172                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          753                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          155                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          746                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          161                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3641                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                750                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data                638                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                751                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data                647                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                753                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data                621                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                746                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data                612                       # number of demand (read+write) misses
system.l3.demand_misses::total                   5518                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               750                       # number of overall misses
system.l3.overall_misses::cpu0.data               638                       # number of overall misses
system.l3.overall_misses::cpu1.inst               751                       # number of overall misses
system.l3.overall_misses::cpu1.data               647                       # number of overall misses
system.l3.overall_misses::cpu2.inst               753                       # number of overall misses
system.l3.overall_misses::cpu2.data               621                       # number of overall misses
system.l3.overall_misses::cpu3.inst               746                       # number of overall misses
system.l3.overall_misses::cpu3.data               612                       # number of overall misses
system.l3.overall_misses::total                  5518                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     24298395                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     24031300                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     24577676                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     23485375                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      96392746                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     43614024                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     11179368                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     43176052                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     11825718                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     43314874                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     10890743                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     44562563                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     10940518                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    219503860                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     43614024                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     35477763                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     43176052                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     35857018                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     43314874                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     35468419                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     44562563                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     34425893                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        315896606                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     43614024                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     35477763                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     43176052                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     35857018                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     43314874                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     35468419                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     44562563                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     34425893                       # number of overall miss cycles
system.l3.overall_miss_latency::total       315896606                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu0.data           485                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           475                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           466                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           451                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1877                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          750                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          153                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          751                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          753                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          746                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          161                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3641                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              750                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data              638                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              751                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data              647                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              753                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data              621                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              746                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data              612                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 5518                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             750                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data             638                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             751                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data             647                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             753                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data             621                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             746                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data             612                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                5518                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 50099.783505                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 50592.210526                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 52741.793991                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 52074.002217                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 51354.686201                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58152.032000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 73067.764706                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57491.414115                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 68754.174419                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57523.073041                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 70262.858065                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59735.339142                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 67953.527950                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60286.695963                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58152.032000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 55607.778997                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 55420.429675                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57523.073041                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 57115.006441                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59735.339142                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 56251.459150                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 57248.388184                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58152.032000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 55607.778997                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 55420.429675                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57523.073041                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 57115.006441                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59735.339142                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 56251.459150                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 57248.388184                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          485                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          475                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          466                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          451                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           1877                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          750                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          751                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          172                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          753                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          155                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          746                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          161                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3641                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           750                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data           638                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           751                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data           647                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           753                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data           621                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           746                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data           612                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              5518                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          750                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data          638                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          751                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data          647                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          753                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data          621                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          746                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data          612                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             5518                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     20995573                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     20794930                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     21395842                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     20406163                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     83592508                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     38491671                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     10135003                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38052106                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     10651072                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     38175655                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data      9832798                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39471927                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data      9842080                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    194652312                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     38491671                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     31130576                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38052106                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     31446002                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     38175655                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     31228640                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39471927                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     30248243                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    278244820                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     38491671                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     31130576                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38052106                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     31446002                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     38175655                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     31228640                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39471927                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     30248243                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    278244820                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 43289.841237                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 43778.800000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 45913.824034                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 45246.481153                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 44535.166755                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 66241.849673                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61924.837209                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 63437.406452                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 61130.931677                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53461.222741                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 48794.006270                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 48602.785162                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 50287.665056                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 49425.233660                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 50424.940196                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 48794.006270                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 48602.785162                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 50287.665056                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 49425.233660                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 50424.940196                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          5517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3641                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3641                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        11033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        11033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5517                       # Request fanout histogram
system.membus.reqLayer8.occupancy             7160746                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28950370                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.7                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         5519                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED     67796802                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3641                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1877                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1875                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3641                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         2775                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         2795                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         2748                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         2717                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 11035                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side        88768                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side        87936                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side        86912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 353024                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             5518                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   5518    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               5518                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            8376713                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           4400460                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             6.5                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy           4435038                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy           4361002                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             6.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy           4311714                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             6.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
