`include "defines.v"
module if_id(
	input wire rst,
	input wire clk,
	
	//æ¥è‡ªå–æŒ‡é˜¶æ®µçš„ä¿¡å?
	input wire[`InstAddrBus] if_pc,
	
	//æš‚åœä¿¡å·
	input wire stall_pre,	//å‰ä¸€ä¸ªé˜¶æ®µçš„æš‚åœä¿¡å·
	input wire stall_next,	//åä¸€ä¸ªé˜¶æ®µçš„æš‚åœä¿¡å·
	
	//ä¼ é?’ç»™è¯‘ç é˜¶æ®µçš„ä¿¡å?
	output reg[`InstAddrBus] id_pc
);

always@(posedge clk) begin
	if(rst == `RstEnable) begin
		id_pc <= `ZeroWord;
		end
	else if(stall_pre == 1'b1 && stall_next == 1'b0) begin	//å–æŒ‡æš‚åœ,è¯‘ç ç»§ç»­
		id_pc <= `ZeroWord;
		end	
	else if(stall_pre == 1'b0) begin
		id_pc <= if_pc;
		end
	else begin	//é»˜è®¤ä¿æŒä¿¡å·ä¸å˜
		id_pc <= id_pc;
		end
end

endmodule		