// Seed: 1486369303
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5
);
  assign id_2 = 'd0;
  wire id_7;
  tri  id_8 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output logic id_3,
    input tri id_4
);
  reg id_6;
  always @(posedge id_2, posedge 1) id_3 = #1 id_6;
  module_0(
      id_2, id_0, id_1, id_4, id_1, id_2
  );
endmodule
