Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,431
design__inferred_latch__count,0
design__instance__count,8493
design__instance__area,68110.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,55
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.003653094172477722
power__switching__total,0.001848285086452961
power__leakage__total,7.295604831369928E-8
power__total,0.0055014523677527905
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3004963862794638
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3291233212455948
timing__hold__ws__corner:nom_tt_025C_1v80,0.3171403229794301
timing__setup__ws__corner:nom_tt_025C_1v80,3.2029553249572924
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317140
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.604555
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,11
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,55
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.32404199685162943
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3461039053317241
timing__hold__ws__corner:nom_ss_100C_1v60,0.857342332505366
timing__setup__ws__corner:nom_ss_100C_1v60,0.5218421398261546
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.857342
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.521842
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,55
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2873880936792892
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3089375787078758
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11045747962268847
timing__setup__ws__corner:nom_ff_n40C_1v95,3.8630628678238375
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110457
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.283392
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,23
design__max_fanout_violation__count,55
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28235112269641205
clock__skew__worst_setup,0.30440092974519606
timing__hold__ws,0.1081483821996161
timing__setup__ws,0.25946712179890774
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108148
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.259467
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,8493
design__instance__area__stdcell,68110.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.614305
design__instance__utilization__stdcell,0.614305
design__instance__count__class:buffer,9
design__instance__count__class:inverter,162
design__instance__count__class:sequential_cell,934
design__instance__count__class:multi_input_combinational_cell,4823
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6447
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,139952
design__violations,0
design__instance__count__class:timing_repair_buffer,877
design__instance__count__class:clock_buffer,69
design__instance__count__class:clock_inverter,37
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,459
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
route__net,6884
route__net__special,2
route__drc_errors__iter:1,3135
route__wirelength__iter:1,162502
route__drc_errors__iter:2,1630
route__wirelength__iter:2,160589
route__drc_errors__iter:3,1443
route__wirelength__iter:3,160379
route__drc_errors__iter:4,117
route__wirelength__iter:4,160079
route__drc_errors__iter:5,0
route__wirelength__iter:5,160071
route__drc_errors,0
route__wirelength,160071
route__vias,49149
route__vias__singlecut,49149
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,623.2
timing__unannotated_net__count__corner:nom_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,55
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2931686365539387
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3207491862897667
timing__hold__ws__corner:min_tt_025C_1v80,0.3133456915962443
timing__setup__ws__corner:min_tt_025C_1v80,3.2339234427928147
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313346
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.669527
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,55
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.31363509899137343
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3340995075161546
timing__hold__ws__corner:min_ss_100C_1v60,0.8504097666766328
timing__setup__ws__corner:min_ss_100C_1v60,0.785277642916516
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.850410
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.785278
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,55
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28235112269641205
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.30440092974519606
timing__hold__ws__corner:min_ff_n40C_1v95,0.1081483821996161
timing__setup__ws__corner:min_ff_n40C_1v95,3.8852335781634224
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108148
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.324872
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,55
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3091615662094287
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3369840335491644
timing__hold__ws__corner:max_tt_025C_1v80,0.3212059598105915
timing__setup__ws__corner:max_tt_025C_1v80,3.170954255590445
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321206
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.549631
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,76
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,23
design__max_fanout_violation__count__corner:max_ss_100C_1v60,55
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.33256839889959133
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.358624556868345
timing__hold__ws__corner:max_ss_100C_1v60,0.8654870398666666
timing__setup__ws__corner:max_ss_100C_1v60,0.25946712179890774
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.865487
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.259467
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,76
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,55
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.29486444676086315
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3123834335180115
timing__hold__ws__corner:max_ff_n40C_1v95,0.11252626926528436
timing__setup__ws__corner:max_ff_n40C_1v95,3.839145998661737
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112526
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.247021
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,76
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,76
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000088791
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000880774
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000136322
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000880774
design_powergrid__voltage__worst,0.0000880774
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.000088791
design_powergrid__drop__worst__net:VPWR,0.000088791
design_powergrid__voltage__worst__net:VGND,0.0000880774
design_powergrid__drop__worst__net:VGND,0.0000880774
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013900000000000000747427293668057046716057811863720417022705078125
ir__drop__worst,0.000088800000000000003604928855427402822897420264780521392822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
