15:45:50 **** Build of project mb15_bsp ****
make -k all 
libgen -hw ../hw_platform_1/system.xml\
	       \
	       -pe MbCluster1_mb07_64Kb_microblaze_0 \
	       -log libgen.log \
	       system.mss
libgen
Xilinx EDK 2013.4 Build EDK_2013.4.20131205
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: libgen -hw ../hw_platform_1/system.xml -pe
MbCluster1_mb07_64Kb_microblaze_0 -log libgen.log system.mss 


Staging source files.
Running DRCs.
Running generate.
WARNING:EDK - : Bus Clock frequency information is not available in the design,
   for MbCluster1_microblaze_0_axi_periph_s07_couplers_s07_data_fifo. Assuming a
   default frequency of 100MHz




Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mlittle-endian -mxl-soft-mul -mxl-barrel-shift -mno-xl-soft-div
-mcpu=v9.3  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections
-fdata-sections"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mlittle-endian -mxl-soft-mul -mxl-barrel-shift -mno-xl-soft-div
-mcpu=v9.3  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections
-fdata-sections"'.
"Compiling common"
"Compiling standalone";
"Compiling bram"
"Compiling tmrctr"
"Compiling uartlite"
"Compiling cpu"
Running execs_generate.
'Finished building libraries'

15:46:01 Build Finished (took 11s.263ms)

