#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001204b90 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale -9 -12;
v0000000001262d60_0 .var "clk", 0 0;
v0000000001263800_0 .var "reset", 0 0;
S_0000000001204d20 .scope module, "uut" "cpu_top" 2 6, 3 2 0, S_0000000001204b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000000012a0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001263760_0 .net/2u *"_ivl_0", 31 0, L_00000000012a0088;  1 drivers
v0000000001262ea0_0 .net *"_ivl_15", 0 0, L_0000000001263260;  1 drivers
v0000000001262c20_0 .net *"_ivl_16", 15 0, L_0000000001262900;  1 drivers
v0000000001263940_0 .net "alu_b", 31 0, L_000000000127d010;  1 drivers
v0000000001262540_0 .var "alu_ctrl", 2 0;
v0000000001261be0_0 .net "alu_out", 31 0, v000000000120b700_0;  1 drivers
v0000000001262fe0_0 .var "alu_src_imm", 0 0;
v0000000001262180_0 .net "clk", 0 0, v0000000001262d60_0;  1 drivers
v0000000001262720_0 .net "imm", 31 0, L_00000000012638a0;  1 drivers
v0000000001262ae0_0 .net "imm16", 15 0, L_00000000012631c0;  1 drivers
v0000000001261c80_0 .net "instr", 31 0, L_00000000012084c0;  1 drivers
v00000000012625e0_0 .net "mem_out", 31 0, L_0000000001208df0;  1 drivers
v00000000012624a0_0 .var "mem_to_reg", 0 0;
v00000000012633a0_0 .var "mem_write", 0 0;
v0000000001263440_0 .net "opcode", 5 0, L_0000000001263620;  1 drivers
v00000000012634e0_0 .net "pc", 31 0, v000000000120bfc0_0;  1 drivers
v0000000001262a40_0 .net "pc_next", 31 0, L_0000000001262360;  1 drivers
v0000000001261dc0_0 .net "rd", 4 0, L_0000000001261b40;  1 drivers
v0000000001261e60_0 .var "rd_is_rt", 0 0;
v00000000012636c0_0 .net "reg_data1", 31 0, L_00000000012627c0;  1 drivers
v0000000001261d20_0 .net "reg_data2", 31 0, L_000000000127d470;  1 drivers
v0000000001261f00_0 .var "reg_write", 0 0;
v0000000001262b80_0 .net "reset", 0 0, v0000000001263800_0;  1 drivers
v0000000001262680_0 .net "rs", 4 0, L_0000000001261aa0;  1 drivers
v0000000001262cc0_0 .net "rt", 4 0, L_0000000001263080;  1 drivers
v0000000001263120_0 .net "waddr", 4 0, L_0000000001261fa0;  1 drivers
v0000000001263580_0 .net "wdata", 31 0, L_000000000127d510;  1 drivers
E_00000000012097a0 .event edge, v0000000001263440_0;
L_0000000001262360 .arith/sum 32, v000000000120bfc0_0, L_00000000012a0088;
L_0000000001263620 .part L_00000000012084c0, 26, 6;
L_0000000001261aa0 .part L_00000000012084c0, 21, 5;
L_0000000001263080 .part L_00000000012084c0, 16, 5;
L_0000000001261b40 .part L_00000000012084c0, 11, 5;
L_00000000012631c0 .part L_00000000012084c0, 0, 16;
L_0000000001263260 .part L_00000000012631c0, 15, 1;
LS_0000000001262900_0_0 .concat [ 1 1 1 1], L_0000000001263260, L_0000000001263260, L_0000000001263260, L_0000000001263260;
LS_0000000001262900_0_4 .concat [ 1 1 1 1], L_0000000001263260, L_0000000001263260, L_0000000001263260, L_0000000001263260;
LS_0000000001262900_0_8 .concat [ 1 1 1 1], L_0000000001263260, L_0000000001263260, L_0000000001263260, L_0000000001263260;
LS_0000000001262900_0_12 .concat [ 1 1 1 1], L_0000000001263260, L_0000000001263260, L_0000000001263260, L_0000000001263260;
L_0000000001262900 .concat [ 4 4 4 4], LS_0000000001262900_0_0, LS_0000000001262900_0_4, LS_0000000001262900_0_8, LS_0000000001262900_0_12;
L_00000000012638a0 .concat [ 16 16 0 0], L_00000000012631c0, L_0000000001262900;
L_0000000001261fa0 .functor MUXZ 5, L_0000000001261b40, L_0000000001263080, v0000000001261e60_0, C4<>;
L_000000000127d010 .functor MUXZ 32, L_000000000127d470, L_00000000012638a0, v0000000001262fe0_0, C4<>;
L_000000000127d510 .functor MUXZ 32, v000000000120b700_0, L_0000000001208df0, v00000000012624a0_0, C4<>;
S_00000000011e87b0 .scope module, "alu1" "alu" 3 103, 4 2 0, S_0000000001204d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "y";
v000000000120c920_0 .net "a", 31 0, L_00000000012627c0;  alias, 1 drivers
v000000000120cce0_0 .net "alu_ctrl", 2 0, v0000000001262540_0;  1 drivers
v000000000120bb60_0 .net "b", 31 0, L_000000000127d010;  alias, 1 drivers
v000000000120b700_0 .var "y", 31 0;
E_000000000120a020 .event edge, v000000000120cce0_0, v000000000120c920_0, v000000000120bb60_0;
S_00000000011e8940 .scope module, "dmem" "data_mem" 3 113, 5 2 0, S_0000000001204d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /OUTPUT 32 "rd";
    .port_info 4 /INPUT 1 "clk";
L_0000000001208df0 .functor BUFZ 32, L_000000000127d830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000120cd80_0 .net *"_ivl_0", 31 0, L_000000000127d830;  1 drivers
v000000000120c600_0 .net *"_ivl_3", 29 0, L_000000000127c930;  1 drivers
v000000000120c060_0 .net "addr", 31 0, v000000000120b700_0;  alias, 1 drivers
v000000000120cc40_0 .net "clk", 0 0, v0000000001262d60_0;  alias, 1 drivers
v000000000120bca0_0 .var/i "i", 31 0;
v000000000120b980_0 .net "mem_write", 0 0, v00000000012633a0_0;  1 drivers
v000000000120bf20 .array "memory", 255 0, 31 0;
v000000000120bc00_0 .net "rd", 31 0, L_0000000001208df0;  alias, 1 drivers
v000000000120be80_0 .net "wd", 31 0, L_000000000127d470;  alias, 1 drivers
E_000000000120a120 .event posedge, v000000000120cc40_0;
L_000000000127d830 .array/port v000000000120bf20, L_000000000127c930;
L_000000000127c930 .part v000000000120b700_0, 2, 30;
S_00000000011e8ad0 .scope module, "imem" "instr_mem" 3 18, 6 2 0, S_0000000001204d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_00000000012084c0 .functor BUFZ 32, L_0000000001262220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000120bd40_0 .net *"_ivl_0", 31 0, L_0000000001262220;  1 drivers
v000000000120c420_0 .net *"_ivl_3", 29 0, L_0000000001262e00;  1 drivers
v000000000120c380_0 .net "addr", 31 0, v000000000120bfc0_0;  alias, 1 drivers
v000000000120b160_0 .var/i "i", 31 0;
v000000000120c240_0 .net "instr", 31 0, L_00000000012084c0;  alias, 1 drivers
v000000000120b2a0 .array "memory", 255 0, 31 0;
L_0000000001262220 .array/port v000000000120b2a0, L_0000000001262e00;
L_0000000001262e00 .part v000000000120bfc0_0, 2, 30;
S_00000000011e6990 .scope module, "pc1" "pc" 3 11, 7 2 0, S_0000000001204d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v000000000120c560_0 .net "clk", 0 0, v0000000001262d60_0;  alias, 1 drivers
v000000000120bfc0_0 .var "pc", 31 0;
v000000000120c1a0_0 .net "pc_next", 31 0, L_0000000001262360;  alias, 1 drivers
v000000000120ce20_0 .net "reset", 0 0, v0000000001263800_0;  alias, 1 drivers
S_00000000011e6b20 .scope module, "rf" "reg_file" 3 88, 8 2 0, S_0000000001204d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /OUTPUT 32 "rd1";
    .port_info 6 /OUTPUT 32 "rd2";
    .port_info 7 /INPUT 1 "clk";
v000000000120bde0_0 .net *"_ivl_0", 31 0, L_00000000012622c0;  1 drivers
v000000000120c880_0 .net *"_ivl_10", 31 0, L_00000000012620e0;  1 drivers
v000000000120c100_0 .net *"_ivl_12", 6 0, L_0000000001262400;  1 drivers
L_00000000012a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000120cb00_0 .net *"_ivl_15", 1 0, L_00000000012a01a8;  1 drivers
v000000000120c9c0_0 .net *"_ivl_18", 31 0, L_0000000001262860;  1 drivers
L_00000000012a01f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120c2e0_0 .net *"_ivl_21", 26 0, L_00000000012a01f0;  1 drivers
L_00000000012a0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120cec0_0 .net/2u *"_ivl_22", 31 0, L_00000000012a0238;  1 drivers
v000000000120b340_0 .net *"_ivl_24", 0 0, L_00000000012629a0;  1 drivers
L_00000000012a0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120bac0_0 .net/2u *"_ivl_26", 31 0, L_00000000012a0280;  1 drivers
v000000000120c4c0_0 .net *"_ivl_28", 31 0, L_000000000127bb70;  1 drivers
L_00000000012a00d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120ba20_0 .net *"_ivl_3", 26 0, L_00000000012a00d0;  1 drivers
v000000000120c6a0_0 .net *"_ivl_30", 6 0, L_000000000127ca70;  1 drivers
L_00000000012a02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000120b8e0_0 .net *"_ivl_33", 1 0, L_00000000012a02c8;  1 drivers
L_00000000012a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120c740_0 .net/2u *"_ivl_4", 31 0, L_00000000012a0118;  1 drivers
v000000000120b200_0 .net *"_ivl_6", 0 0, L_0000000001262040;  1 drivers
L_00000000012a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000120b480_0 .net/2u *"_ivl_8", 31 0, L_00000000012a0160;  1 drivers
v000000000120ca60_0 .net "clk", 0 0, v0000000001262d60_0;  alias, 1 drivers
v000000000120d000_0 .var/i "i", 31 0;
v000000000120c7e0_0 .net "rd", 4 0, L_0000000001261fa0;  alias, 1 drivers
v000000000120b5c0_0 .net "rd1", 31 0, L_00000000012627c0;  alias, 1 drivers
v000000000120b660_0 .net "rd2", 31 0, L_000000000127d470;  alias, 1 drivers
v000000000120b7a0_0 .net "reg_write", 0 0, v0000000001261f00_0;  1 drivers
v000000000120b840 .array "regs", 31 0, 31 0;
v00000000011de6e0_0 .net "rs", 4 0, L_0000000001261aa0;  alias, 1 drivers
v0000000001263300_0 .net "rt", 4 0, L_0000000001263080;  alias, 1 drivers
v0000000001262f40_0 .net "wd", 31 0, L_000000000127d510;  alias, 1 drivers
L_00000000012622c0 .concat [ 5 27 0 0], L_0000000001261aa0, L_00000000012a00d0;
L_0000000001262040 .cmp/eq 32, L_00000000012622c0, L_00000000012a0118;
L_00000000012620e0 .array/port v000000000120b840, L_0000000001262400;
L_0000000001262400 .concat [ 5 2 0 0], L_0000000001261aa0, L_00000000012a01a8;
L_00000000012627c0 .functor MUXZ 32, L_00000000012620e0, L_00000000012a0160, L_0000000001262040, C4<>;
L_0000000001262860 .concat [ 5 27 0 0], L_0000000001263080, L_00000000012a01f0;
L_00000000012629a0 .cmp/eq 32, L_0000000001262860, L_00000000012a0238;
L_000000000127bb70 .array/port v000000000120b840, L_000000000127ca70;
L_000000000127ca70 .concat [ 5 2 0 0], L_0000000001263080, L_00000000012a02c8;
L_000000000127d470 .functor MUXZ 32, L_000000000127bb70, L_00000000012a0280, L_00000000012629a0, C4<>;
    .scope S_00000000011e6990;
T_0 ;
    %wait E_000000000120a120;
    %load/vec4 v000000000120ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000120bfc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000120c1a0_0;
    %assign/vec4 v000000000120bfc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011e8ad0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000120b160_0, 0, 32;
T_1.0 ;
    %load/vec4 v000000000120b160_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000120b160_0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %load/vec4 v000000000120b160_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000120b160_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 268501002, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %pushi/vec4 268566548, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %pushi/vec4 2234368, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %pushi/vec4 201523200, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %pushi/vec4 134479872, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %pushi/vec4 75573248, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000120b2a0, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000011e6b20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000120d000_0, 0, 32;
T_2.0 ;
    %load/vec4 v000000000120d000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000120d000_0;
    %store/vec4a v000000000120b840, 4, 0;
    %load/vec4 v000000000120d000_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000120d000_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000000011e6b20;
T_3 ;
    %wait E_000000000120a120;
    %load/vec4 v000000000120b7a0_0;
    %load/vec4 v000000000120c7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000001262f40_0;
    %load/vec4 v000000000120c7e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000120b840, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011e87b0;
T_4 ;
    %wait E_000000000120a020;
    %load/vec4 v000000000120cce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000120b700_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000000000120c920_0;
    %load/vec4 v000000000120bb60_0;
    %add;
    %store/vec4 v000000000120b700_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000000000120c920_0;
    %load/vec4 v000000000120bb60_0;
    %sub;
    %store/vec4 v000000000120b700_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000011e8940;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000120bca0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000000000120bca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000120bca0_0;
    %store/vec4a v000000000120bf20, 4, 0;
    %load/vec4 v000000000120bca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000120bca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000000011e8940;
T_6 ;
    %wait E_000000000120a120;
    %load/vec4 v000000000120b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000120be80_0;
    %load/vec4 v000000000120c060_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000120bf20, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001204d20;
T_7 ;
    %wait E_00000000012097a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001261f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012633a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012624a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001262fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001261e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %load/vec4 v0000000001263440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261f00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012624a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001262fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012633a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001262fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001262fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001261e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001262540_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001204b90;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000000001262d60_0;
    %inv;
    %store/vec4 v0000000001262d60_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001204b90;
T_9 ;
    %vpi_call 2 12 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001204b90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001262d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001263800_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001263800_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu_top.v";
    "alu.v";
    "data_mem.v";
    "instr_mem.v";
    "pc.v";
    "reg_file.v";
