<stg><name>DCT_Loop_3_proc1</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1  %p_read_128 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

]]></node>
<StgValue><ssdm name="p_read_128"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %write_idx = phi i7 [ 0, %newFuncRoot ], [ %write_idx_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="write_idx"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond = icmp eq i7 %write_idx, -63

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %write_idx_1 = add i7 %write_idx, 1

]]></node>
<StgValue><ssdm name="write_idx_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.exitStub, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %write_idx, i32 6)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="7">
<![CDATA[
_ifconv:1  %tmp_34 = trunc i7 %write_idx to i6

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:2  %tmp_12 = zext i6 %tmp_34 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %Ymat_addr = getelementptr [64 x float]* %Ymat, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="Ymat_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:4  %Ymat_load = load float* %Ymat_addr, align 4

]]></node>
<StgValue><ssdm name="Ymat_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:4  %Ymat_load = load float* %Ymat_addr, align 4

]]></node>
<StgValue><ssdm name="Ymat_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %tempval = bitcast float %Ymat_load to i32

]]></node>
<StgValue><ssdm name="tempval"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %storemerge = select i1 %tmp, i32 %p_read_128, i32 %tempval

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %storemerge)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:8  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="Y" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="Y"/></StgValue>
</port>
<port id="28" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="29" name="Ymat" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Ymat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="_ssdm_op_SpecInterface" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="Y" to="stg_4" fromId="27" toId="4">
</dataflow>
<dataflow id="34" from="p_str111" to="stg_4" fromId="33" toId="4">
</dataflow>
<dataflow id="36" from="stg_35" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="stg_35" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="38" from="stg_35" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="39" from="stg_35" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="41" from="p_str10" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="42" from="p_str10" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="43" from="p_str10" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i32" to="p_read_128" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="p_read" to="p_read_128" fromId="28" toId="5">
</dataflow>
<dataflow id="48" from="stg_47" to="write_idx" fromId="47" toId="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="49" from="stg_6" to="write_idx" fromId="6" toId="7">
</dataflow>
<dataflow id="50" from="write_idx_1" to="write_idx" fromId="10" toId="7">
<BackEdge/>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="51" from="stg_22" to="write_idx" fromId="22" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="stg_54" to="empty" fromId="54" toId="8">
</dataflow>
<dataflow id="58" from="write_idx" to="exitcond" fromId="7" toId="9">
</dataflow>
<dataflow id="60" from="stg_59" to="exitcond" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="write_idx" to="write_idx_1" fromId="7" toId="10">
</dataflow>
<dataflow id="63" from="stg_62" to="write_idx_1" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="exitcond" to="stg_11" fromId="9" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="write_idx" to="tmp" fromId="7" toId="12">
</dataflow>
<dataflow id="69" from="stg_68" to="tmp" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="write_idx" to="tmp_34" fromId="7" toId="13">
</dataflow>
<dataflow id="71" from="tmp_34" to="tmp_12" fromId="13" toId="14">
</dataflow>
<dataflow id="72" from="Ymat" to="Ymat_addr" fromId="29" toId="15">
</dataflow>
<dataflow id="74" from="stg_73" to="Ymat_addr" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="tmp_12" to="Ymat_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="76" from="Ymat_addr" to="Ymat_load" fromId="15" toId="16">
</dataflow>
<dataflow id="77" from="Ymat_addr" to="Ymat_load" fromId="15" toId="18">
</dataflow>
<dataflow id="78" from="Ymat_load" to="tempval" fromId="18" toId="19">
</dataflow>
<dataflow id="79" from="tmp" to="storemerge" fromId="12" toId="20">
</dataflow>
<dataflow id="80" from="p_read_128" to="storemerge" fromId="5" toId="20">
</dataflow>
<dataflow id="81" from="tempval" to="storemerge" fromId="19" toId="20">
</dataflow>
<dataflow id="83" from="_ssdm_op_Write.ap_fifo.i32P" to="stg_21" fromId="82" toId="21">
</dataflow>
<dataflow id="84" from="Y" to="stg_21" fromId="27" toId="21">
</dataflow>
<dataflow id="85" from="storemerge" to="stg_21" fromId="20" toId="21">
</dataflow>
<dataflow id="86" from="exitcond" to="stg_2" fromId="9" toId="2">
</dataflow>
<dataflow id="87" from="tmp" to="stg_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
