
*** Running vivado
    with args -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vpl.tcl -notrace
INFO: Dispatch client connection id - 39905
WARNING: failed to connect to dispatch server - client already initialized
[12:01:03] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcku15p-ffva1156-2LV-e -force prj prj
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[12:01:04] Run vpl: Step create_project: Completed
[12:01:04] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:u2:part0:1.0 [current_project]
INFO: [OCL_UTIL] setting ip_repo_paths: .local/hw_platform/iprepo /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0 .local/hw_platform/iprepo /tools/Xilinx/Vitis/2021.1/data/cache/xilinx .local/hw_platform/ipcache /tools/Xilinx/Vitis/2021.1/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:icap_arb:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/icap_arb_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:mailbox:2.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/mailbox_v2_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_msp432_bsl_crc_gen:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_msp432_bsl_crc_gen_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_hwicap:3.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_hwicap_v3_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202110_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [BD 41-2613] The output directory /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/bd/202110_1_dev.gen/sources_1/bd/ulp for ulp cannot be found.
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/bd/202110_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
INFO: [Device 21-403] Loading part xcku15p-ffva1156-2LV-e
WARNING: [Device 21-425] Part: xcku15p is not listed in special parts list.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_ddr1_clk_ibufds_0
ulp_ddr1_clk_bufg_0
ulp_axi_bram_ctrl_0_0

WARNING: [IP_Flow 19-2162] IP 'ulp_axi_bram_ctrl_0_0' is locked:
* IP definition 'AXI BRAM Controller (4.1)' for IP 'ulp_axi_bram_ctrl_0_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ddr1_clk_bufg_0' is locked:
* IP definition 'Utility Buffer (2.2)' for IP 'ulp_ddr1_clk_bufg_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_ddr1_clk_ibufds_0' is locked:
* IP definition 'Utility Buffer (2.2)' for IP 'ulp_ddr1_clk_ibufds_0' (customized with software release 2021.1) has a different revision in the IP Catalog.
import_files: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3476.609 ; gain = 809.801 ; free physical = 7424 ; free virtual = 21852
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /io_clk_ddr_00_clk_p
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /io_clk_ddr_00_clk_n
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /io_ddr_00_ck_c
WARNING: [BD 41-1284] Cannot set parameter AXI_ARBITRATION_SCHEME on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter BURST_LENGTH on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAN_DEBUG on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_LATENCY on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter CAS_WRITE_LATENCY on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter CS_ENABLED on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter CUSTOM_PARTS on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_MASK_ENABLED on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter DATA_WIDTH on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_PART on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEMORY_TYPE on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter MEM_ADDR_MAP on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter SLOT on port /io_ddr_00_ck_t
WARNING: [BD 41-1284] Cannot set parameter TIMEPERIOD_PS on port /io_ddr_00_ck_t
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0_p
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0_p
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - ddr1_clk_bufg
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - ddr1_clk_ibufds
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddrmem_1
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_ddrmem_n_1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_periph_null
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - user_debug_bridge
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_user_debug_bridge_0:  Update content has started running 
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_xsdbm
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_debug_bridge_xsdbm_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_debug_bridge_xsdbm_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] ulp_debug_bridge_xsdbm_0:  Update content has started running 
Adding component instance block -- xilinx.com:ip:fpga_dna_module:1.0 - fpga_dna_module_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data_static
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data_static1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data_static
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data_static1
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_mgntpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data_static
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data_static1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_ddrmem_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
Successfully read diagram <ulp> from block design file </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_axi_interconnect_0_0 to use current project options
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
INFO: [IP_Flow 19-3420] Updated ulp_axi_interconnect_0_p_0 to use current project options
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
INFO: [IP_Flow 19-3420] Updated ulp_axi_interconnect_1_0 to use current project options
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
INFO: [IP_Flow 19-3420] Updated ulp_axi_interconnect_0_1 to use current project options
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_0 to use current project options
Excluding slave segment /ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK from address space /ii_level0_wire/ulp_m_axi_data_h2c_03.
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] ulp_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] ulp_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] ulp_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] ulp_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.1) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded ulp_ddr1_clk_bufg_0 (Utility Buffer 2.2) from revision 24 to revision 25
INFO: [IP_Flow 19-3422] Upgraded ulp_ddr1_clk_ibufds_0 (Utility Buffer 2.2) from revision 24 to revision 25
Wrote  : </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3632.602 ; gain = 155.992 ; free physical = 7187 ; free virtual = 21636
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[12:01:40] Run vpl: Step create_bd: Completed
[12:01:40] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_interconnect_0/S00_AXI
--- DPA:    Host masters: /axi_vip_0/M_AXI
--- DPA:    Axilite dict: SLR0 {ip slr1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite interconnect: slr1/interconnect_axilite_user
--- DPA:    AXI-Lite master: slr1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst slr1/reset_controllers/psreset_gate_pr_data/interconnect_aresetn mi ii_level0_wire/ULP_M_AXI_DATA_H2C_01}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: ii_level0_wire/ULP_M_AXI_DATA_H2C_01 (dedicated: true)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: slr1/reset_controllers/psreset_gate_pr_data/interconnect_aresetn
--- DPA:    Monitor dict: SLR0 {clk ulp_m_aclk_kernel_ref_clk_00 rst slr1/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_m_aclk_kernel_ref_clk_00
--- DPA:    Monitor reset: slr1/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/krnl_ro_rtl_1/m_axi_gmem' at <0x41_0000_0000 [ 32K ]>.
Slave segment '/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/krnl_ro_rtl_1/m_axi_gmem' at <0x40_0000_0000 [ 4G ]>.
Slave segment '/krnl_ro_rtl_1/s_axi_control/reg0' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_02' at <0x0181_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[12:01:40] Run vpl: Step update_bd: Completed
[12:01:40] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/ii_level0_wire/ulp_m_axi_data_h2c_01' to master interface '/regslice_periph_null/M_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [xilinx.com:ip:blk_mem_gen:8.4-1] /axi_bram_ctrl_0_bram Block Memory Generator IP is configured to use UltraRAM, but UltraRAM does not support Memory Initialization, hence elf association or Initialization of the memory through .coe or .mem  files is not possible
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:NULL)
WARNING: [BD 41-927] Following properties on pin /fpga_dna_module_0/s_axi_lite_aclk have been updated from connected ip, but BD cell '/fpga_dna_module_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </fpga_dna_module_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr1/freq_counter_0/clk have been updated from connected ip, but BD cell '/slr1/freq_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </slr1/freq_counter_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ii_level0_wire/ulp_s_data_dna_from_ulp_00
/fpga_dna_module_0/dna_dyn_data_dout

Wrote  : </home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_awid'(6) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_arid'(6) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_awid'(6) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_arid'(6) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(15) - Only lower order bits will be connected.
VHDL Output written to : /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/s00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_awid'(6) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_arid'(6) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_awid'(6) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/xbar/s_axi_arid'(6) to pin: '/axi_interconnect_1/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(15) - Only lower order bits will be connected.
VHDL Output written to : /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
VHDL Output written to : /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_slice_pr_reset_to_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_dna_from_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_dout_dna_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_perstn_out_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /blp_s_aclk_kernel_ref_clk_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /ulp_m_aclk_kernel_ref_clk_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_slice_pr_reset_to_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_dna_from_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_dout_dna_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_perstn_out_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /blp_s_aclk_kernel_ref_clk_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /ulp_m_aclk_kernel_ref_clk_00
WARNING: [BD 41-1753] The name 'ip_aclk_kernel2_ref_clk_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_aresetn_kernel_ref_clk_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_slice_pr_reset_to_ulp_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_clkwiz_kernel_clk_out1_locked_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /blp_s_aclk_kernel_ref_clk_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_slice_pr_reset_to_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_data_dna_from_ulp_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_dout_dna_00 not found for clock port /ulp_m_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_clkwiz_kernel_clk_out1_locked_00 not found for clock port /ulp_m_aclk_kernel_ref_clk_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_m_data_perstn_out_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_dna_from_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_dout_dna_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_slice_pr_reset_to_ulp_00 not found for clock port /blp_s_aclk_ctrl_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
CRITICAL WARNING: [BD 41-1287] Associated interface by name blp_s_data_perstn_out_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'IPDEF.P4CL' from '2734325' to '2777276' has been ignored for IP 'ulp_ii_level0_wire_0/ii_level0_wire_pxi_ii_core_0'
INFO: [IP_Flow 19-3422] Upgraded ii_level0_wire_pxi_ii_core_0 (PXI Isolation Interface Core Logic 1.0) from revision 0 to revision 1
Exporting to file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Block Design Tcl file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0_bd.tcl
Generated Hardware Definition File /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0_p .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr1_clk_bufg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr1_clk_ibufds .
Exporting to file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/hw_handoff/ulp_ddrmem_1_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/hw_handoff/ulp_ddrmem_1_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/synth/ulp_ddrmem_1_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddrmem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconstant_gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block psreset_ddrmem_n_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regslice_periph_null .
Exporting to file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/hw_handoff/ulp_user_debug_bridge_0.hwh
Generated Block Design Tcl file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/hw_handoff/ulp_user_debug_bridge_0_bd.tcl
Generated Hardware Definition File /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/synth/ulp_user_debug_bridge_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block user_debug_bridge .
Exporting to file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/bd_0/hw_handoff/ulp_debug_bridge_xsdbm_0.hwh
Generated Block Design Tcl file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/bd_0/hw_handoff/ulp_debug_bridge_xsdbm_0_bd.tcl
Generated Hardware Definition File /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/bd_0/synth/ulp_debug_bridge_xsdbm_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge_xsdbm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fpga_dna_module_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_cdc_data_static .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_cdc_data_static1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_vip_ctrl_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_vip_data_static .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_vip_data_static1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/freq_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/regslice_control_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/regslice_data_static .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/regslice_data_static1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/logic_reset_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/psreset_gate_pr_control .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/psreset_gate_pr_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/psreset_gate_pr_ddrmem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/psreset_gate_pr_kernel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/reset_controllers/psreset_gate_pr_kernel2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block krnl_ro_rtl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_interconnect_0/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us_cc_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0_p/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s02_couplers/s02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s03_couplers/s03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s03_couplers/auto_rs_w .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s03_mmu .
Exporting to file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Block Design Tcl file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp_bd.tcl
Generated Hardware Definition File /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3751.633 ; gain = 98.254 ; free physical = 7009 ; free virtual = 21552
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_axi_interconnect_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_axi_interconnect_0_1
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_axi_interconnect_0_p_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_axi_interconnect_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_interconnect_axilite_user_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_irq_const_tieoff_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconcat_interrupt_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconcat_interrupt_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconcat_interrupt_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconcat_interrupt_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconcat_interrupt_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlconstant_gnd_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlslice_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlslice_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlslice_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlslice_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_xlslice_4_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ii_level0_wire_pxi_ii_core_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ddrmem_1_0_microblaze_mcs
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: ulp_ddrmem_1_0_phy
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aclk_ctrl_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aclk_kernel2_ref_clk_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aclk_kernel_ref_clk_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aclk_pcie_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aresetn_ctrl_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aresetn_kernel_ref_clk_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_aresetn_pcie_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_dna_from_ulp_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_dout_dna_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_memory_calib_complete_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_perstn_out_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_data_slice_pr_reset_to_ulp_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_ip_irq_cu_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_ctrl_user_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_ctrl_user_01_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_ctrl_user_02_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_data_h2c_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_data_h2c_01_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_data_h2c_02_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_m_ip_axi_data_h2c_03_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_ctrl_user_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_ctrl_user_01_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_ctrl_user_02_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_data_h2c_00_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_data_h2c_01_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_data_h2c_02_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_5941_s_ip_axi_data_h2c_03_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_dlmb_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_dlmb_cntlr_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_ilmb_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_ilmb_cntlr_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_iomodule_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_lmb_bram_I_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_microblaze_I_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_rst_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_second_dlmb_cntlr_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_second_ilmb_cntlr_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: bd_8f7d_second_lmb_bram_I_0
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: read_xdc /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc
[12:02:04] Run vpl: Step generate_target: Completed
[12:02:04] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[12:02:09] Run vpl: Step config_hw_runs: Completed
[12:02:09] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
[Fri Dec 31 12:02:13 2021] Launched ulp_psreset_gate_pr_data_0_synth_1, ulp_psreset_gate_pr_ddrmem_1_0_synth_1, ulp_psreset_gate_pr_kernel_0_synth_1, ulp_psreset_gate_pr_kernel2_0_synth_1, ulp_ii_level0_wire_0_synth_1, ulp_axi_bram_ctrl_0_0_synth_1, ulp_axi_bram_ctrl_0_bram_0_synth_1, ulp_axi_vip_0_0_synth_1, ulp_axi_vip_0_p_0_synth_1, ulp_ddr1_clk_bufg_0_synth_1, ulp_ddr1_clk_ibufds_0_synth_1, ulp_ddrmem_1_0_synth_1, ulp_psreset_ddrmem_n_1_0_synth_1, ulp_regslice_periph_null_0_synth_1, ulp_user_debug_bridge_0_synth_1, bd_9997_bs_switch_1_0_synth_1, bd_9997_axi_jtag_0_synth_1, bd_9997_bsip_0_synth_1, ulp_debug_bridge_xsdbm_0_synth_1, bd_0349_lut_buffer_0_synth_1, bd_0349_xsdbm_0_synth_1, ulp_fpga_dna_module_0_0_synth_1, ulp_axi_protocol_convert_0_0_synth_1, ulp_axi_cdc_data_static_0_synth_1, ulp_axi_cdc_data_static1_0_synth_1, ulp_axi_gpio_null_0_synth_1, ulp_axi_vip_ctrl_mgntpf_0_synth_1, ulp_axi_vip_ctrl_userpf_0_synth_1, ulp_axi_vip_data_static_0_synth_1, ulp_axi_vip_data_static1_0_synth_1, ulp_freq_counter_0_0_synth_1, ulp_regslice_control_mgntpf_0_synth_1, ulp_regslice_control_userpf_0_synth_1, ulp_regslice_data_static_0_synth_1, ulp_regslice_data_static1_0_synth_1, ulp_logic_reset_op_0_synth_1, ulp_psreset_gate_pr_control_0_synth_1, ulp_xbar_3_synth_1, ulp_xbar_2_synth_1, ulp_s02_regslice_0_synth_1, ulp_s03_regslice_0_synth_1, ulp_auto_us_0_synth_1, ulp_auto_rs_w_0_synth_1, ulp_auto_cc_2_synth_1, ulp_s03_mmu_0_synth_1, ulp_s01_regslice_2_synth_1, ulp_s00_regslice_21_synth_1, ulp_xbar_4_synth_1, ulp_xbar_5_synth_1, ulp_krnl_ro_rtl_1_0_synth_1, ulp_s00_regslice_20_synth_1, ulp_auto_us_cc_df_0_synth_1, ulp_s01_regslice_1_synth_1, ulp_s00_regslice_19_synth_1, ulp_auto_cc_1_synth_1, ulp_auto_cc_0_synth_1, ulp_s00_regslice_22_synth_1, ulp_m00_regslice_0_synth_1, ulp_m01_regslice_0_synth_1...
Run output will be captured here:
ulp_psreset_gate_pr_data_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/runme.log
ulp_psreset_gate_pr_ddrmem_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/runme.log
ulp_psreset_gate_pr_kernel_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/runme.log
ulp_psreset_gate_pr_kernel2_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/runme.log
ulp_ii_level0_wire_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/runme.log
ulp_axi_bram_ctrl_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/runme.log
ulp_axi_bram_ctrl_0_bram_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/runme.log
ulp_axi_vip_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/runme.log
ulp_axi_vip_0_p_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/runme.log
ulp_ddr1_clk_bufg_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/runme.log
ulp_ddr1_clk_ibufds_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/runme.log
ulp_ddrmem_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/runme.log
ulp_psreset_ddrmem_n_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/runme.log
ulp_regslice_periph_null_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/runme.log
ulp_user_debug_bridge_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/runme.log
bd_9997_bs_switch_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/runme.log
bd_9997_axi_jtag_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/runme.log
bd_9997_bsip_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/runme.log
ulp_debug_bridge_xsdbm_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/runme.log
bd_0349_lut_buffer_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/runme.log
bd_0349_xsdbm_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/runme.log
ulp_fpga_dna_module_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/runme.log
ulp_axi_protocol_convert_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/runme.log
ulp_axi_cdc_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/runme.log
ulp_axi_cdc_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/runme.log
ulp_axi_gpio_null_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/runme.log
ulp_axi_vip_ctrl_mgntpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/runme.log
ulp_axi_vip_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/runme.log
ulp_axi_vip_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/runme.log
ulp_freq_counter_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/runme.log
ulp_regslice_control_mgntpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/runme.log
ulp_regslice_control_userpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/runme.log
ulp_regslice_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/runme.log
ulp_regslice_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/runme.log
ulp_logic_reset_op_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/runme.log
ulp_psreset_gate_pr_control_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/runme.log
ulp_xbar_3_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/runme.log
ulp_xbar_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/runme.log
ulp_s02_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/runme.log
ulp_s03_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/runme.log
ulp_auto_us_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/runme.log
ulp_auto_rs_w_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/runme.log
ulp_auto_cc_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/runme.log
ulp_s03_mmu_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/runme.log
ulp_s01_regslice_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/runme.log
ulp_s00_regslice_21_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/runme.log
ulp_xbar_4_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/runme.log
ulp_xbar_5_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/runme.log
ulp_krnl_ro_rtl_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/runme.log
ulp_s00_regslice_20_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/runme.log
ulp_auto_us_cc_df_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/runme.log
ulp_s01_regslice_1_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/runme.log
ulp_s00_regslice_19_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/runme.log
ulp_auto_cc_1_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/runme.log
ulp_auto_cc_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/runme.log
ulp_s00_regslice_22_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/runme.log
ulp_m00_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/runme.log
ulp_m01_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/runme.log
[Fri Dec 31 12:02:13 2021] Launched my_rm_synth_1...
Run output will be captured here: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
[Fri Dec 31 12:02:13 2021] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 39905
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:icap_arb:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/icap_arb_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:mailbox:2.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/mailbox_v2_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_msp432_bsl_crc_gen:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_msp432_bsl_crc_gen_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_hwicap:3.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_hwicap_v3_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
Command: synth_design -top ulp -part xcku15p-ffva1156-2LV-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Device 21-403] Loading part xcku15p-ffva1156-2LV-e
WARNING: [Device 21-425] Part: xcku15p is not listed in special parts list.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13371
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3211.609 ; gain = 106.652 ; free physical = 25231 ; free virtual = 30244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7534]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_bram_ctrl_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_bram_ctrl_0_0' (1#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_bram_ctrl_0_bram_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_bram_ctrl_0_bram_0' (2#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10771]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_NNXR7U' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:991]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_NNXR7U' (3#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:991]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1Y0QJAO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2046]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_19' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_19' (4#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_19_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s00_regslice_19' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s00_regslice_19' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_19' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1Y0QJAO' (5#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2046]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_9DN451' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3932]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_us_cc_df_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_cc_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_us_cc_df_0' (6#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_cc_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_us_cc_df_0' is unconnected for instance 'auto_us_cc_df' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_us_cc_df_0' is unconnected for instance 'auto_us_cc_df' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
WARNING: [Synth 8-7023] instance 'auto_us_cc_df' of module 'ulp_auto_us_cc_df_0' has 78 connections declared, but only 76 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4278]
INFO: [Synth 8-6157] synthesizing module 'ulp_s01_regslice_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s01_regslice_1' (7#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_9DN451' (8#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3932]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_4' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_4' (9#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_4_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'ulp_xbar_4' is unconnected for instance 'xbar' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'ulp_xbar_4' is unconnected for instance 'xbar' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ulp_xbar_4' has 78 connections declared, but only 76 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11596]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_0' (10#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10771]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_p_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12153]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U66VNK' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2762]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_20' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_20' (11#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U66VNK' (12#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2762]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_p_0' (13#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12153]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12533]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MIVJUX' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:369]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (14#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_cc_2' is unconnected for instance 'auto_cc' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_auto_cc_2' has 82 connections declared, but only 80 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:692]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MIVJUX' (15#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:369]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4ALIA4' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4ALIA4' (16#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1277]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_YEI3CJ' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3132]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_21' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_21' (17#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_21_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'ulp_s00_regslice_21' has 80 connections declared, but only 78 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3451]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_YEI3CJ' (18#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3132]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1A6BUUU' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3532]
INFO: [Synth 8-6157] synthesizing module 'ulp_s01_regslice_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s01_regslice_2' (19#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s01_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s01_regslice_2' is unconnected for instance 's01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s01_regslice_2' is unconnected for instance 's01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'ulp_s01_regslice_2' has 80 connections declared, but only 78 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3851]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1A6BUUU' (20#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3532]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_7O094O' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4438]
INFO: [Synth 8-6157] synthesizing module 'ulp_s02_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s02_regslice_0' (21#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s02_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
WARNING: [Synth 8-7023] instance 's02_regslice' of module 'ulp_s02_regslice_0' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4725]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_7O094O' (22#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4438]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1IZX0HP' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4798]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_rs_w_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_rs_w_0' (23#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_rs_w_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_auto_rs_w_0' is unconnected for instance 'auto_rs_w' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_auto_rs_w_0' is unconnected for instance 'auto_rs_w' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
WARNING: [Synth 8-7023] instance 'auto_rs_w' of module 'ulp_auto_rs_w_0' has 72 connections declared, but only 70 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5167]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_us_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_us_0' (24#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_us_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_s03_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s03_regslice_0' (25#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1IZX0HP' (26#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4798]
INFO: [Synth 8-6157] synthesizing module 'ulp_s03_mmu_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_mmu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s03_mmu_0' (27#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s03_mmu_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_2' (28#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arqos' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14284]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arregion' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14286]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awqos' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14296]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awregion' does not match port width (8) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14298]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_bid' does not match port width (24) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14338]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_rid' does not match port width (24) of module 'ulp_xbar_2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14343]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_1_0' (29#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12533]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_protocol_convert_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_protocol_convert_0_0' (30#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_0_0' (31#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_0_p_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_p_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_0_p_0' (32#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_0_p_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddr1_clk_bufg_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_bufg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddr1_clk_bufg_0' (33#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_bufg_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddr1_clk_ibufds_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_ibufds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddr1_clk_ibufds_0' (34#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddr1_clk_ibufds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ddrmem_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddrmem_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ddrmem_1_0' (35#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ddrmem_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7071] port 'c0_ddr4_interrupt' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'ulp_ddrmem_1_0' is unconnected for instance 'ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
WARNING: [Synth 8-7023] instance 'ddrmem_1' of module 'ulp_ddrmem_1_0' has 76 connections declared, but only 73 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9679]
INFO: [Synth 8-6157] synthesizing module 'ulp_debug_bridge_xsdbm_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_debug_bridge_xsdbm_0' (36#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_fpga_dna_module_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_fpga_dna_module_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_fpga_dna_module_0_0' (37#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_fpga_dna_module_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dna_dyn_data_ports' of module 'ulp_fpga_dna_module_0_0' is unconnected for instance 'fpga_dna_module_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
WARNING: [Synth 8-7071] port 'fpga_dna_data' of module 'ulp_fpga_dna_module_0_0' is unconnected for instance 'fpga_dna_module_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
WARNING: [Synth 8-7023] instance 'fpga_dna_module_0' of module 'ulp_fpga_dna_module_0_0' has 22 connections declared, but only 20 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9767]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ii_level0_wire_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (38#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_ii_level0_wire_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ulp_m_aresetn_kernel_ref_clk_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7071] port 'ulp_m_aresetn_pcie_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7071] port 'ulp_m_data_dout_dna_00' of module 'ulp_ii_level0_wire_0' is unconnected for instance 'ii_level0_wire' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 398 connections declared, but only 395 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9788]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (39#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (40#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (40#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (41#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (42#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (43#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (44#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1RAQO40' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0' (45#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0/synth/ulp_xlconcat_interrupt_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_0_0' (46#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_0_0/synth/ulp_xlconcat_interrupt_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_1_0' (47#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_1_0/synth/ulp_xlconcat_interrupt_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_2_0' (48#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_2_0/synth/ulp_xlconcat_interrupt_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconcat_interrupt_3_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconcat_interrupt_3_0' (49#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconcat_interrupt_3_0/synth/ulp_xlconcat_interrupt_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlconstant_gnd_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (50#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlconstant_gnd_0' (51#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlconstant_gnd_0/synth/ulp_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1RAQO40' (52#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
WARNING: [Synth 8-7071] port 'xlconcat_interrupt_dout' of module 'interrupt_concat_imp_1RAQO40' is unconnected for instance 'interrupt_concat' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
WARNING: [Synth 8-7023] instance 'interrupt_concat' of module 'interrupt_concat_imp_1RAQO40' has 1 connections declared, but only 0 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10326]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (53#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_krnl_ro_rtl_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_krnl_ro_rtl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_krnl_ro_rtl_1_0' (54#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_krnl_ro_rtl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_ddrmem_n_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_ddrmem_n_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_ddrmem_n_1_0' (55#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_ddrmem_n_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_ddrmem_n_1_0' is unconnected for instance 'psreset_ddrmem_n_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
WARNING: [Synth 8-7023] instance 'psreset_ddrmem_n_1' of module 'ulp_psreset_ddrmem_n_1_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10390]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_periph_null_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_periph_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_periph_null_0' (56#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_periph_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wdata' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_wvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_bready' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'ulp_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
WARNING: [Synth 8-7023] instance 'regslice_periph_null' of module 'ulp_regslice_periph_null_0' has 80 connections declared, but only 52 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10397]
INFO: [Synth 8-6157] synthesizing module 'slr1_imp_1S5AAMB' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5398]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_cdc_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_cdc_data_static_0' (57#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_cdc_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_cdc_data_static1_0' (58#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_cdc_data_static1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'ulp_axi_cdc_data_static1_0' is unconnected for instance 'axi_cdc_data_static1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'ulp_axi_cdc_data_static1_0' is unconnected for instance 'axi_cdc_data_static1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
WARNING: [Synth 8-7023] instance 'axi_cdc_data_static1' of module 'ulp_axi_cdc_data_static1_0' has 82 connections declared, but only 80 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6799]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (59#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_interconnect_0_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11675]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1T9TXXO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:775]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (60#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1T9TXXO' (61#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:775]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_F5ZURT' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1535]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_F5ZURT' (62#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1535]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ID1YD2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2616]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ID1YD2' (63#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2616]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_3' (64#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12114]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'ulp_xbar_3' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12118]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_interconnect_0_1' (65#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:11675]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_mgntpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_mgntpf_0' (66#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (67#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_static_0' (68#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_static1_0' (69#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_axi_vip_data_static1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_freq_counter_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_freq_counter_0_0' (70#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14355]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1DIICHO' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:169]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_0' (71#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_0' has 40 connections declared, but only 38 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:328]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1DIICHO' (72#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:169]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_V1OR3T' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1667]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (73#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_0' (74#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_0' has 40 connections declared, but only 38 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1892]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_V1OR3T' (75#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1667]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7LJ24M' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2406]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_22' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_22' (76#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7LJ24M' (77#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2406]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_5' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_5' (78#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (79#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:14355]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_mgntpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_mgntpf_0' (80#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_mgntpf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_regslice_control_mgntpf_0' is unconnected for instance 'regslice_control_mgntpf' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
WARNING: [Synth 8-7023] instance 'regslice_control_mgntpf' of module 'ulp_regslice_control_mgntpf_0' has 40 connections declared, but only 37 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7271]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (81#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_data_static_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_data_static_0' (82#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_data_static1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_data_static1_0' (83#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_regslice_data_static1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_440OZ2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1933]
INFO: [Synth 8-6157] synthesizing module 'ulp_logic_reset_op_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_logic_reset_op_0' (84#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_control_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_control_0' (85#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_control_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'ulp_psreset_gate_pr_control_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2009]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_data_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_data_0' (86#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'ulp_psreset_gate_pr_data_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2016]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_ddrmem_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_ddrmem_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_ddrmem_1_0' (87#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_ddrmem_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_ddrmem_1_0' is unconnected for instance 'psreset_gate_pr_ddrmem_1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_ddrmem_1' of module 'ulp_psreset_gate_pr_ddrmem_1_0' has 10 connections declared, but only 6 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2023]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_kernel_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_kernel_0' (88#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'ulp_psreset_gate_pr_kernel_0' has 10 connections declared, but only 7 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2030]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
INFO: [Synth 8-6157] synthesizing module 'ulp_psreset_gate_pr_kernel2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_psreset_gate_pr_kernel2_0' (89#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_psreset_gate_pr_kernel2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ulp_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'ulp_psreset_gate_pr_kernel2_0' has 10 connections declared, but only 5 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2038]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_440OZ2' (90#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1933]
WARNING: [Synth 8-7071] port 'psreset_gate_pr_ddrmem_1_interconnect_aresetn' of module 'reset_controllers_imp_440OZ2' is unconnected for instance 'reset_controllers' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7512]
WARNING: [Synth 8-7023] instance 'reset_controllers' of module 'reset_controllers_imp_440OZ2' has 19 connections declared, but only 18 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7512]
INFO: [Synth 8-6155] done synthesizing module 'slr1_imp_1S5AAMB' (91#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5398]
WARNING: [Synth 8-7071] port 'psreset_gate_pr_ddrmem_1_interconnect_aresetn' of module 'slr1_imp_1S5AAMB' is unconnected for instance 'slr1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10450]
WARNING: [Synth 8-7023] instance 'slr1' of module 'slr1_imp_1S5AAMB' has 270 connections declared, but only 269 given [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:10450]
INFO: [Synth 8-6157] synthesizing module 'ulp_user_debug_bridge_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_user_debug_bridge_0' (92#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-13295-caslab-cloudfpga/realtime/ulp_user_debug_bridge_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_0_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_0_0/synth/ulp_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (93#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_0_0' (94#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_0_0/synth/ulp_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_1_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_1_0/synth/ulp_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (94#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_1_0' (95#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_1_0/synth/ulp_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ulp_xlslice_2_0' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_2_0/synth/ulp_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (95#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xlslice_2_0' (96#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xlslice_2_0/synth/ulp_xlslice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (96#1) [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.484 ; gain = 190.527 ; free physical = 25160 ; free virtual = 30175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3313.297 ; gain = 208.340 ; free physical = 25233 ; free virtual = 30248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3313.297 ; gain = 208.340 ; free physical = 25233 ; free virtual = 30248
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3313.297 ; gain = 0.000 ; free physical = 25210 ; free virtual = 30225
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axi_bram_ctrl_0_bram'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0_p'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0/ulp_axi_vip_0_0_in_context.xdc] for cell 'axi_vip_0_p'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc] for cell 'ddrmem_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc] for cell 'ddrmem_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_in_context.xdc] for cell 'psreset_ddrmem_n_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_in_context.xdc] for cell 'psreset_ddrmem_n_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0_in_context.xdc] for cell 'user_debug_bridge'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0_in_context.xdc] for cell 'fpga_dna_module_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0_in_context.xdc] for cell 'fpga_dna_module_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0_in_context.xdc] for cell 'axi_protocol_convert_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0_in_context.xdc] for cell 'axi_protocol_convert_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_in_context.xdc] for cell 'slr1/axi_cdc_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'slr1/axi_gpio_null'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'slr1/axi_gpio_null'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_mgntpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_mgntpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'slr1/axi_vip_ctrl_userpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0_in_context.xdc] for cell 'slr1/axi_vip_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0_in_context.xdc] for cell 'slr1/axi_vip_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0_in_context.xdc] for cell 'slr1/axi_vip_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0_in_context.xdc] for cell 'slr1/axi_vip_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0/ulp_freq_counter_0_0_in_context.xdc] for cell 'slr1/freq_counter_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0/ulp_freq_counter_0_0_in_context.xdc] for cell 'slr1/freq_counter_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr1/regslice_control_mgntpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr1/regslice_control_mgntpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/regslice_control_userpf'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/regslice_control_userpf'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0/ulp_regslice_data_static_0_in_context.xdc] for cell 'slr1/regslice_data_static'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0/ulp_regslice_data_static_0_in_context.xdc] for cell 'slr1/regslice_data_static'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_in_context.xdc] for cell 'slr1/regslice_data_static1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_in_context.xdc] for cell 'slr1/regslice_data_static1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0/ulp_logic_reset_op_0_in_context.xdc] for cell 'slr1/reset_controllers/logic_reset_op'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0/ulp_logic_reset_op_0_in_context.xdc] for cell 'slr1/reset_controllers/logic_reset_op'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_ddrmem_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_ddrmem_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_ddrmem_1_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'slr1/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'slr1/axi_interconnect_0/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'slr1/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'slr1/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_5/ulp_xbar_5/ulp_xbar_5_in_context.xdc] for cell 'slr1/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_5/ulp_xbar_5/ulp_xbar_5_in_context.xdc] for cell 'slr1/interconnect_axilite_user/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0/ulp_m00_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0/ulp_m01_regslice_0_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'slr1/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4/ulp_xbar_4_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1/ulp_s01_regslice_1_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1/ulp_s01_regslice_1_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/s01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_in_context.xdc] for cell 'axi_interconnect_0/s01_couplers/auto_us_cc_df'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0_p/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_0_p/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'axi_interconnect_1/xbar'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21/ulp_s00_regslice_21_in_context.xdc] for cell 'axi_interconnect_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21/ulp_s00_regslice_21_in_context.xdc] for cell 'axi_interconnect_1/s00_couplers/s00_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2/ulp_s01_regslice_2_in_context.xdc] for cell 'axi_interconnect_1/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2/ulp_s01_regslice_2_in_context.xdc] for cell 'axi_interconnect_1/s01_couplers/s01_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0/ulp_s02_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s02_couplers/s02_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0/ulp_s03_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/s03_regslice'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0/ulp_s03_regslice_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/s03_regslice'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0/ulp_auto_us_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_us'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0/ulp_auto_us_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_us'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0/ulp_auto_rs_w_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_rs_w'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0/ulp_auto_rs_w_0_in_context.xdc] for cell 'axi_interconnect_1/s03_couplers/auto_rs_w'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_2_in_context.xdc] for cell 'axi_interconnect_1/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_2_in_context.xdc] for cell 'axi_interconnect_1/m00_couplers/auto_cc'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_mmu_0/ulp_s03_mmu_0/ulp_s03_mmu_0_in_context.xdc] for cell 'axi_interconnect_1/s03_mmu'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_mmu_0/ulp_s03_mmu_0/ulp_s03_mmu_0_in_context.xdc] for cell 'axi_interconnect_1/s03_mmu'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_bram_ctrl_0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axi_bram_ctrl_0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_in_context.xdc] for cell 'ddr1_clk_bufg'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_in_context.xdc] for cell 'ddr1_clk_bufg'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc] for cell 'ddr1_clk_ibufds'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc] for cell 'ddr1_clk_ibufds'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0_in_context.xdc] for cell 'krnl_ro_rtl_1'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0_in_context.xdc] for cell 'krnl_ro_rtl_1'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel2_ref_clk_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_kernel_ref_clk_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'io_clk_ddr_00_clk_p' already exists, overwriting the previous clock with the same name. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:13]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.734 ; gain = 0.000 ; free physical = 25068 ; free virtual = 30084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3382.672 ; gain = 5.938 ; free physical = 25068 ; free virtual = 30084
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25203 ; free virtual = 30220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku15p-ffva1156-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25207 ; free virtual = 30224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_act_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_act_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_adr[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_adr[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ba[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ba[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ba[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ba[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_bg[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_bg[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ck_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ck_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_ck_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_ck_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_cke[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_cke[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_cs_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_cs_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dm_n[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dm_n[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[10]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[11]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[12]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[13]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[14]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[15]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[16]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[17]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[17]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[18]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[18]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[19]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[19]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[20]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[20]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[21]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[21]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[22]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[22]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[23]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[23]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[24]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[24]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[25]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[25]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[26]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[26]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[27]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[27]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[28]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[28]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[29]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[29]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[30]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[30]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[31]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[31]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[32]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[32]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[33]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[33]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[34]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[34]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[35]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[35]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[36]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[36]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[37]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[37]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[38]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[38]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[39]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[39]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[40]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[40]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[41]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[41]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[42]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[42]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[43]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[43]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[44]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[44]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[45]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[45]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[46]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[46]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[47]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[47]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[48]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[48]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[49]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[49]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[50]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[50]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[51]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[51]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[52]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[52]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[53]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[53]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[54]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[54]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[55]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[55]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[56]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[56]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[57]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[57]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[58]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[58]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[59]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[59]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[60]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[60]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[61]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[61]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[62]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[62]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[63]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[63]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[64]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[64]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[65]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[65]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[66]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[66]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[67]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[67]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[68]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[68]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[69]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[69]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[70]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[70]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[71]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[71]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dq[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dq[9]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_c[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[1]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[2]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[3]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[4]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[5]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[6]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[7]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_dqs_t[8]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_odt[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_odt[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for io_ddr_00_reset_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_ddr_00_reset_n. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0/ulp_ddrmem_1_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_n[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_p[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_clk_ddr_00_clk_p[0]. (constraint file  /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_0_p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddrmem_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for psreset_ddrmem_n_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for regslice_periph_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for user_debug_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for debug_bridge_xsdbm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fpga_dna_module_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_protocol_convert_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_cdc_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_cdc_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_ctrl_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_vip_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/freq_counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_control_mgntpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_data_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/regslice_data_static1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/logic_reset_op. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_ddrmem_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for slr1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0/s01_couplers/auto_us_cc_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0_p/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_0_p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/s03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_couplers/auto_rs_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1/s03_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr1_clk_bufg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr1_clk_ibufds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for krnl_ro_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25207 ; free virtual = 30223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25205 ; free virtual = 30224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3382.672 ; gain = 277.715 ; free physical = 25182 ; free virtual = 30211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel2_ref_clk_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_kernel_ref_clk_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
WARNING: [Synth 8-565] redefining clock 'io_clk_ddr_00_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3726.000 ; gain = 621.043 ; free physical = 24675 ; free virtual = 29704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3732.000 ; gain = 627.043 ; free physical = 24670 ; free virtual = 29699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3756.984 ; gain = 652.027 ; free physical = 24666 ; free virtual = 29695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24667 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24667 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |ulp_xbar_4                     |         1|
|2     |ulp_s00_regslice_19            |         1|
|3     |ulp_auto_us_cc_df_0            |         1|
|4     |ulp_s01_regslice_1             |         1|
|5     |ulp_s00_regslice_20            |         1|
|6     |ulp_s03_mmu_0                  |         1|
|7     |ulp_xbar_2                     |         1|
|8     |ulp_auto_cc_2                  |         1|
|9     |ulp_s00_regslice_21            |         1|
|10    |ulp_s01_regslice_2             |         1|
|11    |ulp_s02_regslice_0             |         1|
|12    |ulp_auto_rs_w_0                |         1|
|13    |ulp_auto_us_0                  |         1|
|14    |ulp_s03_regslice_0             |         1|
|15    |ulp_axi_bram_ctrl_0_0          |         1|
|16    |ulp_axi_bram_ctrl_0_bram_0     |         1|
|17    |ulp_axi_protocol_convert_0_0   |         1|
|18    |ulp_axi_vip_0_0                |         1|
|19    |ulp_axi_vip_0_p_0              |         1|
|20    |ulp_ddr1_clk_bufg_0            |         1|
|21    |ulp_ddr1_clk_ibufds_0          |         1|
|22    |ulp_ddrmem_1_0                 |         1|
|23    |ulp_debug_bridge_xsdbm_0       |         1|
|24    |ulp_fpga_dna_module_0_0        |         1|
|25    |ulp_ii_level0_wire_0           |         1|
|26    |ulp_krnl_ro_rtl_1_0            |         1|
|27    |ulp_psreset_ddrmem_n_1_0       |         1|
|28    |ulp_regslice_periph_null_0     |         1|
|29    |ulp_user_debug_bridge_0        |         1|
|30    |ulp_xbar_3                     |         1|
|31    |ulp_auto_cc_0                  |         1|
|32    |ulp_xbar_5                     |         1|
|33    |ulp_m00_regslice_0             |         1|
|34    |ulp_auto_cc_1                  |         1|
|35    |ulp_m01_regslice_0             |         1|
|36    |ulp_s00_regslice_22            |         1|
|37    |ulp_axi_cdc_data_static_0      |         1|
|38    |ulp_axi_cdc_data_static1_0     |         1|
|39    |ulp_axi_gpio_null_0            |         1|
|40    |ulp_axi_vip_ctrl_mgntpf_0      |         1|
|41    |ulp_axi_vip_ctrl_userpf_0      |         1|
|42    |ulp_axi_vip_data_static_0      |         1|
|43    |ulp_axi_vip_data_static1_0     |         1|
|44    |ulp_freq_counter_0_0           |         1|
|45    |ulp_regslice_control_mgntpf_0  |         1|
|46    |ulp_regslice_control_userpf_0  |         1|
|47    |ulp_regslice_data_static_0     |         1|
|48    |ulp_regslice_data_static1_0    |         1|
|49    |ulp_logic_reset_op_0           |         1|
|50    |ulp_psreset_gate_pr_control_0  |         1|
|51    |ulp_psreset_gate_pr_data_0     |         1|
|52    |ulp_psreset_gate_pr_ddrmem_1_0 |         1|
|53    |ulp_psreset_gate_pr_kernel_0   |         1|
|54    |ulp_psreset_gate_pr_kernel2_0  |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ulp_auto_cc                  |     3|
|4     |ulp_auto_rs_w                |     1|
|5     |ulp_auto_us                  |     1|
|6     |ulp_auto_us_cc_df            |     1|
|7     |ulp_axi_bram_ctrl_0          |     1|
|8     |ulp_axi_bram_ctrl_0_bram     |     1|
|9     |ulp_axi_cdc_data_static1     |     1|
|10    |ulp_axi_cdc_data_static      |     1|
|11    |ulp_axi_gpio_null            |     1|
|12    |ulp_axi_protocol_convert_0   |     1|
|13    |ulp_axi_vip_0                |     1|
|14    |ulp_axi_vip_0_p              |     1|
|15    |ulp_axi_vip_ctrl_mgntpf      |     1|
|16    |ulp_axi_vip_ctrl_userpf      |     1|
|17    |ulp_axi_vip_data_static1     |     1|
|18    |ulp_axi_vip_data_static      |     1|
|19    |ulp_ddr1_clk_bufg            |     1|
|20    |ulp_ddr1_clk_ibufds          |     1|
|21    |ulp_ddrmem_1                 |     1|
|22    |ulp_debug_bridge_xsdbm       |     1|
|23    |ulp_fpga_dna_module_0        |     1|
|24    |ulp_freq_counter_0           |     1|
|25    |ulp_ii_level0_wire           |     1|
|26    |ulp_krnl_ro_rtl_1            |     1|
|27    |ulp_logic_reset_op           |     1|
|28    |ulp_m00_regslice             |     1|
|29    |ulp_m01_regslice             |     1|
|30    |ulp_psreset_ddrmem_n_1       |     1|
|31    |ulp_psreset_gate_pr_control  |     1|
|32    |ulp_psreset_gate_pr_data     |     1|
|33    |ulp_psreset_gate_pr_ddrmem_1 |     1|
|34    |ulp_psreset_gate_pr_kernel2  |     1|
|35    |ulp_psreset_gate_pr_kernel   |     1|
|36    |ulp_regslice_control_mgntpf  |     1|
|37    |ulp_regslice_control_userpf  |     1|
|38    |ulp_regslice_data_static1    |     1|
|39    |ulp_regslice_data_static     |     1|
|40    |ulp_regslice_periph_null     |     1|
|41    |ulp_s00_regslice             |     4|
|45    |ulp_s01_regslice             |     2|
|47    |ulp_s02_regslice             |     1|
|48    |ulp_s03_mmu                  |     1|
|49    |ulp_s03_regslice             |     1|
|50    |ulp_user_debug_bridge        |     1|
|51    |ulp_xbar                     |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.953 ; gain = 655.996 ; free physical = 24664 ; free virtual = 29693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3760.953 ; gain = 586.621 ; free physical = 24698 ; free virtual = 29727
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3760.961 ; gain = 655.996 ; free physical = 24698 ; free virtual = 29727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3760.961 ; gain = 0.000 ; free physical = 24769 ; free virtual = 29798
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ulp'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_8f7d
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4557.492 ; gain = 0.000 ; free physical = 24658 ; free virtual = 29689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff338be8
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 4557.492 ; gain = 1897.328 ; free physical = 24812 ; free virtual = 29844
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 12:13:00 2021...
[Fri Dec 31 12:13:04 2021] my_rm_synth_1 finished
wait_on_run: Time (s): cpu = 01:17:58 ; elapsed = 00:10:51 . Memory (MB): peak = 4558.727 ; gain = 0.000 ; free physical = 27072 ; free virtual = 32095
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_gate_pr_data_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_gate_pr_ddrmem_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_gate_pr_kernel_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_gate_pr_kernel2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ii_level0_wire_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_bram_ctrl_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_bram_ctrl_0_bram_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_0_p_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ddr1_clk_bufg_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ddr1_clk_ibufds_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_ddrmem_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_ddrmem_n_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_periph_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_user_debug_bridge_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_debug_bridge_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_fpga_dna_module_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_protocol_convert_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_cdc_data_static_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_cdc_data_static1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_gpio_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_data_static_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_axi_vip_data_static1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_freq_counter_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_mgntpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_control_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_data_static_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_regslice_data_static1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_logic_reset_op_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_psreset_gate_pr_control_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_3_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s02_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s03_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_us_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_rs_w_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s03_mmu_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_0349_lut_buffer_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_9997_bs_switch_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_9997_axi_jtag_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s01_regslice_2_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_21_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_4_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_xbar_5_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_0349_xsdbm_0_synth_1
INFO: [OCL_UTIL] internal step: launched run bd_9997_bsip_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_krnl_ro_rtl_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_20_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_us_cc_df_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s01_regslice_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_19_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_auto_cc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_s00_regslice_22_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_m01_regslice_0_synth_1
[12:13:04] Run vpl: Step synth: Completed
[12:13:04] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_0, cache-ID = 8429159ac024a8a8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_0, cache-ID = f2250627227520d2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_0, cache-ID = fa27bf1e6c1d5888.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_periph_null_0, cache-ID = e64cf658be420c8c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_user_debug_bridge_0, cache-ID = cd28fc7c44d22c1d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_1, cache-ID = 85a94ad775a5384d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_mgntpf_0, cache-ID = 0e45f65adc53b07c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_debug_bridge_xsdbm_0, cache-ID = 6c1e3c6a1f4966c5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_data_static_0, cache-ID = 3f30ec577443a8b3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s03_regslice_0, cache-ID = b2fdea3c33371307.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_9997_bs_switch_1_0, cache-ID = 5734f4fa4617c41f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_2, cache-ID = fd6a5fee7c7a685b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ddr1_clk_bufg_0, cache-ID = f91d494887f3170b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_logic_reset_op_0, cache-ID = 1fa22b7a1e0f34ff.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_gate_pr_ddrmem_1_0, cache-ID = f0a5a0f051449c0a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_21, cache-ID = b953ec24505ff7f6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_4, cache-ID = 213d6b3d12d1deb3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_us_cc_df_0, cache-ID = e283e9bda422c09a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_data_static_0, cache-ID = 8cc74cecf15a21c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_freq_counter_0_0, cache-ID = da1fc219672adc17.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m01_regslice_0, cache-ID = a30fba3129615b05.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_gate_pr_kernel2_0, cache-ID = 6c901835d9bf0771.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_22, cache-ID = e0b57a311dac79d9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_5, cache-ID = d9d24626f4daef74.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_cdc_data_static_0, cache-ID = ccea6bbd4973b369.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_fpga_dna_module_0_0, cache-ID = 210b5720ef21e8fe.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_data_static1_0, cache-ID = cf9573e116cb2eba.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s03_mmu_0, cache-ID = 50698397ad4170c6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_9997_bsip_0, cache-ID = 56aff0dd21f02d4f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_rs_w_0, cache-ID = 126d8006b1fe4e12.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ii_level0_wire_0, cache-ID = a9fd904e87f5f3a1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_mgntpf_0, cache-ID = 6b03df0004afcd4f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s01_regslice_2, cache-ID = 4258758a51bf950e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_0349_xsdbm_0, cache-ID = 321816125f76da63.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_us_0, cache-ID = e03d7b12642ecd21.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_krnl_ro_rtl_1_0, cache-ID = 06f70a59d97b4e96.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_0, cache-ID = e0b57a311dac79d9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s02_regslice_0, cache-ID = 92405457254e3885.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_9997_axi_jtag_0, cache-ID = 96756e3af55fa6da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_cdc_data_static1_0, cache-ID = 28a6ad62c023d18f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_0_p_0, cache-ID = 4102c96f93da8d7b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ddrmem_1_0, cache-ID = f9060416ca56b292.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_gate_pr_data_0, cache-ID = 9230b2d3790905bc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_20, cache-ID = 92405457254e3885.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_3, cache-ID = 586aab821ac2da41.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_bram_ctrl_0_0, cache-ID = ae97d76d9a4e6a07.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_0_0, cache-ID = 4102c96f93da8d7b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_data_static1_0, cache-ID = 9663703b54f8a897.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ddr1_clk_ibufds_0, cache-ID = f8a3d7fabf989f49.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_ddrmem_n_1_0, cache-ID = 17cd6d32fe37c433.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_gate_pr_control_0, cache-ID = fa22b975de7a0c47.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_19, cache-ID = 92405457254e3885.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_2, cache-ID = eaf365dbed67e111.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_bram_ctrl_0_bram_0, cache-ID = 498ccb3f63a6101d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_protocol_convert_0_0, cache-ID = c95970c56f9a9574.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_0, cache-ID = c875cd7490205c0b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_psreset_gate_pr_kernel_0, cache-ID = f0a5a0f051449c0a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s01_regslice_1, cache-ID = 3206d0525d687723.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_0349_lut_buffer_0, cache-ID = a5abfc87959b9b28.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ip_0/mb_bootloop_le.elf'.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ip_0/mb_bootloop_le.elf'.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Fri Dec 31 12:13:12 2021] Launched ulp_psreset_gate_pr_data_0_synth_1, ulp_psreset_gate_pr_ddrmem_1_0_synth_1, ulp_psreset_gate_pr_kernel_0_synth_1, ulp_psreset_gate_pr_kernel2_0_synth_1, ulp_ii_level0_wire_0_synth_1, ulp_axi_bram_ctrl_0_0_synth_1, ulp_axi_bram_ctrl_0_bram_0_synth_1, ulp_axi_vip_0_0_synth_1, ulp_axi_vip_0_p_0_synth_1, ulp_ddr1_clk_bufg_0_synth_1, ulp_ddr1_clk_ibufds_0_synth_1, ulp_ddrmem_1_0_synth_1, ulp_psreset_ddrmem_n_1_0_synth_1, ulp_regslice_periph_null_0_synth_1, ulp_user_debug_bridge_0_synth_1, ulp_debug_bridge_xsdbm_0_synth_1, ulp_fpga_dna_module_0_0_synth_1, ulp_axi_protocol_convert_0_0_synth_1, ulp_axi_cdc_data_static_0_synth_1, ulp_axi_cdc_data_static1_0_synth_1, ulp_axi_gpio_null_0_synth_1, ulp_axi_vip_ctrl_mgntpf_0_synth_1, ulp_axi_vip_ctrl_userpf_0_synth_1, ulp_axi_vip_data_static_0_synth_1, ulp_axi_vip_data_static1_0_synth_1, ulp_freq_counter_0_0_synth_1, ulp_regslice_control_mgntpf_0_synth_1, ulp_regslice_control_userpf_0_synth_1, ulp_regslice_data_static_0_synth_1, ulp_regslice_data_static1_0_synth_1, ulp_logic_reset_op_0_synth_1, ulp_psreset_gate_pr_control_0_synth_1, ulp_xbar_3_synth_1, ulp_xbar_2_synth_1, ulp_s02_regslice_0_synth_1, ulp_s03_regslice_0_synth_1, ulp_auto_us_0_synth_1, ulp_auto_rs_w_0_synth_1, ulp_auto_cc_2_synth_1, ulp_s03_mmu_0_synth_1, bd_0349_lut_buffer_0_synth_1, bd_9997_bs_switch_1_0_synth_1, bd_9997_axi_jtag_0_synth_1, ulp_s01_regslice_2_synth_1, ulp_s00_regslice_21_synth_1, ulp_xbar_4_synth_1, ulp_xbar_5_synth_1, bd_0349_xsdbm_0_synth_1, bd_9997_bsip_0_synth_1, ulp_krnl_ro_rtl_1_0_synth_1, ulp_s00_regslice_20_synth_1, ulp_auto_us_cc_df_0_synth_1, ulp_s01_regslice_1_synth_1, ulp_s00_regslice_19_synth_1, ulp_auto_cc_1_synth_1, ulp_auto_cc_0_synth_1, ulp_s00_regslice_22_synth_1, ulp_m00_regslice_0_synth_1, ulp_m01_regslice_0_synth_1...
Run output will be captured here:
ulp_psreset_gate_pr_data_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/runme.log
ulp_psreset_gate_pr_ddrmem_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/runme.log
ulp_psreset_gate_pr_kernel_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/runme.log
ulp_psreset_gate_pr_kernel2_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/runme.log
ulp_ii_level0_wire_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/runme.log
ulp_axi_bram_ctrl_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/runme.log
ulp_axi_bram_ctrl_0_bram_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/runme.log
ulp_axi_vip_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/runme.log
ulp_axi_vip_0_p_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/runme.log
ulp_ddr1_clk_bufg_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/runme.log
ulp_ddr1_clk_ibufds_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/runme.log
ulp_ddrmem_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/runme.log
ulp_psreset_ddrmem_n_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/runme.log
ulp_regslice_periph_null_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/runme.log
ulp_user_debug_bridge_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/runme.log
ulp_debug_bridge_xsdbm_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/runme.log
ulp_fpga_dna_module_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/runme.log
ulp_axi_protocol_convert_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/runme.log
ulp_axi_cdc_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/runme.log
ulp_axi_cdc_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/runme.log
ulp_axi_gpio_null_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/runme.log
ulp_axi_vip_ctrl_mgntpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/runme.log
ulp_axi_vip_ctrl_userpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/runme.log
ulp_axi_vip_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/runme.log
ulp_axi_vip_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/runme.log
ulp_freq_counter_0_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/runme.log
ulp_regslice_control_mgntpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/runme.log
ulp_regslice_control_userpf_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/runme.log
ulp_regslice_data_static_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/runme.log
ulp_regslice_data_static1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/runme.log
ulp_logic_reset_op_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/runme.log
ulp_psreset_gate_pr_control_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/runme.log
ulp_xbar_3_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/runme.log
ulp_xbar_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/runme.log
ulp_s02_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/runme.log
ulp_s03_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/runme.log
ulp_auto_us_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/runme.log
ulp_auto_rs_w_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/runme.log
ulp_auto_cc_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/runme.log
ulp_s03_mmu_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/runme.log
bd_0349_lut_buffer_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/runme.log
bd_9997_bs_switch_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/runme.log
bd_9997_axi_jtag_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/runme.log
ulp_s01_regslice_2_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/runme.log
ulp_s00_regslice_21_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/runme.log
ulp_xbar_4_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/runme.log
ulp_xbar_5_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/runme.log
bd_0349_xsdbm_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/runme.log
bd_9997_bsip_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/runme.log
ulp_krnl_ro_rtl_1_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/runme.log
ulp_s00_regslice_20_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/runme.log
ulp_auto_us_cc_df_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/runme.log
ulp_s01_regslice_1_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/runme.log
ulp_s00_regslice_19_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/runme.log
ulp_auto_cc_1_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/runme.log
ulp_auto_cc_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/runme.log
ulp_s00_regslice_22_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/runme.log
ulp_m00_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/runme.log
ulp_m01_regslice_0_synth_1: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/runme.log
[Fri Dec 31 12:13:12 2021] Launched impl_1...
Run output will be captured here: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4691.758 ; gain = 133.031 ; free physical = 27307 ; free virtual = 32095
[Fri Dec 31 12:13:12 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 39905
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:icap_arb:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/icap_arb_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:mailbox:2.1'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/mailbox_v2_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_msp432_bsl_crc_gen:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_msp432_bsl_crc_gen_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_hwicap:3.0'. The one found in IP location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_hwicap_v3_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location '/tools/Xilinx/Vivado/2021.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
Command: link_design -part xcku15p-ffva1156-2LV-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcku15p-ffva1156-2LV-e
WARNING: [Device 21-425] Part: xcku15p is not listed in special parts list.
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
WARNING: [Netlist 29-5] Replacement cell view : ulp has additional ports (io_ddr_00_odt[0]) not seen in its original version.
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0.dcp' for cell 'level0_i/ulp/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0.dcp' for cell 'level0_i/ulp/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0.dcp' for cell 'level0_i/ulp/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0.dcp' for cell 'level0_i/ulp/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0.dcp' for cell 'level0_i/ulp/axi_vip_0_p'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0.dcp' for cell 'level0_i/ulp/ddr1_clk_bufg'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0.dcp' for cell 'level0_i/ulp/ddr1_clk_ibufds'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0.dcp' for cell 'level0_i/ulp/ddrmem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0.dcp' for cell 'level0_i/ulp/fpga_dna_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0.dcp' for cell 'level0_i/ulp/krnl_ro_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0.dcp' for cell 'level0_i/ulp/psreset_ddrmem_n_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0.dcp' for cell 'level0_i/ulp/regslice_periph_null'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_4/ulp_xbar_4.dcp' for cell 'level0_i/ulp/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19.dcp' for cell 'level0_i/ulp/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0.dcp' for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1.dcp' for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20.dcp' for cell 'level0_i/ulp/axi_interconnect_0_p/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_mmu_0/ulp_s03_mmu_0.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s03_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/axi_interconnect_1/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0.dcp' for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0.dcp' for cell 'level0_i/ulp/slr1/axi_cdc_data_static'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0.dcp' for cell 'level0_i/ulp/slr1/axi_cdc_data_static1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/slr1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0.dcp' for cell 'level0_i/ulp/slr1/axi_vip_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/slr1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0.dcp' for cell 'level0_i/ulp/slr1/axi_vip_data_static'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0.dcp' for cell 'level0_i/ulp/slr1/axi_vip_data_static1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0.dcp' for cell 'level0_i/ulp/slr1/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0.dcp' for cell 'level0_i/ulp/slr1/regslice_control_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/slr1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0.dcp' for cell 'level0_i/ulp/slr1/regslice_data_static'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0.dcp' for cell 'level0_i/ulp/slr1/regslice_data_static1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3.dcp' for cell 'level0_i/ulp/slr1/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/slr1/axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_5/ulp_xbar_5.dcp' for cell 'level0_i/ulp/slr1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22.dcp' for cell 'level0_i/ulp/slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_ddrmem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0.dcp' for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_0349_lut_buffer_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_0349_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/bd_9997_axi_jtag_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/bd_9997_bs_switch_1_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/bd_9997_bsip_0.dcp' for cell 'level0_i/ulp/user_debug_bridge/inst/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3897.926 ; gain = 0.000 ; free physical = 24604 ; free virtual = 29659
INFO: [Netlist 29-17] Analyzing 6015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/memc/ddr1_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/io_perst_n_00[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/ulp_m_data_perstn_out_00[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'level0_i/blp/ulp_m_data_perstn_out_00[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'level0_i/blp/ulp_m_data_perstn_out_00[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/ulp/ddr1_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: level0_i/ulp/ddrmem_1 UUID: c4677e12-a496-5564-bf05-f0009abeacff 
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/slr1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/slr1/axi_gpio_null/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_board.xdc] for cell 'level0_i/ulp/ddr1_clk_ibufds/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0_board.xdc] for cell 'level0_i/ulp/ddr1_clk_ibufds/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_board.xdc] for cell 'level0_i/ulp/ddr1_clk_bufg/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0_board.xdc] for cell 'level0_i/ulp/ddr1_clk_bufg/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_ddrmem_1/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_ddrmem_1/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_ddrmem_1/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_ddrmem_1/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0_board.xdc] for cell 'level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_0/bd_8f7d_microblaze_I_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_0/bd_8f7d_microblaze_I_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/slr1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/slr1/axi_gpio_null/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0.xdc] for cell 'level0_i/ulp/psreset_ddrmem_n_1/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0.xdc] for cell 'level0_i/ulp/psreset_ddrmem_n_1/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_board.xdc] for cell 'level0_i/ulp/psreset_ddrmem_n_1/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0_board.xdc] for cell 'level0_i/ulp/psreset_ddrmem_n_1/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/par/ulp_ddrmem_1_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/par/ulp_ddrmem_1_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ip_0/ulp_ddrmem_1_0_microblaze_mcs_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ip_0/ulp_ddrmem_1_0_microblaze_mcs_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_10/bd_8f7d_iomodule_0_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_10/bd_8f7d_iomodule_0_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_3/bd_8f7d_dlmb_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_3/bd_8f7d_dlmb_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_2/bd_8f7d_ilmb_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_2/bd_8f7d_ilmb_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_1/bd_8f7d_rst_0_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_1/bd_8f7d_rst_0_0.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_1/bd_8f7d_rst_0_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/bd_0/ip/ip_1/bd_8f7d_rst_0_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-278] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named GTHE4_CHANNEL_TXOUTCLK[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-278] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named GTHE4_CHANNEL_TXOUTCLK[1]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-278] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named GTHE4_CHANNEL_TXOUTCLK[0]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-278] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-277] The instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named GTHE4_CHANNEL_TXOUTCLK[1]_1. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
WARNING: [Timing 38-252] The BUFG_GT instance 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named clk_out1_bd_aabe_clkwiz_pcie_0. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named clk_out1_bd_aabe_clkwiz_scheduler_0. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named clk_out2_bd_aabe_clkwiz_sysclks_0. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [level0_blp_io_clk_pcie_00_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [level0_blp_io_clk_pcie_00_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 5607.344 ; gain = 763.141 ; free physical = 23100 ; free virtual = 28155
CRITICAL WARNING: [Constraints 18-1056] Clock 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'GTHE4_CHANNEL_TXOUTCLK[1]_1'.
New: create_clock -period 4.000 [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK}], [ip_pcie4_uscale_plus_x1y0.xdc:128]
Previous: [unsaved constraint] create_generated_clock -name {GTHE4_CHANNEL_TXOUTCLK[1]_1} -source [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4_uscale_plus_x1y0.xdc:234]
INFO: [Power 33-23] Power model is not available for DNA_PORTE2_inst [ip_pcie4_uscale_plus_x1y0.xdc:234]
INFO: [Power 33-23] Power model is not available for xiphy_riu_or [ip_pcie4_uscale_plus_x1y0.xdc:234]
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref [ip_pcie4_uscale_plus_x1y0.xdc:234]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [ip_pcie4_uscale_plus_x1y0.xdc:234]
INFO: [Timing 38-2] Deriving generated clocks [ip_pcie4_uscale_plus_x1y0.xdc:234]
set_switching_activity: Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 6689.488 ; gain = 1082.145 ; free physical = 21989 ; free virtual = 27175
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [ip_pcie4_uscale_plus_x1y1.xdc:233]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [ip_pcie4_uscale_plus_x1y1.xdc:233]
INFO: [Timing 38-2] Deriving generated clocks [ip_pcie4_uscale_plus_x1y1.xdc:233]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter SDX_KERNEL==true'. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'io_clk_pcie_00' completely overrides clock 'io_clk_pcie_00_clk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name io_clk_pcie_00 [get_ports io_clk_pcie_00_clk_p], [synth.clocks.xdc:1]
Previous: create_clock -period 10.000 [get_ports io_clk_pcie_00_clk_p], [level0_blp_io_clk_pcie_00_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [impl.pins.xdc:410]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xsdbm_gc_late_late.xdc:55]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named GTHE4_CHANNEL_TXOUTCLK[0]_2. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [xsdbm_gc_late_late.xdc:55]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xsdbm_gc_late_late.xdc:55]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:66]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:66]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:66]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:67]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:70]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_clk_ddr_00_clk_n on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_clk_ddr_00_clk_p on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_bg on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_ck_c on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_ck_t on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_cke on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_cs_n on instance level0_i/ulp
CRITICAL WARNING: [Designutils 20-2294] Restore dedicated route partition: failed to restore pin io_ddr_00_odt on instance level0_i/ulp
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7440.707 ; gain = 0.000 ; free physical = 21653 ; free virtual = 26888
Restored from archive | CPU: 8.620000 secs | Memory: 215.381851 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7440.707 ; gain = 0.000 ; free physical = 21652 ; free virtual = 26887
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/BUFGCE_inst' is LOCed to site 'BUFGCE_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_sysclks/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y67'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y77'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y18'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/memc/ddr1_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y54'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y71'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y68'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y60'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y52'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y64'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y14'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y9'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_01/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_01_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_01/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_h2c_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_02/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_h2c_02_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_h2c_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_02/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_03/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_03_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_03/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0_board.xdc] for cell 'level0_i/ulp/ddrmem_1/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_clocks.xdc] for cell 'level0_i/ulp/regslice_periph_null/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0_clocks.xdc] for cell 'level0_i/ulp/regslice_periph_null/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_cdc_data_static/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_clocks.xdc:16]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_cdc_data_static/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_cdc_data_static1/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_cdc_data_static1/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_control_mgntpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_control_mgntpf/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_control_userpf/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_data_static/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_data_static/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_data_static1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0_clocks.xdc] for cell 'level0_i/ulp/slr1/regslice_data_static1/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_interconnect_0/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/slr1/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_22/ulp_s00_regslice_22_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/slr1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_19/ulp_s00_regslice_19_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_1/ulp_s01_regslice_1_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0_p/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_20/ulp_s00_regslice_20_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_0_p/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_21/ulp_s00_regslice_21_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s01_regslice_2/ulp_s01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s02_regslice_0/ulp_s02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s02_couplers/s02_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/s03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s03_regslice_0/ulp_s03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/s03_regslice/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_us_0/ulp_auto_us_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_us/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_rs_w/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0_clocks.xdc:10]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/s03_couplers/auto_rs_w/inst'
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/axi_interconnect_1/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/flash_programmer/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 842 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
WARNING: [Memdata 28-80] Empty top found while merging BMM files!
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/sw/calibration_0/Debug/calibration_ddr.elf /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 165 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21855 ; free virtual = 27092
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1575 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  DSP48E2 => DSP48E2 (inverted pins: RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 7 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 9 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 81 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 83 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 349 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 578 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 113 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 102 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

116 Infos, 302 Warnings, 30 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:05:08 ; elapsed = 00:03:15 . Memory (MB): peak = 8145.051 ; gain = 5473.273 ; free physical = 21855 ; free virtual = 27092
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 342496
   registers : 684992
   brams     : 646
   dsps      : 1344
required resources:
   luts      : 45135
   registers : 66267
   brams     : 44.5
   dsps      : 3
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21763 ; free virtual = 27001

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 30990a114

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21377 ; free virtual = 26615

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_freq_scaler_0/inst/BUFGCE_inst' is LOCed to site 'BUFGCE_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_sysclks/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y67'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y77'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y18'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/memc/ddr1_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y54'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y71'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y68'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y60'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y52'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y64'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y14'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y9'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
write_xdc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21176 ; free virtual = 26416
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP ulp_ddrmem_1_0_phy, cache-ID = 88673675a58eb44d
read_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21448 ; free virtual = 26734
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 21119 ; free virtual = 26405
CRITICAL WARNING: [Constraints 18-1056] Clock 'level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'GTHE4_CHANNEL_TXOUTCLK[1]_1'.
New: create_clock -period 4.000 [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK}], [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:128]
Previous: [unsaved constraint] create_generated_clock -name {GTHE4_CHANNEL_TXOUTCLK[1]_1} -source [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
set_switching_activity: Time (s): cpu = 00:01:46 ; elapsed = 00:00:23 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 20834 ; free virtual = 26120
set_switching_activity: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 8145.051 ; gain = 0.000 ; free physical = 20986 ; free virtual = 26273
CRITICAL WARNING: [Constraints 18-1055] Clock 'io_clk_pcie_00' completely overrides clock 'io_clk_pcie_00_clk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name io_clk_pcie_00 [get_ports io_clk_pcie_00_clk_p], [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/synth.clocks.xdc:1]
Previous: create_clock -period 10.000 [get_ports io_clk_pcie_00_clk_p], [/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_blp_io_clk_pcie_00_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
read_xdc: Time (s): cpu = 00:03:27 ; elapsed = 00:01:04 . Memory (MB): peak = 8475.285 ; gain = 330.234 ; free physical = 20935 ; free virtual = 26222
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8475.285 ; gain = 0.000 ; free physical = 20973 ; free virtual = 26223
Phase 1 Generate And Synthesize MIG Cores | Checksum: 27fc44121

Time (s): cpu = 00:05:05 ; elapsed = 00:02:39 . Memory (MB): peak = 8475.285 ; gain = 330.234 ; free physical = 20981 ; free virtual = 26232

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 8475.285 ; gain = 0.000 ; free physical = 20924 ; free virtual = 26198
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 8475.285 ; gain = 0.000 ; free physical = 20867 ; free virtual = 26142
Phase 2 Generate And Synthesize Debug Cores | Checksum: 285382067

Time (s): cpu = 00:06:26 ; elapsed = 00:03:51 . Memory (MB): peak = 8475.285 ; gain = 330.234 ; free physical = 20895 ; free virtual = 26170

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 91 inverter(s) to 4838 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2cfe45d65

Time (s): cpu = 00:07:19 ; elapsed = 00:04:26 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21197 ; free virtual = 26471
INFO: [Opt 31-389] Phase Retarget created 1624 cells and removed 2041 cells
INFO: [Opt 31-1021] In phase Retarget, 10580 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 19 inverter(s) to 581 load pin(s).
Phase 4 Constant propagation | Checksum: 2c597af81

Time (s): cpu = 00:07:28 ; elapsed = 00:04:34 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21197 ; free virtual = 26472
INFO: [Opt 31-389] Phase Constant propagation created 3710 cells and removed 11279 cells
INFO: [Opt 31-1021] In phase Constant propagation, 902 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Opt 31-120] Instance level0_i/ulp (ulp) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 308245890

Time (s): cpu = 00:07:47 ; elapsed = 00:04:54 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 20861 ; free virtual = 26136
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8134 cells
INFO: [Opt 31-1021] In phase Sweep, 1306482 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 27e583fcd

Time (s): cpu = 00:07:54 ; elapsed = 00:05:01 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21166 ; free virtual = 26441
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27e583fcd

Time (s): cpu = 00:07:58 ; elapsed = 00:05:05 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21170 ; free virtual = 26445
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26550a062

Time (s): cpu = 00:08:04 ; elapsed = 00:05:11 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21168 ; free virtual = 26443
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1488 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1624  |            2041  |                                          10580  |
|  Constant propagation         |            3710  |           11279  |                                            902  |
|  Sweep                        |               0  |            8134  |                                        1306482  |
|  BUFG optimization            |               0  |               1  |                                             71  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                           1488  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8603.285 ; gain = 0.000 ; free physical = 21170 ; free virtual = 26445
Ending Logic Optimization Task | Checksum: 2aeae9c30

Time (s): cpu = 00:08:07 ; elapsed = 00:05:13 . Memory (MB): peak = 8603.285 ; gain = 458.234 ; free physical = 21175 ; free virtual = 26450

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 266 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2aeae9c30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8667.285 ; gain = 64.000 ; free physical = 21170 ; free virtual = 26447

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2aeae9c30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8667.285 ; gain = 0.000 ; free physical = 21175 ; free virtual = 26452

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8667.285 ; gain = 0.000 ; free physical = 21175 ; free virtual = 26452
Ending Netlist Obfuscation Task | Checksum: 2aeae9c30

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8667.285 ; gain = 0.000 ; free physical = 21174 ; free virtual = 26451
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 466 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:09 ; elapsed = 00:05:51 . Memory (MB): peak = 8667.285 ; gain = 522.234 ; free physical = 21176 ; free virtual = 26452
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_opt_post.tcl
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:u2:1.0 design_power_budget default value of 60.0 : set_operating_conditions -design_power_budget 63 
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_inv, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_ld, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[0].ro_buf, and level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8699.301 ; gain = 0.000 ; free physical = 20281 ; free virtual = 25558
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1142fe685

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8699.301 ; gain = 0.000 ; free physical = 20279 ; free virtual = 25557
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8699.301 ; gain = 0.000 ; free physical = 20277 ; free virtual = 25554

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[0] {FDCE}
	level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[10] {FDCE}
	level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[11] {FDCE}
	level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[18] {FDCE}
	level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[12] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143d1ea28

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 8745.289 ; gain = 45.988 ; free physical = 20356 ; free virtual = 25633

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: io_clk_freerun_00
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_aabe_clkwiz_scheduler_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_aabe_clkwiz_sysclks_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_aabe_clk_wiz_0_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]
Phase 1.3 Build Placer Netlist Model | Checksum: 1b4689af3

Time (s): cpu = 00:03:15 ; elapsed = 00:01:41 . Memory (MB): peak = 9308.480 ; gain = 609.180 ; free physical = 19829 ; free virtual = 25107

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b4689af3

Time (s): cpu = 00:03:16 ; elapsed = 00:01:43 . Memory (MB): peak = 9308.480 ; gain = 609.180 ; free physical = 19827 ; free virtual = 25104
Phase 1 Placer Initialization | Checksum: 1b4689af3

Time (s): cpu = 00:03:18 ; elapsed = 00:01:44 . Memory (MB): peak = 9308.480 ; gain = 609.180 ; free physical = 19799 ; free virtual = 25076

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18174bf74

Time (s): cpu = 00:04:32 ; elapsed = 00:02:10 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19658 ; free virtual = 24935

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 237933de2

Time (s): cpu = 00:04:47 ; elapsed = 00:02:25 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19589 ; free virtual = 24866

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 237933de2

Time (s): cpu = 00:04:49 ; elapsed = 00:02:27 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19553 ; free virtual = 24830

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 21ed621ce

Time (s): cpu = 00:05:35 ; elapsed = 00:02:37 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19520 ; free virtual = 24798

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 21ed621ce

Time (s): cpu = 00:05:36 ; elapsed = 00:02:38 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19524 ; free virtual = 24801
Phase 2.1.1 Partition Driven Placement | Checksum: 21ed621ce

Time (s): cpu = 00:05:37 ; elapsed = 00:02:39 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19609 ; free virtual = 24887
Phase 2.1 Floorplanning | Checksum: 221b9286a

Time (s): cpu = 00:05:38 ; elapsed = 00:02:39 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19609 ; free virtual = 24887

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2971cbf0b

Time (s): cpu = 00:05:40 ; elapsed = 00:02:41 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19620 ; free virtual = 24897

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2acd4ff96

Time (s): cpu = 00:05:41 ; elapsed = 00:02:42 . Memory (MB): peak = 9388.520 ; gain = 689.219 ; free physical = 19620 ; free virtual = 24898

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 76 LUTNM shape to break, 3611 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 54, two critical 22, total 76, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1696 nets or LUTs. Breaked 76 LUTs, combined 1620 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 41 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 29 nets.  Re-placed 136 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 136 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19519 ; free virtual = 24797
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s01_couplers/s01_regslice/inst/r.r_pipe/S_READY. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice/inst/r.r_pipe/S_READY. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/S_READY. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s03_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/slr1/reset_controllers/psreset_gate_pr_kernel/U0/interconnect_aresetn[0]. Replicated 14 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ddrmem_1/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET. Replicated 10 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/s01_couplers/s01_regslice/inst/w.w_pipe/S_READY. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ddrmem_1/inst/u_ddr_axi/axi_w_channel_0/wready_d3. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/slr1/regslice_data_static/inst/r.r_pipe/S_READY. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 224 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 224 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.49 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19520 ; free virtual = 24798
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19520 ; free virtual = 24798
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-666] Processed cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19519 ; free virtual = 24797
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19529 ; free virtual = 24807
INFO: [Physopt 32-736] Net level0_i/ulp/axi_interconnect_1/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_i_1__0_n_0 has fanout of one; hence not performing Critical-cell optimization
INFO: [Physopt 32-736] Net level0_i/ulp/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i0 has fanout of one; hence not performing Critical-cell optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19530 ; free virtual = 24808

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           76  |           1620  |                  1696  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              5  |                    29  |           1  |           1  |  00:00:04  |
|  Very High Fanout                                 |          224  |              0  |                    14  |           0  |           1  |  00:00:04  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           6  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |         215  |           1  |  00:00:04  |
|  URAM Register                                    |            0  |              0  |                     0  |           8  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          300  |           1625  |                  1739  |         230  |          12  |  00:00:16  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: c9f339a4

Time (s): cpu = 00:10:51 ; elapsed = 00:04:53 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19534 ; free virtual = 24812
Phase 2.4 Global Placement Core | Checksum: 166c0d58f

Time (s): cpu = 00:11:04 ; elapsed = 00:04:59 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19505 ; free virtual = 24783
Phase 2 Global Placement | Checksum: 166c0d58f

Time (s): cpu = 00:11:05 ; elapsed = 00:05:00 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19614 ; free virtual = 24892

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146fec855

Time (s): cpu = 00:11:12 ; elapsed = 00:05:04 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19618 ; free virtual = 24896

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6d81a4dd

Time (s): cpu = 00:11:22 ; elapsed = 00:05:10 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19614 ; free virtual = 24892

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1713e9ba7

Time (s): cpu = 00:12:24 ; elapsed = 00:05:31 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19506 ; free virtual = 24784

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 18530528a

Time (s): cpu = 00:12:28 ; elapsed = 00:05:34 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19511 ; free virtual = 24789

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 20c4647a3

Time (s): cpu = 00:12:39 ; elapsed = 00:05:43 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19449 ; free virtual = 24727
Phase 3.3 Small Shape DP | Checksum: 11c07e1f0

Time (s): cpu = 00:13:00 ; elapsed = 00:05:52 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19523 ; free virtual = 24802

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 11c07e1f0

Time (s): cpu = 00:13:01 ; elapsed = 00:05:53 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19513 ; free virtual = 24791

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 18d54f3c5

Time (s): cpu = 00:13:07 ; elapsed = 00:05:59 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19534 ; free virtual = 24812

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 18d54f3c5

Time (s): cpu = 00:13:08 ; elapsed = 00:06:00 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19542 ; free virtual = 24820

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: e72cecb1

Time (s): cpu = 00:14:39 ; elapsed = 00:06:16 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19511 ; free virtual = 24789
Phase 3 Detail Placement | Checksum: e72cecb1

Time (s): cpu = 00:14:40 ; elapsed = 00:06:17 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19513 ; free virtual = 24791

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y1.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x1y0.xdc:128] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19efdb97a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-22.038 |
Phase 1 Physical Synthesis Initialization | Checksum: 16d53c360

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19460 ; free virtual = 24738
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e1812d59

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 9453.297 ; gain = 0.000 ; free physical = 19458 ; free virtual = 24736
Phase 4.1.1.1 BUFG Insertion | Checksum: 19efdb97a

Time (s): cpu = 00:17:30 ; elapsed = 00:07:10 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19474 ; free virtual = 24752

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.170. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29d136efd

Time (s): cpu = 00:18:42 ; elapsed = 00:08:22 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19468 ; free virtual = 24746

Time (s): cpu = 00:18:42 ; elapsed = 00:08:22 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19472 ; free virtual = 24750
Phase 4.1 Post Commit Optimization | Checksum: 29d136efd

Time (s): cpu = 00:18:43 ; elapsed = 00:08:23 . Memory (MB): peak = 9453.297 ; gain = 753.996 ; free physical = 19472 ; free virtual = 24750
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19421 ; free virtual = 24699

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 327c3902f

Time (s): cpu = 00:19:24 ; elapsed = 00:08:48 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19480 ; free virtual = 24758

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|      South|                2x2|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 327c3902f

Time (s): cpu = 00:19:28 ; elapsed = 00:08:52 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19485 ; free virtual = 24764
Phase 4.3 Placer Reporting | Checksum: 327c3902f

Time (s): cpu = 00:19:32 ; elapsed = 00:08:56 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19485 ; free virtual = 24764

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19484 ; free virtual = 24763

Time (s): cpu = 00:19:32 ; elapsed = 00:08:56 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19484 ; free virtual = 24763
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c771e03f

Time (s): cpu = 00:19:36 ; elapsed = 00:08:59 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19484 ; free virtual = 24763
Ending Placer Task | Checksum: 1e181f81a

Time (s): cpu = 00:19:36 ; elapsed = 00:09:00 . Memory (MB): peak = 9579.297 ; gain = 879.996 ; free physical = 19556 ; free virtual = 24834
INFO: [Common 17-83] Releasing license: Implementation
246 Infos, 476 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:02 ; elapsed = 00:09:46 . Memory (MB): peak = 9579.297 ; gain = 912.012 ; free physical = 20171 ; free virtual = 25449
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_place_post.tcl
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 20168 ; free virtual = 25447
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 20170 ; free virtual = 25449
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 144.48s |  WALL: 29.72s
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19995 ; free virtual = 25274

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-14.782 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c5b08588

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19788 ; free virtual = 25067
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 1 high priority path group.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-14.782 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c5b08588

Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19770 ; free virtual = 25049

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-14.782 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[265]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/doutb[265]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[265].axi_rdata_int[265]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_rdata[265]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/doutb[265]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[265].axi_rdata_int[265]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-14.782 |
Phase 3 Critical Path Optimization | Checksum: 1c5b08588

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19790 ; free virtual = 25070
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19805 ; free virtual = 25084
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19803 ; free virtual = 25083
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.165 | TNS=-14.782 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           6  |           1  |  00:00:01  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           6  |           2  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19818 ; free virtual = 25097
Ending Physical Synthesis Task | Checksum: 19fb48e38

Time (s): cpu = 00:01:42 ; elapsed = 00:01:12 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19826 ; free virtual = 25106
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 476 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:06 ; elapsed = 00:01:47 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 20102 ; free virtual = 25381
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_inv, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_ld, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[0].ro_buf, and level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d5f32c42 ConstDB: 0 ShapeSum: 2d3023a8 RouteDB: 8ab02132

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.67 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19812 ; free virtual = 25097
Phase 1 Build RT Design | Checksum: 18bf81c63

Time (s): cpu = 00:02:53 ; elapsed = 00:00:43 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19857 ; free virtual = 25142
Post Restoration Checksum: NetGraph: aa39b788 NumContArr: 88e03e7f Constraints: 4a0fdacb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17d29d0d2

Time (s): cpu = 00:03:02 ; elapsed = 00:00:52 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19613 ; free virtual = 24898

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17d29d0d2

Time (s): cpu = 00:03:03 ; elapsed = 00:00:53 . Memory (MB): peak = 9579.297 ; gain = 0.000 ; free physical = 19613 ; free virtual = 24899

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 159af61a6

Time (s): cpu = 00:03:16 ; elapsed = 00:01:01 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19582 ; free virtual = 24870

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ca3fdbaa

Time (s): cpu = 00:04:37 ; elapsed = 00:01:27 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19272 ; free virtual = 24559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.149 | TNS=-11.909| WHS=-1.130 | THS=-255.516|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18dd95e22

Time (s): cpu = 00:07:15 ; elapsed = 00:02:07 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19283 ; free virtual = 24570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.149 | TNS=-1.004 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 25d0625a8

Time (s): cpu = 00:07:27 ; elapsed = 00:02:15 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19265 ; free virtual = 24555
Phase 2 Router Initialization | Checksum: 1f03d2c83

Time (s): cpu = 00:07:28 ; elapsed = 00:02:16 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19260 ; free virtual = 24551

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00126161 %
  Global Horizontal Routing Utilization  = 0.000313819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 103876
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 91627
  Number of Partially Routed Nets     = 12249
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f03d2c83

Time (s): cpu = 00:07:35 ; elapsed = 00:02:19 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19261 ; free virtual = 24552
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 22507b419

Time (s): cpu = 00:08:16 ; elapsed = 00:02:35 . Memory (MB): peak = 9580.301 ; gain = 1.004 ; free physical = 19147 ; free virtual = 24438
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_bd_aabe_clkwiz_kernel_0_1 |clk_out1_bd_aabe_clkwiz_kernel_0_1 |              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/ip_aresetn_kernel_ref_clk_00/inst/q_i_reg[0]/D|
| clk_out1_bd_aabe_clkwiz_kernel_0_1 |clk_out1_bd_aabe_clkwiz_kernel_0_1 |  level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/ip_data_clkwiz_kernel_clk_out1_locked_00/inst/q_i_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17360
 Number of Nodes with overlaps = 1818
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-59.040| WHS=-0.082 | THS=-2.182 |

Phase 4.1 Global Iteration 0 | Checksum: 1d758f26a

Time (s): cpu = 00:13:10 ; elapsed = 00:04:42 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19105 ; free virtual = 24396

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-54.289| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c687acdf

Time (s): cpu = 00:14:24 ; elapsed = 00:05:23 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19117 ; free virtual = 24408

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.296 | TNS=-51.642| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1df3d230a

Time (s): cpu = 00:14:48 ; elapsed = 00:05:40 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19115 ; free virtual = 24407
Phase 4 Rip-up And Reroute | Checksum: 1df3d230a

Time (s): cpu = 00:14:50 ; elapsed = 00:05:42 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19115 ; free virtual = 24407

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 220c0dbec

Time (s): cpu = 00:15:53 ; elapsed = 00:06:01 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19078 ; free virtual = 24370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-54.289| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 21516bea4

Time (s): cpu = 00:16:48 ; elapsed = 00:06:14 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19074 ; free virtual = 24365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-53.938| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f142a855

Time (s): cpu = 00:16:58 ; elapsed = 00:06:18 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19099 ; free virtual = 24391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f142a855

Time (s): cpu = 00:16:59 ; elapsed = 00:06:19 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19099 ; free virtual = 24391
Phase 5 Delay and Skew Optimization | Checksum: 1f142a855

Time (s): cpu = 00:17:01 ; elapsed = 00:06:21 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19099 ; free virtual = 24391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19e64da0e

Time (s): cpu = 00:17:52 ; elapsed = 00:06:36 . Memory (MB): peak = 9595.160 ; gain = 15.863 ; free physical = 19098 ; free virtual = 24390
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.274 | TNS=-53.477| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 128b2d02f

Time (s): cpu = 00:18:07 ; elapsed = 00:06:47 . Memory (MB): peak = 9612.035 ; gain = 32.738 ; free physical = 19101 ; free virtual = 24393
Phase 6 Post Hold Fix | Checksum: 128b2d02f

Time (s): cpu = 00:18:08 ; elapsed = 00:06:49 . Memory (MB): peak = 9612.035 ; gain = 32.738 ; free physical = 19101 ; free virtual = 24393

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 271fb7903

Time (s): cpu = 00:22:07 ; elapsed = 00:07:59 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18174 ; free virtual = 23466
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-5.547 | WHS=0.005  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 1f1fe515b

Time (s): cpu = 00:23:03 ; elapsed = 00:08:13 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18180 ; free virtual = 23472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-5.547 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 25976b4b8

Time (s): cpu = 00:23:11 ; elapsed = 00:08:16 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18206 ; free virtual = 23498

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 208afcd77

Time (s): cpu = 00:24:03 ; elapsed = 00:08:32 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18209 ; free virtual = 23501
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-5.547 | WHS=0.005  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 341c89b67

Time (s): cpu = 00:24:17 ; elapsed = 00:08:43 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18206 ; free virtual = 23499
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 3541f4508

Time (s): cpu = 00:26:12 ; elapsed = 00:09:15 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18912 ; free virtual = 24204

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.2784 %
  Global Horizontal Routing Utilization  = 3.99809 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.9765%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.6209%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X31Y286 -> INT_X31Y286
   INT_X31Y283 -> INT_X31Y283
   INT_X39Y282 -> INT_X39Y282
   INT_X36Y278 -> INT_X36Y278
   INT_X32Y276 -> INT_X32Y276
West Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2a357190d

Time (s): cpu = 00:26:17 ; elapsed = 00:09:17 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18906 ; free virtual = 24199

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a357190d

Time (s): cpu = 00:26:19 ; elapsed = 00:09:18 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18902 ; free virtual = 24194

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a357190d

Time (s): cpu = 00:26:39 ; elapsed = 00:09:32 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18905 ; free virtual = 24197

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.084 | TNS=-5.547 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 2a357190d

Time (s): cpu = 00:27:11 ; elapsed = 00:09:39 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18972 ; free virtual = 24264
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.084 | TNS=-5.065 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 2a357190d

Time (s): cpu = 00:30:10 ; elapsed = 00:10:25 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18786 ; free virtual = 24078
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.084 | TNS=-5.065 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_bd_aabe_clkwiz_kernel_0_1. Processed net: level0_i/ulp/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[427].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_bd_aabe_clkwiz_kernel_0_1. Processed net: level0_i/ulp/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/doutb[427].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.084 | TNS=-5.065 | WHS=0.010 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 2836d3cf6

Time (s): cpu = 00:30:48 ; elapsed = 00:10:33 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18738 ; free virtual = 24031
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10651.613 ; gain = 0.000 ; free physical = 18737 ; free virtual = 24030
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.084 | TNS=-5.065 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 2836d3cf6

Time (s): cpu = 00:30:53 ; elapsed = 00:10:38 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 18812 ; free virtual = 24105
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:31:31 ; elapsed = 00:11:02 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 19253 ; free virtual = 24547
INFO: [Common 17-83] Releasing license: Implementation
299 Infos, 479 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:32:45 ; elapsed = 00:11:31 . Memory (MB): peak = 10651.613 ; gain = 1072.316 ; free physical = 19253 ; free virtual = 24547
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_route_post.tcl
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10651.613 ; gain = 0.000 ; free physical = 19242 ; free virtual = 24536
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10651.613 ; gain = 0.000 ; free physical = 19237 ; free virtual = 24530
get_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10651.613 ; gain = 0.000 ; free physical = 19235 ; free virtual = 24528
WARNING: Unable to find metadata file: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-323] Power for clock manager block level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_sysclks/inst/mmcme4_adv_inst is calculated assuming it is enabled. Please use 'set_switching_activity -static_probability 0 -signal_rate 0 [get_nets io_perst_n_00_IBUF[0]_inst/O]' command to consider it disabled.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
CRITICAL WARNING: [Power 33-427] The calculated current 0.247 A exceeds the Vccaux_io supply current budget of 0.056 A.
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Fri Dec 31 12:48:44 2021
| Host             : caslab-cloudfpga running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcku15p-ffva1156-2LV-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.802        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 55.198 (MET) |
| Dynamic (W)              | 6.162        |
| Device Static (W)        | 1.640        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 94.1         |
| Junction Temperature (C) | 60.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.964 |       60 |       --- |             --- |
| CLB Logic                |     0.318 |   372558 |       --- |             --- |
|   LUT as Logic           |     0.199 |   118693 |    522720 |           22.71 |
|   LUT as Distributed RAM |     0.079 |     7157 |    161280 |            4.44 |
|   Register               |     0.030 |   189310 |   1045440 |           18.11 |
|   LUT as Shift Register  |     0.005 |     1402 |    161280 |            0.87 |
|   CARRY8                 |     0.004 |     1331 |     65340 |            2.04 |
|   Others                 |    <0.001 |     8496 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     3101 |    522720 |            0.59 |
| Signals                  |     0.501 |   310814 |       --- |             --- |
| Block RAM                |     0.586 |    250.5 |       984 |           25.46 |
| URAM                     |     0.031 |       12 |       128 |            9.38 |
| MMCM                     |     0.403 |        0 |       --- |             --- |
| PLL                      |     0.332 |        6 |       --- |             --- |
| DSPs                     |     0.001 |        9 |      1968 |            0.46 |
| I/O                      |     0.791 |      151 |       516 |           29.26 |
| GTH                      |     2.008 |        8 |        20 |           40.00 |
| SYSMON                   |     0.003 |        1 |       --- |             --- |
| Hard IPs                 |     0.225 |        2 |       --- |             --- |
|   PCIE                   |     0.225 |        2 |       --- |             --- |
| Static Power             |     1.640 |          |           |                 |
| Total                    |     7.802 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)        |
+------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+
| Vccint     |       0.720 |     4.922 |       3.911 |      1.011 |       NA    |      42.000 | 37.078 (MET)      |
| Vccint_io  |       0.850 |     0.512 |       0.392 |      0.121 |       NA    |       7.380 | 6.868 (MET)       |
| Vccbram    |       0.850 |     0.103 |       0.086 |      0.017 |       NA    |       1.620 | 1.517 (MET)       |
| Vccaux     |       1.800 |     0.732 |       0.403 |      0.328 |       NA    |       1.190 | 0.458 (MET)       |
| Vccaux_io  |       1.800 |     0.247 |       0.174 |      0.073 |       NA    |       0.056 | -0.191 (VIOLATED) |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.014 | 0.014 (MET)       |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco12     |       1.200 |     0.120 |       0.120 |      0.000 |       NA    | Unspecified | NA                |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    |       0.020 | 0.012 (MET)       |
| MGTAVcc    |       0.900 |     0.568 |       0.538 |      0.030 |       NA    | Unspecified | NA                |
| MGTAVtt    |       1.200 |     1.030 |       1.005 |      0.026 |       NA    | Unspecified | NA                |
| MGTVccaux  |       1.800 |     0.037 |       0.037 |      0.000 |       NA    | Unspecified | NA                |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       1.400 | 1.400 (MET)       |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       3.600 | 3.600 (MET)       |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.144 | 0.144 (MET)       |
+------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Domain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTHE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                          |             2.0 |
| GTHE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTHE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                          |             2.0 |
| GTHE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTHE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                          |             2.0 |
| GTHE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i_n_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                                                                                 |             8.0 |
| bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i_n_31_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                                                                                   |             8.0 |
| c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | io_clk_ddr_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clk_wiz_0/inst/clk_out1_bd_aabe_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |            20.0 |
| clk_out1_bd_aabe_clkwiz_kernel2_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_aabe_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                                                                                  |             2.0 |
| clk_out1_bd_aabe_clkwiz_kernel_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_aabe_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                                                                    |             3.3 |
| clk_out1_bd_aabe_clkwiz_pcie_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_pcie/inst/clk_out1_bd_aabe_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                                                                                                |            10.0 |
| clk_out1_bd_aabe_clkwiz_scheduler_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_scheduler/inst/clk_out1_bd_aabe_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                                                                                                      |             4.0 |
| clk_out2_bd_aabe_clkwiz_sysclks_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/base_clocking/clkwiz_sysclks/inst/clk_out2_bd_aabe_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                                                                                          |            20.0 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| io_clk_pcie_00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |            10.0 |
| io_clk_pcie_01                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | io_clk_pcie_01_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |            10.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                                                                                                                                |           160.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                                                                                                          | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_1                                                                                                                                                                                                                                                                                                                                                                                                  |           100.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                                                                                                                                                                        |            50.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                                                                                                                                                         |           160.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                                                                                                                                                        |           160.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                    | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[3]                                                        |             4.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                                  |          1000.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                      | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                          |             4.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon   |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon   |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon   |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gthe4_cpll_cal_tx_i/txoutclkmon   |             5.0 |
| level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                                    |          1000.0 |
| level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |           160.0 |
| mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/ddrmem_1/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |             3.3 |
| mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/ddrmem_1/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |             6.7 |
| pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |             0.4 |
| pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                                                                                                                                                                                              |             3.3 |
| pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |             0.4 |
| pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                                                                                                                                                                                              |             3.3 |
| pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |             0.4 |
| pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                                                                                                                                                                                             |             3.3 |
| qpll0outclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                          |             0.2 |
| qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                          |             0.2 |
| qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                        |             0.2 |
| qpll0outrefclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                       |            10.0 |
| qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                       |            10.0 |
| qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                     |            10.0 |
| qpll1outclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                          |             0.2 |
| qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                          |             0.2 |
| qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                        |             0.2 |
| qpll1outrefclk_out[0]_1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                       |            10.0 |
| qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_us_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_us_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                       |            10.0 |
| qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_aabe_pcie_3port_switch_0_0_ds_port_gt_i/inst/gen_gtwizard_gthe4_top.bd_aabe_pcie_3port_switch_0_0_ds_port_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                     |            10.0 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| level0_wrapper               |     6.162 |
|   level0_i                   |     6.159 |
|     blp                      |     4.261 |
|       blp_i                  |     4.261 |
|     ii_level0_pipe           |     0.026 |
|       inst                   |     0.026 |
|     ulp                      |     1.871 |
|       axi_bram_ctrl_0        |     0.016 |
|       axi_bram_ctrl_0_bram   |     0.023 |
|       axi_interconnect_0     |     0.075 |
|       axi_interconnect_1     |     0.185 |
|       axi_protocol_convert_0 |     0.001 |
|       ddr1_clk_ibufds        |     0.022 |
|       ddrmem_1               |     1.370 |
|       krnl_ro_rtl_1          |     0.018 |
|       slr1                   |     0.158 |
|       user_debug_bridge      |     0.001 |
+------------------------------+-----------+


299 Infos, 481 Warnings, 34 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:56 ; elapsed = 00:00:30 . Memory (MB): peak = 10675.625 ; gain = 24.012 ; free physical = 19352 ; free virtual = 24646
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 10675.625 ; gain = 0.000 ; free physical = 18514 ; free virtual = 24454
INFO: [Common 17-1381] The checkpoint '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:24 ; elapsed = 00:00:52 . Memory (MB): peak = 10675.625 ; gain = 0.000 ; free physical = 19006 ; free virtual = 24469
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 10675.625 ; gain = 0.000 ; free physical = 18945 ; free virtual = 24437
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'blp_s_aclk_kernel2_ref_clk_00':
   clock pin path     : level0_i/ulp/blp_s_aclk_kernel2_ref_clk_00
   original frequency : 500.0 MHz
kernel clock 'blp_s_aclk_kernel_ref_clk_00':
   clock pin path     : level0_i/ulp/blp_s_aclk_kernel_ref_clk_00
   original frequency : 300.0 MHz


INFO: [OCL_UTIL] clock is 'clk_out1_bd_aabe_clkwiz_kernel_0_1' for pin 'level0_i/ulp/blp_s_aclk_kernel_ref_clk_00'
INFO: [OCL_UTIL] clock is 'clk_out1_bd_aabe_clkwiz_kernel2_0_1' for pin 'level0_i/ulp/blp_s_aclk_kernel2_ref_clk_00'
Auto-frequency scaling completed
kernel clock 'blp_s_aclk_kernel_ref_clk_00':
   original frequency : 300.0 MHz
   scaled frequency   : 292.6 MHz
WARNING: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'blp_s_aclk_kernel_ref_clk_00'. The frequency is being automatically changed to 292.6 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'blp_s_aclk_kernel_ref_clk_00'.
kernel clock 'blp_s_aclk_kernel2_ref_clk_00':
   original frequency : 500.0 MHz
   scaled frequency   : 871.0 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 10675.625 ; gain = 0.000 ; free physical = 18944 ; free virtual = 24435
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku15p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_1_ss_iobuf/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg input level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg input level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out input level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out input level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg multiplier stage level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/mult_out_r_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out multiplier stage level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/rd_mod_wr_0/inst/rd_mod_wr_inst0/subt_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_ii_blp_ulp_pipe_0 overlaps with pblock_level0_blp: 0.33%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_level0_blp overlaps with pblock_ii_blp_ulp_pipe_0: 0.00%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_level0_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux (and 2 other instances).
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 Latch and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_inv, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_ld, level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[0].ro_buf, and level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5)+((~A5)*(~A2)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A2)+(A5*(~A2)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*(~A3))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*(~A1))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*(~A1))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+((~A3)*A4)+((~A3)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A1)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*(~A1))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*(~A1))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A4*A6)+(A4*(~A6)*A2)+((~A4)*A1*A2)+((~A4)*(~A1)*A6)+((~A4)*(~A1)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A2)+(A5*(~A2)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*(~A3))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*A2*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/jtag_axi_xdma/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A4*A1*A2*A5)+(A4*A1*A2*(~A5)*A3)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A5)+(A4*(~A1)*(~A5)*A3)+((~A4)*A5)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A2*A4)+(A2*(~A4)*A5)+((~A2)*A3*A5)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_wire[3] is a gated clock net sourced by a combinational pin level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf/O, cell level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/ro_INST/ro_stages[1].ro_buf is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[0], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[10], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[11], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[12], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[13], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[14], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[15], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[16], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[17], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[18], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[19], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[1], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[20], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[21], level0_i/ulp/krnl_ro_rtl_1/inst/inst_ro_sensor/counter_RO/count_reg_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/downstream_port_i/ds_port_pcie.p4usp_dp_i/inst/bd_aabe_pcie_3port_switch_0_0_ds_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/upstream_port_i/us_port_pcie.p4usp_up_i/inst/bd_aabe_pcie_3port_switch_0_0_us_port_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pr_isolation_expanded/interconnect_data_slr/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/ulp/axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_A (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/brd_mgmt_scheduler/shell_ert_subsystem_0/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 has CASCADE_ORDER_B (FIRST) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cc_mux_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cq_intfc_mod/bd_aabe_pcie_3port_switch_0_0_ds_cq_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_rq_intfc_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cc_mux_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cc_mux_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cq_intfc_mod/bd_aabe_pcie_3port_switch_0_0_ds_cq_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cq_intfc_mod/bd_aabe_pcie_3port_switch_0_0_ds_cq_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_cq_intfc_mod/bd_aabe_pcie_3port_switch_0_0_ds_cq_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_rq_intfc_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_ds_rq_intfc_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_us_cc_mux_mod/bd_aabe_pcie_3port_switch_0_0_ds_rc_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_us_cc_mux_mod/bd_aabe_pcie_3port_switch_0_0_ds_rc_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/pcie_3port_switch_0/inst/embedded_endpoint_i/switch_top_inst/bd_aabe_pcie_3port_switch_0_0_us_cc_mux_mod/bd_aabe_pcie_3port_switch_0_0_ds_rc_input_reg_mod/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 830 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/blp/blp_i/blp_static_region_ss/inst/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], level0_i/ulp/ddrmem_1/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1]... and (the first 15 of 464 listed).
CRITICAL WARNING: [DRC 23-412] You have waived 1 DRC check(s) that is(are) normally flagged as ERROR during write_bitstream. This could potentially damage your device, your board, or lead to other functionality issues on your hardware. The DRCs are: HDPR-108 
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 165 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
WARNING: [Memdata 28-80] Empty top found while merging BMM files!
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/sw/calibration_0/Debug/calibration_ddr.elf /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ddrmem_1_0/sw/calibration_0/Debug/calibration_ddr.elf 
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-2319] When using DCI in a Reconfigurable Module setting Match_cycle to NoWait will produce a smaller bitstream and reduce startup delay.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 142967552 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
315 Infos, 650 Warnings, 36 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:06:04 ; elapsed = 00:02:25 . Memory (MB): peak = 11971.598 ; gain = 1295.973 ; free physical = 18818 ; free virtual = 24332
source /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 12:52:27 2021...
[Fri Dec 31 12:52:32 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:15:07 ; elapsed = 00:39:20 . Memory (MB): peak = 4691.758 ; gain = 0.000 ; free physical = 26276 ; free virtual = 31785
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[12:52:34] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 12:52:34 2021...
