11:34:03 INFO  : Registering command handlers for SDK TCF services
11:34:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
11:34:28 INFO  : XSCT server has started successfully.
11:34:33 INFO  : Successfully done setting XSCT server connection channel  
11:34:33 INFO  : Successfully done setting SDK workspace  
11:34:33 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
12:31:18 INFO  : Refreshed build settings on project Final_Code
13:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:20:20 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:20:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:20:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:20:25 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:20:25 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:20:34 INFO  : 'fpga -state' command is executed.
13:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:34 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:20:34 INFO  : 'jtag frequency' command is executed.
13:20:34 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:35 INFO  : Context for 'APU' is selected.
13:20:35 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:35 INFO  : Context for 'APU' is selected.
13:20:35 INFO  : 'stop' command is executed.
13:20:35 INFO  : 'ps7_init' command is executed.
13:20:35 INFO  : 'ps7_post_config' command is executed.
13:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:36 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:20:37 INFO  : Memory regions updated for context APU
13:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:37 INFO  : 'con' command is executed.
13:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:20:37 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:20:59 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:21:04 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:21:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:21:04 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:21:04 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:21:09 INFO  : Disconnected from the channel tcfchan#1.
13:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:21:11 INFO  : 'fpga -state' command is executed.
13:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:21:11 INFO  : 'jtag frequency' command is executed.
13:21:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:11 INFO  : Context for 'APU' is selected.
13:21:16 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:16 INFO  : Context for 'APU' is selected.
13:21:16 INFO  : 'stop' command is executed.
13:21:16 INFO  : 'ps7_init' command is executed.
13:21:16 INFO  : 'ps7_post_config' command is executed.
13:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:17 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:21:17 INFO  : Memory regions updated for context APU
13:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:18 INFO  : 'con' command is executed.
13:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:21:18 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:25:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:20 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:25:20 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:25:25 INFO  : Disconnected from the channel tcfchan#2.
13:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:25:27 INFO  : 'fpga -state' command is executed.
13:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:27 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:25:27 INFO  : 'jtag frequency' command is executed.
13:25:27 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:27 INFO  : Context for 'APU' is selected.
13:25:31 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:25:31 INFO  : Context for 'APU' is selected.
13:25:31 INFO  : 'stop' command is executed.
13:25:32 INFO  : 'ps7_init' command is executed.
13:25:32 INFO  : 'ps7_post_config' command is executed.
13:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:33 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:25:33 INFO  : Memory regions updated for context APU
13:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:33 INFO  : 'con' command is executed.
13:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:25:33 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:25:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:25:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:25:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:26:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:26:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:26:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:26:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:26:13 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:26:13 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:26:17 INFO  : Disconnected from the channel tcfchan#3.
13:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:26:18 INFO  : 'fpga -state' command is executed.
13:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:19 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:26:19 INFO  : 'jtag frequency' command is executed.
13:26:19 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:19 INFO  : Context for 'APU' is selected.
13:26:23 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:26:23 INFO  : Context for 'APU' is selected.
13:26:23 INFO  : 'stop' command is executed.
13:26:23 INFO  : 'ps7_init' command is executed.
13:26:24 INFO  : 'ps7_post_config' command is executed.
13:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:24 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:26:25 INFO  : Memory regions updated for context APU
13:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:25 INFO  : 'con' command is executed.
13:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:26:25 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:26:56 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:05 INFO  : Disconnected from the channel tcfchan#4.
13:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:27:07 INFO  : 'fpga -state' command is executed.
13:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:08 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:27:08 INFO  : 'jtag frequency' command is executed.
13:27:08 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:08 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:13 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : 'stop' command is executed.
13:27:14 INFO  : 'ps7_init' command is executed.
13:27:14 INFO  : 'ps7_post_config' command is executed.
13:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:16 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:27:17 INFO  : Memory regions updated for context APU
13:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:18 INFO  : 'con' command is executed.
13:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:27:18 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:28:53 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:28:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:28:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:28:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:28:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:28:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:28:59 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:28:59 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:29:07 INFO  : Disconnected from the channel tcfchan#5.
13:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:29:10 INFO  : 'fpga -state' command is executed.
13:29:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:12 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:29:13 INFO  : 'jtag frequency' command is executed.
13:29:13 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:13 INFO  : Context for 'APU' is selected.
13:29:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:21 INFO  : Context for 'APU' is selected.
13:29:22 INFO  : 'stop' command is executed.
13:29:30 INFO  : 'ps7_init' command is executed.
13:29:31 INFO  : 'ps7_post_config' command is executed.
13:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:46 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:29:47 INFO  : Memory regions updated for context APU
13:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:49 INFO  : 'con' command is executed.
13:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:29:49 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:41:03 INFO  : Disconnected from the channel tcfchan#6.
15:13:14 INFO  : Registering command handlers for SDK TCF services
15:13:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
15:13:18 INFO  : XSCT server has started successfully.
15:13:19 INFO  : Successfully done setting XSCT server connection channel  
15:13:19 INFO  : Successfully done setting SDK workspace  
15:13:19 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
15:13:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:14:09 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:14:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:14:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:14:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:14 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:14:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:14:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:14:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:14:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:14:14 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:14:14 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:14:17 INFO  : 'fpga -state' command is executed.
15:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:18 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:14:18 INFO  : 'jtag frequency' command is executed.
15:14:18 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:18 INFO  : Context for 'APU' is selected.
15:14:18 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:14:18 INFO  : Context for 'APU' is selected.
15:14:18 INFO  : 'stop' command is executed.
15:14:19 INFO  : 'ps7_init' command is executed.
15:14:19 INFO  : 'ps7_post_config' command is executed.
15:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:20 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:14:20 INFO  : Memory regions updated for context APU
15:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:20 INFO  : 'con' command is executed.
15:14:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:14:20 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:16:52 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:16:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:16:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:16:59 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:16:59 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:17:03 INFO  : Disconnected from the channel tcfchan#1.
15:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:17:04 INFO  : 'fpga -state' command is executed.
15:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:05 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:17:05 INFO  : 'jtag frequency' command is executed.
15:17:05 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:05 INFO  : Context for 'APU' is selected.
15:17:07 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:07 INFO  : Context for 'APU' is selected.
15:17:07 INFO  : 'stop' command is executed.
15:17:08 INFO  : 'ps7_init' command is executed.
15:17:08 INFO  : 'ps7_post_config' command is executed.
15:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:08 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:17:08 INFO  : Memory regions updated for context APU
15:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:09 INFO  : 'con' command is executed.
15:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:17:09 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:24:36 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:24:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:24:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:24:51 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:24:51 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:00 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:25:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:25:00 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:25:00 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:27:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:27:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:27:03 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:27:03 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:27:09 INFO  : Disconnected from the channel tcfchan#2.
15:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:27:10 INFO  : 'fpga -state' command is executed.
15:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:10 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:27:10 INFO  : 'jtag frequency' command is executed.
15:27:10 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:10 INFO  : Context for 'APU' is selected.
15:27:14 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:27:14 INFO  : Context for 'APU' is selected.
15:27:14 INFO  : 'stop' command is executed.
15:27:14 INFO  : 'ps7_init' command is executed.
15:27:14 INFO  : 'ps7_post_config' command is executed.
15:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:15 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:27:15 INFO  : Memory regions updated for context APU
15:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:15 INFO  : 'con' command is executed.
15:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:27:15 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:28:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:28:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:16 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:28:16 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:28:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:20 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:28:20 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:28:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:28:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:28:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:28:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:28:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:28:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:51 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:03 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:29:03 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:17 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:17 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:27 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:29:27 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:32:41 INFO  : Refreshed build settings on project Old_Project
15:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:37:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:37:22 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:37:22 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:37:39 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:37:41 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:37:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:37:41 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:37:41 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:37:53 INFO  : Disconnected from the channel tcfchan#3.
15:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:37:55 INFO  : 'fpga -state' command is executed.
15:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:55 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:37:55 INFO  : 'jtag frequency' command is executed.
15:37:55 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:56 INFO  : Context for 'APU' is selected.
15:38:01 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:01 INFO  : Context for 'APU' is selected.
15:38:01 INFO  : 'stop' command is executed.
15:38:02 INFO  : 'ps7_init' command is executed.
15:38:02 INFO  : 'ps7_post_config' command is executed.
15:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:03 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:38:03 INFO  : Memory regions updated for context APU
15:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:03 INFO  : 'con' command is executed.
15:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:38:03 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:38:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:38:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:38:21 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:38:21 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:38:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:38:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:38:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:38:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:38:51 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:38:51 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:39:04 INFO  : Disconnected from the channel tcfchan#4.
15:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:39:08 INFO  : 'fpga -state' command is executed.
15:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:39:11 INFO  : 'jtag frequency' command is executed.
15:39:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:11 INFO  : Context for 'APU' is selected.
15:39:16 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:39:16 INFO  : Context for 'APU' is selected.
15:39:17 INFO  : 'stop' command is executed.
15:39:51 INFO  : 'ps7_init' command is executed.
15:39:51 INFO  : 'ps7_post_config' command is executed.
15:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:59 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:40:02 INFO  : Memory regions updated for context APU
15:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:02 INFO  : 'con' command is executed.
15:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:40:02 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:42:20 INFO  : Disconnected from the channel tcfchan#5.
15:42:45 INFO  : Registering command handlers for SDK TCF services
15:42:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
15:42:48 INFO  : XSCT server has started successfully.
15:42:48 INFO  : Successfully done setting XSCT server connection channel  
15:42:48 INFO  : Successfully done setting SDK workspace  
15:42:48 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
15:42:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:43:17 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:43:25 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:43:25 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:43:31 INFO  : 'fpga -state' command is executed.
15:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:31 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:43:31 INFO  : 'jtag frequency' command is executed.
15:43:31 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:31 INFO  : Context for 'APU' is selected.
15:43:31 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:31 INFO  : Context for 'APU' is selected.
15:43:31 INFO  : 'stop' command is executed.
15:43:32 INFO  : 'ps7_init' command is executed.
15:43:32 INFO  : 'ps7_post_config' command is executed.
15:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:33 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:43:33 INFO  : Memory regions updated for context APU
15:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:33 INFO  : 'con' command is executed.
15:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:43:33 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:44:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:38 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:44:38 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:44:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:44:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:44:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:44:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:44:52 INFO  : Disconnected from the channel tcfchan#1.
15:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:44:53 INFO  : 'fpga -state' command is executed.
15:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:54 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:44:54 INFO  : 'jtag frequency' command is executed.
15:44:54 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:54 INFO  : Context for 'APU' is selected.
15:44:56 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:56 INFO  : Context for 'APU' is selected.
15:44:56 INFO  : 'stop' command is executed.
15:44:57 INFO  : 'ps7_init' command is executed.
15:44:57 INFO  : 'ps7_post_config' command is executed.
15:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:58 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:44:58 INFO  : Memory regions updated for context APU
15:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:58 INFO  : 'con' command is executed.
15:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:44:58 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:48:27 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:48:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:48:29 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:48:29 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:48:33 INFO  : Disconnected from the channel tcfchan#2.
15:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:48:35 INFO  : 'fpga -state' command is executed.
15:48:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:35 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:48:35 INFO  : 'jtag frequency' command is executed.
15:48:35 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:35 INFO  : Context for 'APU' is selected.
15:48:38 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:38 INFO  : Context for 'APU' is selected.
15:48:38 INFO  : 'stop' command is executed.
15:48:38 INFO  : 'ps7_init' command is executed.
15:48:38 INFO  : 'ps7_post_config' command is executed.
15:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:39 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:48:39 INFO  : Memory regions updated for context APU
15:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:39 INFO  : 'con' command is executed.
15:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:48:39 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:50:34 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:50:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:50:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:50:44 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:50:44 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:50:47 INFO  : Disconnected from the channel tcfchan#3.
15:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:50:48 INFO  : 'fpga -state' command is executed.
15:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:49 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:50:49 INFO  : 'jtag frequency' command is executed.
15:50:49 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:49 INFO  : Context for 'APU' is selected.
15:50:51 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:51 INFO  : Context for 'APU' is selected.
15:50:51 INFO  : 'stop' command is executed.
15:50:52 INFO  : 'ps7_init' command is executed.
15:50:52 INFO  : 'ps7_post_config' command is executed.
15:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:52 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:50:52 INFO  : Memory regions updated for context APU
15:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:53 INFO  : 'con' command is executed.
15:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:50:53 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:52:49 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:52:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

15:52:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:52:52 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:52:52 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:52:57 INFO  : Disconnected from the channel tcfchan#4.
15:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:52:58 INFO  : 'fpga -state' command is executed.
15:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:58 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:52:58 INFO  : 'jtag frequency' command is executed.
15:52:58 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:58 INFO  : Context for 'APU' is selected.
15:53:02 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:02 INFO  : Context for 'APU' is selected.
15:53:02 INFO  : 'stop' command is executed.
15:53:02 INFO  : 'ps7_init' command is executed.
15:53:02 INFO  : 'ps7_post_config' command is executed.
15:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:03 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:53:03 INFO  : Memory regions updated for context APU
15:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:04 INFO  : 'con' command is executed.
15:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:53:04 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:54:29 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:36 INFO  : Disconnected from the channel tcfchan#5.
15:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:54:37 INFO  : 'fpga -state' command is executed.
15:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:38 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:54:38 INFO  : 'jtag frequency' command is executed.
15:54:38 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:42 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:42 INFO  : Context for 'APU' is selected.
15:54:42 INFO  : 'stop' command is executed.
15:54:42 INFO  : 'ps7_init' command is executed.
15:54:42 INFO  : 'ps7_post_config' command is executed.
15:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:43 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:54:43 INFO  : Memory regions updated for context APU
15:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:44 INFO  : 'con' command is executed.
15:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:54:44 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:55:17 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:35 INFO  : Disconnected from the channel tcfchan#6.
15:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:55:36 INFO  : 'fpga -state' command is executed.
15:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:36 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:55:36 INFO  : 'jtag frequency' command is executed.
15:55:36 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:36 INFO  : Context for 'APU' is selected.
15:55:40 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:40 INFO  : Context for 'APU' is selected.
15:55:40 INFO  : 'stop' command is executed.
15:55:41 INFO  : 'ps7_init' command is executed.
15:55:41 INFO  : 'ps7_post_config' command is executed.
15:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:42 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:55:42 INFO  : Memory regions updated for context APU
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : 'con' command is executed.
15:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:55:43 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:59:55 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:31 INFO  : Disconnected from the channel tcfchan#7.
16:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:00:35 INFO  : 'fpga -state' command is executed.
16:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:39 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:00:40 INFO  : 'jtag frequency' command is executed.
16:00:40 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:44 INFO  : Context for 'APU' is selected.
16:00:49 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:49 INFO  : Context for 'APU' is selected.
16:00:52 INFO  : 'stop' command is executed.
16:01:33 INFO  : 'ps7_init' command is executed.
16:01:33 INFO  : 'ps7_post_config' command is executed.
16:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:40 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:01:41 INFO  : Memory regions updated for context APU
16:02:03 INFO  : Registering command handlers for SDK TCF services
16:02:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
16:02:06 INFO  : XSCT server has started successfully.
16:02:06 INFO  : Successfully done setting XSCT server connection channel  
16:02:06 INFO  : Successfully done setting SDK workspace  
16:02:06 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
16:02:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:02:53 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:02:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:02:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:02:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:02:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:02:59 INFO  : 'fpga -state' command is executed.
16:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:00 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:03:00 INFO  : 'jtag frequency' command is executed.
16:03:00 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:00 INFO  : Context for 'APU' is selected.
16:03:00 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:00 INFO  : Context for 'APU' is selected.
16:03:00 INFO  : 'stop' command is executed.
16:03:01 INFO  : 'ps7_init' command is executed.
16:03:01 INFO  : 'ps7_post_config' command is executed.
16:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:02 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:03:02 INFO  : Memory regions updated for context APU
16:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:02 INFO  : 'con' command is executed.
16:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:03:02 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:03:44 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:54 INFO  : Disconnected from the channel tcfchan#1.
16:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:03:56 INFO  : 'fpga -state' command is executed.
16:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:56 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:03:56 INFO  : 'jtag frequency' command is executed.
16:03:56 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:56 INFO  : Context for 'APU' is selected.
16:03:58 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:58 INFO  : Context for 'APU' is selected.
16:03:58 INFO  : 'stop' command is executed.
16:03:59 INFO  : 'ps7_init' command is executed.
16:03:59 INFO  : 'ps7_post_config' command is executed.
16:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:00 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:04:00 INFO  : Memory regions updated for context APU
16:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:00 INFO  : 'con' command is executed.
16:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:04:00 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:06:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:06:19 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:06:19 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:06:28 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:36 INFO  : Disconnected from the channel tcfchan#2.
16:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:06:38 INFO  : 'fpga -state' command is executed.
16:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:38 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:06:38 INFO  : 'jtag frequency' command is executed.
16:06:38 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:38 INFO  : Context for 'APU' is selected.
16:06:40 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:41 INFO  : Context for 'APU' is selected.
16:06:41 INFO  : 'stop' command is executed.
16:06:41 INFO  : 'ps7_init' command is executed.
16:06:41 INFO  : 'ps7_post_config' command is executed.
16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:42 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:06:42 INFO  : Memory regions updated for context APU
16:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:42 INFO  : 'con' command is executed.
16:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:06:42 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:11:56 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:11:59 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:11:59 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:11:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:12:03 INFO  : Disconnected from the channel tcfchan#3.
16:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:12:04 INFO  : 'fpga -state' command is executed.
16:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:05 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:12:05 INFO  : 'jtag frequency' command is executed.
16:12:05 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:05 INFO  : Context for 'APU' is selected.
16:12:08 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:08 INFO  : Context for 'APU' is selected.
16:12:08 INFO  : 'stop' command is executed.
16:12:08 INFO  : 'ps7_init' command is executed.
16:12:08 INFO  : 'ps7_post_config' command is executed.
16:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:12:09 INFO  : Memory regions updated for context APU
16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : 'con' command is executed.
16:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:12:09 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:13:08 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:13:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:13:11 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:13:11 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:13:15 INFO  : Disconnected from the channel tcfchan#4.
16:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:13:17 INFO  : 'fpga -state' command is executed.
16:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:17 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:13:17 INFO  : 'jtag frequency' command is executed.
16:13:17 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:17 INFO  : Context for 'APU' is selected.
16:13:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:20 INFO  : Context for 'APU' is selected.
16:13:20 INFO  : 'stop' command is executed.
16:13:21 INFO  : 'ps7_init' command is executed.
16:13:21 INFO  : 'ps7_post_config' command is executed.
16:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:22 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:13:22 INFO  : Memory regions updated for context APU
16:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:22 INFO  : 'con' command is executed.
16:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:13:22 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:16:00 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:16:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:16:03 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:16:03 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:16:09 INFO  : Disconnected from the channel tcfchan#5.
16:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:16:11 INFO  : 'fpga -state' command is executed.
16:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:16:11 INFO  : 'jtag frequency' command is executed.
16:16:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:15 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:15 INFO  : Context for 'APU' is selected.
16:16:15 INFO  : 'stop' command is executed.
16:16:16 INFO  : 'ps7_init' command is executed.
16:16:16 INFO  : 'ps7_post_config' command is executed.
16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:17 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:16:17 INFO  : Memory regions updated for context APU
16:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:17 INFO  : 'con' command is executed.
16:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:16:17 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:29:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:29:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:29:22 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:29:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:29:22 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:37:31 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:37:38 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:37:38 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:37:38 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:37:46 INFO  : Disconnected from the channel tcfchan#6.
16:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:37:54 INFO  : 'fpga -state' command is executed.
16:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:59 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:38:01 INFO  : 'jtag frequency' command is executed.
16:38:01 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:02 INFO  : Context for 'APU' is selected.
16:38:07 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:09 INFO  : Context for 'APU' is selected.
16:38:10 INFO  : 'stop' command is executed.
16:38:15 ERROR : 'ps7_init' is cancelled.
16:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
----------------End of Script----------------

16:48:17 INFO  : Registering command handlers for SDK TCF services
16:48:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
16:48:24 INFO  : XSCT server has started successfully.
16:48:24 INFO  : Successfully done setting XSCT server connection channel  
16:48:24 INFO  : Successfully done setting SDK workspace  
16:48:24 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
16:48:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:48:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1530197255709,  Project:1530178128889
16:48:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
16:48:27 INFO  : Copied contents of C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:48:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:48:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Zugriff verweigert: "C:/Users/vishavbansal/AppData/Local/Temp\CR_B747E.tmp"

16:48:35 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:48:35 ERROR : Error updating BSP project MSS files.
16:48:36 INFO  : Updating hardware inferred compiler options for Example_RTOS.
16:48:37 INFO  : Updating hardware inferred compiler options for UDP_Send_Receive.
16:48:37 INFO  : Clearing existing target manager status.
16:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:48:53 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:49:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

16:49:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:49:23 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:49:23 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:49:27 INFO  : 'fpga -state' command is executed.
16:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:27 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:49:27 INFO  : 'jtag frequency' command is executed.
16:49:27 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:28 INFO  : Context for 'APU' is selected.
16:49:28 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:49:28 INFO  : Context for 'APU' is selected.
16:49:28 INFO  : 'stop' command is executed.
16:49:28 INFO  : 'ps7_init' command is executed.
16:49:28 INFO  : 'ps7_post_config' command is executed.
16:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:29 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:49:29 INFO  : Memory regions updated for context APU
16:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:29 INFO  : 'con' command is executed.
16:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:49:29 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:52:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:52:36 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:52:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:52:36 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:52:36 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:52:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:52:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:52:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:52:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:52:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:52:54 INFO  : Disconnected from the channel tcfchan#1.
16:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:52:56 INFO  : 'fpga -state' command is executed.
16:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:56 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:52:56 INFO  : 'jtag frequency' command is executed.
16:52:56 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:56 INFO  : Context for 'APU' is selected.
16:52:59 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:59 INFO  : Context for 'APU' is selected.
16:52:59 INFO  : 'stop' command is executed.
16:52:59 INFO  : 'ps7_init' command is executed.
16:52:59 INFO  : 'ps7_post_config' command is executed.
16:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:00 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:53:00 INFO  : Memory regions updated for context APU
16:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:00 INFO  : 'con' command is executed.
16:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:53:00 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
16:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:54:09 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:54:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:18 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
16:54:18 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


16:54:23 INFO  : Disconnected from the channel tcfchan#2.
16:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:54:24 INFO  : 'fpga -state' command is executed.
16:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:24 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:54:24 INFO  : 'jtag frequency' command is executed.
16:54:24 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : 'stop' command is executed.
16:54:25 INFO  : 'ps7_init' command is executed.
16:54:25 INFO  : 'ps7_post_config' command is executed.
16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:26 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

16:54:26 INFO  : Memory regions updated for context APU
16:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:26 INFO  : 'con' command is executed.
16:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:54:26 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:04:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:04:23 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:04:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:04:23 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
17:04:23 ERROR : Failed to closesw "C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss"
Reason: Cannot close sw design 'C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss'.
Design is not opened in the current session.


17:04:32 INFO  : Disconnected from the channel tcfchan#3.
17:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:04:40 INFO  : 'fpga -state' command is executed.
17:04:43 INFO  : Memory regions updated for context APU
17:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:04:46 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:04:51 INFO  : 'fpga -state' command is executed.
17:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:51 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:04:51 INFO  : 'jtag frequency' command is executed.
17:04:51 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:51 INFO  : Context for 'APU' is selected.
17:04:51 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:51 INFO  : Context for 'APU' is selected.
17:04:51 INFO  : 'stop' command is executed.
17:04:52 INFO  : 'ps7_init' command is executed.
17:04:52 INFO  : 'ps7_post_config' command is executed.
17:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:53 INFO  : The application 'C:/GPIO/PWM/PWM.sdk/Counter_RTOS/Debug/Counter_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/GPIO/PWM/PWM.sdk/Counter_RTOS/Debug/Counter_RTOS.elf
----------------End of Script----------------

17:04:53 INFO  : Memory regions updated for context APU
17:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:54 INFO  : 'con' command is executed.
17:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:04:54 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_counter_rtos.elf_on_local.tcl'
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:07:35 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:10:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:10:53 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:10:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:10:54 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:11:05 INFO  : Disconnected from the channel tcfchan#4.
17:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:11:17 INFO  : 'fpga -state' command is executed.
17:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:20 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:11:21 INFO  : 'jtag frequency' command is executed.
17:11:21 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:24 INFO  : Context for 'APU' is selected.
17:11:26 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:28 INFO  : Context for 'APU' is selected.
17:11:31 INFO  : 'stop' command is executed.
17:12:09 INFO  : 'ps7_init' command is executed.
17:12:10 INFO  : 'ps7_post_config' command is executed.
17:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:12:19 ERROR : 'dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is cancelled.
17:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:12:36 INFO  : Registering command handlers for SDK TCF services
17:12:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
17:12:38 INFO  : XSCT server has started successfully.
17:12:38 INFO  : Successfully done setting XSCT server connection channel  
17:12:38 INFO  : Successfully done setting SDK workspace  
17:12:38 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
17:12:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:12:46 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:12:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:12:46 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:12:46 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:12:54 INFO  : 'fpga -state' command is executed.
17:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:55 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:12:55 INFO  : 'jtag frequency' command is executed.
17:12:55 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:55 INFO  : Context for 'APU' is selected.
17:12:55 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:12:55 INFO  : Context for 'APU' is selected.
17:12:55 INFO  : 'stop' command is executed.
17:12:55 INFO  : 'ps7_init' command is executed.
17:12:55 INFO  : 'ps7_post_config' command is executed.
17:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:56 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:12:56 INFO  : Memory regions updated for context APU
17:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:56 INFO  : 'con' command is executed.
17:12:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:12:57 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:24:31 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:24:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:24:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:24:34 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:24:34 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:24:42 INFO  : Disconnected from the channel tcfchan#1.
17:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:24:43 INFO  : 'fpga -state' command is executed.
17:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:43 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:24:43 INFO  : 'jtag frequency' command is executed.
17:24:43 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:43 INFO  : Context for 'APU' is selected.
17:24:46 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:46 INFO  : Context for 'APU' is selected.
17:24:46 INFO  : 'stop' command is executed.
17:24:47 INFO  : 'ps7_init' command is executed.
17:24:47 INFO  : 'ps7_post_config' command is executed.
17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:47 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:24:47 INFO  : Memory regions updated for context APU
17:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:48 INFO  : 'con' command is executed.
17:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:24:48 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:25:34 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:25:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:25:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:25:37 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:25:37 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:25:41 INFO  : Disconnected from the channel tcfchan#2.
17:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:25:43 INFO  : 'fpga -state' command is executed.
17:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:43 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:25:43 INFO  : 'jtag frequency' command is executed.
17:25:43 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:43 INFO  : Context for 'APU' is selected.
17:25:47 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:47 INFO  : Context for 'APU' is selected.
17:25:47 INFO  : 'stop' command is executed.
17:25:47 INFO  : 'ps7_init' command is executed.
17:25:47 INFO  : 'ps7_post_config' command is executed.
17:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:48 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:25:48 INFO  : Memory regions updated for context APU
17:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:48 INFO  : 'con' command is executed.
17:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:25:48 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:29:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:29:18 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:29:18 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:29:29 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:38 INFO  : Disconnected from the channel tcfchan#3.
17:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:29:40 INFO  : 'fpga -state' command is executed.
17:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:40 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:29:40 INFO  : 'jtag frequency' command is executed.
17:29:40 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:40 INFO  : Context for 'APU' is selected.
17:29:44 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:44 INFO  : Context for 'APU' is selected.
17:29:44 INFO  : 'stop' command is executed.
17:29:45 INFO  : 'ps7_init' command is executed.
17:29:45 INFO  : 'ps7_post_config' command is executed.
17:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:45 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:29:46 INFO  : Memory regions updated for context APU
17:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:46 INFO  : 'con' command is executed.
17:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:29:46 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:33:22 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:33:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:33:31 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:33:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:33:31 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:33:47 INFO  : Disconnected from the channel tcfchan#4.
17:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:33:54 INFO  : 'fpga -state' command is executed.
17:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:56 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:33:57 INFO  : 'jtag frequency' command is executed.
17:33:57 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:57 INFO  : Context for 'APU' is selected.
17:34:00 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:02 INFO  : 'stop' command is executed.
17:34:33 INFO  : 'ps7_init' command is executed.
17:34:33 INFO  : 'ps7_post_config' command is executed.
17:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:43 ERROR : 'dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is cancelled.
17:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:35:01 INFO  : Registering command handlers for SDK TCF services
17:35:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
17:35:03 INFO  : XSCT server has started successfully.
17:35:04 INFO  : Successfully done setting XSCT server connection channel  
17:35:04 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
17:35:04 INFO  : Successfully done setting SDK workspace  
17:35:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:35:32 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:35:42 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:35:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:35:42 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:35:42 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:35:46 INFO  : 'fpga -state' command is executed.
17:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:46 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:35:46 INFO  : 'jtag frequency' command is executed.
17:35:46 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:46 INFO  : Context for 'APU' is selected.
17:35:46 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:46 INFO  : Context for 'APU' is selected.
17:35:46 INFO  : 'stop' command is executed.
17:35:47 INFO  : 'ps7_init' command is executed.
17:35:47 INFO  : 'ps7_post_config' command is executed.
17:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:48 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:35:48 INFO  : Memory regions updated for context APU
17:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:48 INFO  : 'con' command is executed.
17:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:35:48 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:36:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:36:54 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:36:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:36:54 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:36:54 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:37:03 INFO  : Disconnected from the channel tcfchan#1.
17:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:37:05 INFO  : 'fpga -state' command is executed.
17:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:05 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:37:05 INFO  : 'jtag frequency' command is executed.
17:37:05 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:05 INFO  : Context for 'APU' is selected.
17:37:08 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:08 INFO  : Context for 'APU' is selected.
17:37:08 INFO  : 'stop' command is executed.
17:37:08 INFO  : 'ps7_init' command is executed.
17:37:08 INFO  : 'ps7_post_config' command is executed.
17:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:09 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:37:09 INFO  : Memory regions updated for context APU
17:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:09 INFO  : 'con' command is executed.
17:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:37:09 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:37:37 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:37:43 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:37:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:37:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:37:43 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:37:43 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:37:53 INFO  : Disconnected from the channel tcfchan#2.
17:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:37:54 INFO  : 'fpga -state' command is executed.
17:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:54 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:37:54 INFO  : 'jtag frequency' command is executed.
17:37:54 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:55 INFO  : Context for 'APU' is selected.
17:37:57 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:57 INFO  : Context for 'APU' is selected.
17:37:57 INFO  : 'stop' command is executed.
17:37:58 INFO  : 'ps7_init' command is executed.
17:37:58 INFO  : 'ps7_post_config' command is executed.
17:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:59 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:37:59 INFO  : Memory regions updated for context APU
17:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:59 INFO  : 'con' command is executed.
17:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:37:59 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:38:35 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:38:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:38:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:38:37 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:38:37 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:38:44 INFO  : Disconnected from the channel tcfchan#3.
17:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:38:46 INFO  : 'fpga -state' command is executed.
17:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:46 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:38:46 INFO  : 'jtag frequency' command is executed.
17:38:46 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:50 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:50 INFO  : Context for 'APU' is selected.
17:38:50 INFO  : 'stop' command is executed.
17:38:50 INFO  : 'ps7_init' command is executed.
17:38:50 INFO  : 'ps7_post_config' command is executed.
17:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:51 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:38:51 INFO  : Memory regions updated for context APU
17:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:52 INFO  : 'con' command is executed.
17:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:38:52 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:40:49 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:53 INFO  : Registering command handlers for SDK TCF services
17:41:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
17:41:55 INFO  : XSCT server has started successfully.
17:41:55 INFO  : Successfully done setting XSCT server connection channel  
17:41:56 INFO  : Successfully done setting SDK workspace  
17:41:56 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
17:41:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:51:20 INFO  : Registering command handlers for SDK TCF services
17:51:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
17:51:35 INFO  : XSCT server has started successfully.
17:51:35 INFO  : Successfully done setting XSCT server connection channel  
17:51:44 INFO  : Successfully done setting SDK workspace  
17:51:45 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
17:51:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:52:03 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:52:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:52:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:52:18 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:52:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

17:52:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

17:52:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

17:52:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:52:18 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:52:18 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:52:23 INFO  : 'fpga -state' command is executed.
17:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:23 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:52:23 INFO  : 'jtag frequency' command is executed.
17:52:23 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:23 INFO  : Context for 'APU' is selected.
17:52:23 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:23 INFO  : Context for 'APU' is selected.
17:52:23 INFO  : 'stop' command is executed.
17:52:23 INFO  : 'ps7_init' command is executed.
17:52:23 INFO  : 'ps7_post_config' command is executed.
17:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:24 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:52:24 INFO  : Memory regions updated for context APU
17:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:25 INFO  : 'con' command is executed.
17:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:52:25 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:52:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:52:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:52:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:52:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:53:07 INFO  : Disconnected from the channel tcfchan#1.
17:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:53:08 INFO  : 'fpga -state' command is executed.
17:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:09 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:53:09 INFO  : 'jtag frequency' command is executed.
17:53:09 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:09 INFO  : Context for 'APU' is selected.
17:53:11 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:11 INFO  : Context for 'APU' is selected.
17:53:11 INFO  : 'stop' command is executed.
17:53:12 INFO  : 'ps7_init' command is executed.
17:53:12 INFO  : 'ps7_post_config' command is executed.
17:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:12 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:53:12 INFO  : Memory regions updated for context APU
17:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:13 INFO  : 'con' command is executed.
17:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:53:13 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
17:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:44 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' is cancelled.
17:53:44 INFO  : Issued abort command to xsdb.
17:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:53:59 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:54:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:54:03 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
17:54:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:54:03 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


17:54:08 INFO  : Disconnected from the channel tcfchan#2.
17:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
17:54:09 INFO  : 'fpga -state' command is executed.
17:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:09 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
17:54:09 INFO  : 'jtag frequency' command is executed.
17:54:09 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:09 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:12 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : 'stop' command is executed.
17:54:13 INFO  : 'ps7_init' command is executed.
17:54:13 INFO  : 'ps7_post_config' command is executed.
17:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:13 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

17:54:14 INFO  : Memory regions updated for context APU
17:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:14 INFO  : 'con' command is executed.
17:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

17:54:14 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
18:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:17:52 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:17:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:17:59 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
18:17:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:17:59 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


18:18:04 INFO  : Disconnected from the channel tcfchan#3.
18:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:18:06 INFO  : 'fpga -state' command is executed.
18:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:08 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
18:18:08 INFO  : 'jtag frequency' command is executed.
18:18:08 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:08 INFO  : Context for 'APU' is selected.
18:18:12 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:12 INFO  : Context for 'APU' is selected.
18:18:12 INFO  : 'stop' command is executed.
18:18:12 INFO  : 'ps7_init' command is executed.
18:18:12 INFO  : 'ps7_post_config' command is executed.
18:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:13 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

18:18:13 INFO  : Memory regions updated for context APU
18:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:14 INFO  : 'con' command is executed.
18:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

18:18:14 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
18:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:22:08 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:22:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:22:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:22:20 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
18:22:20 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


18:22:32 INFO  : Disconnected from the channel tcfchan#4.
18:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:22:43 INFO  : 'fpga -state' command is executed.
18:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:47 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
18:22:48 INFO  : 'jtag frequency' command is executed.
18:22:48 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:50 INFO  : Context for 'APU' is selected.
18:22:54 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:55 INFO  : Context for 'APU' is selected.
18:22:56 INFO  : 'stop' command is executed.
18:24:30 ERROR : 'ps7_init' is cancelled.
18:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
----------------End of Script----------------

18:24:55 INFO  : Registering command handlers for SDK TCF services
18:24:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
18:24:58 INFO  : XSCT server has started successfully.
18:24:58 INFO  : Successfully done setting XSCT server connection channel  
18:24:58 INFO  : Successfully done setting SDK workspace  
18:24:58 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
18:24:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:25:20 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:25:28 INFO  : 'fpga -state' command is executed.
18:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:28 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
18:25:28 INFO  : 'jtag frequency' command is executed.
18:25:28 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : 'stop' command is executed.
18:25:29 INFO  : 'ps7_init' command is executed.
18:25:29 INFO  : 'ps7_post_config' command is executed.
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:30 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

18:25:30 INFO  : Memory regions updated for context APU
18:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:30 INFO  : 'con' command is executed.
18:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

18:25:30 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:26:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

18:26:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

18:26:39 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
18:26:39 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


18:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:26:51 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:58 INFO  : Disconnected from the channel tcfchan#1.
18:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
18:27:00 INFO  : 'fpga -state' command is executed.
18:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:00 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
18:27:00 INFO  : 'jtag frequency' command is executed.
18:27:00 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:00 INFO  : Context for 'APU' is selected.
18:27:03 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:03 INFO  : Context for 'APU' is selected.
18:27:03 INFO  : 'stop' command is executed.
18:27:04 INFO  : 'ps7_init' command is executed.
18:27:04 INFO  : 'ps7_post_config' command is executed.
18:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:04 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

18:27:04 INFO  : Memory regions updated for context APU
18:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:05 INFO  : 'con' command is executed.
18:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

18:27:05 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
18:27:51 INFO  : Disconnected from the channel tcfchan#2.
08:04:20 INFO  : Registering command handlers for SDK TCF services
08:04:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
08:04:23 INFO  : XSCT server has started successfully.
08:04:23 INFO  : Successfully done setting XSCT server connection channel  
08:04:23 INFO  : Successfully done setting SDK workspace  
08:04:23 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
08:04:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:08:16 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:08:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:08:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:08:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:08:24 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:08:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:08:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:08:24 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:08:24 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:08:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:08:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:08:32 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:08:32 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:08:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:08:36 INFO  : 'fpga -state' command is executed.
08:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:37 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:08:37 INFO  : 'jtag frequency' command is executed.
08:08:37 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:08:37 INFO  : Context for 'APU' is selected.
08:08:37 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:08:37 INFO  : Context for 'APU' is selected.
08:08:37 INFO  : 'stop' command is executed.
08:08:37 INFO  : 'ps7_init' command is executed.
08:08:37 INFO  : 'ps7_post_config' command is executed.
08:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:38 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:08:38 INFO  : Memory regions updated for context APU
08:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:38 INFO  : 'con' command is executed.
08:08:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:08:38 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:14:54 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:14:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:14:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:14:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:14:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:14:57 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:14:57 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:15:05 INFO  : Disconnected from the channel tcfchan#1.
08:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:15:07 INFO  : 'fpga -state' command is executed.
08:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:07 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:15:07 INFO  : 'jtag frequency' command is executed.
08:15:07 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:15:07 INFO  : Context for 'APU' is selected.
08:15:10 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:15:10 INFO  : Context for 'APU' is selected.
08:15:10 INFO  : 'stop' command is executed.
08:15:10 INFO  : 'ps7_init' command is executed.
08:15:10 INFO  : 'ps7_post_config' command is executed.
08:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:11 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:15:11 INFO  : Memory regions updated for context APU
08:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:11 INFO  : 'con' command is executed.
08:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:15:11 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:24:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:24:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:24:09 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:24:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:24:10 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

08:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:24:55 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:25:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:25:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:25:02 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:25:02 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:25:07 INFO  : Disconnected from the channel tcfchan#2.
08:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:25:08 INFO  : 'fpga -state' command is executed.
08:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:25:08 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:25:08 INFO  : 'jtag frequency' command is executed.
08:25:08 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:25:08 INFO  : Context for 'APU' is selected.
08:25:11 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:25:11 INFO  : Context for 'APU' is selected.
08:25:11 INFO  : 'stop' command is executed.
08:25:12 INFO  : 'ps7_init' command is executed.
08:25:12 INFO  : 'ps7_post_config' command is executed.
08:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:13 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:25:13 INFO  : Memory regions updated for context APU
08:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:25:13 INFO  : 'con' command is executed.
08:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:25:13 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:28:02 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:28:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:28:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:28:08 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:28:08 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:28:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:28:14 INFO  : Disconnected from the channel tcfchan#3.
08:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:28:16 INFO  : 'fpga -state' command is executed.
08:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:28:16 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:28:16 INFO  : 'jtag frequency' command is executed.
08:28:16 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:28:16 INFO  : Context for 'APU' is selected.
08:28:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:28:20 INFO  : Context for 'APU' is selected.
08:28:20 INFO  : 'stop' command is executed.
08:28:20 INFO  : 'ps7_init' command is executed.
08:28:20 INFO  : 'ps7_post_config' command is executed.
08:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:21 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:28:21 INFO  : Memory regions updated for context APU
08:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:28:22 INFO  : 'con' command is executed.
08:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:28:22 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:31:29 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:32:03 INFO  : Disconnected from the channel tcfchan#4.
08:33:08 INFO  : Registering command handlers for SDK TCF services
08:33:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
08:33:11 INFO  : XSCT server has started successfully.
08:33:12 INFO  : Successfully done setting XSCT server connection channel  
08:33:12 INFO  : Successfully done setting SDK workspace  
08:33:12 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
08:33:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:33:26 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:33:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:33:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:33:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:33:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:33:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:33:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:33:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:33:35 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:33:35 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:33:38 INFO  : 'fpga -state' command is executed.
08:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:39 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:33:39 INFO  : 'jtag frequency' command is executed.
08:33:39 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:33:39 INFO  : Context for 'APU' is selected.
08:33:39 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:33:39 INFO  : Context for 'APU' is selected.
08:33:39 INFO  : 'stop' command is executed.
08:33:39 INFO  : 'ps7_init' command is executed.
08:33:39 INFO  : 'ps7_post_config' command is executed.
08:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:40 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:33:40 INFO  : Memory regions updated for context APU
08:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:33:40 INFO  : 'con' command is executed.
08:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:33:40 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:37:13 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:37:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:37:21 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:37:21 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:37:28 INFO  : Disconnected from the channel tcfchan#1.
08:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:37:29 INFO  : 'fpga -state' command is executed.
08:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:30 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:37:30 INFO  : 'jtag frequency' command is executed.
08:37:30 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:37:30 INFO  : Context for 'APU' is selected.
08:37:32 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:37:32 INFO  : Context for 'APU' is selected.
08:37:32 INFO  : 'stop' command is executed.
08:37:32 INFO  : 'ps7_init' command is executed.
08:37:32 INFO  : 'ps7_post_config' command is executed.
08:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:33 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:37:33 INFO  : Memory regions updated for context APU
08:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:33 INFO  : 'con' command is executed.
08:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:37:33 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:42:34 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:42:37 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:42:37 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:42:37 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:42:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:42:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:42:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:42:44 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:42:44 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:42:49 INFO  : Disconnected from the channel tcfchan#2.
08:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:42:50 INFO  : 'fpga -state' command is executed.
08:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:50 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:42:50 INFO  : 'jtag frequency' command is executed.
08:42:50 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:42:50 INFO  : Context for 'APU' is selected.
08:42:53 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:42:53 INFO  : Context for 'APU' is selected.
08:42:53 INFO  : 'stop' command is executed.
08:42:54 INFO  : 'ps7_init' command is executed.
08:42:54 INFO  : 'ps7_post_config' command is executed.
08:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:55 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:42:55 INFO  : Memory regions updated for context APU
08:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:55 INFO  : 'con' command is executed.
08:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:42:55 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:44:22 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:44:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:44:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.
ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:44:25 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:44:25 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:44:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:44:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:44:30 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:44:30 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:44:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:44:34 INFO  : Disconnected from the channel tcfchan#3.
08:44:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:44:35 INFO  : 'fpga -state' command is executed.
08:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:36 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:44:36 INFO  : 'jtag frequency' command is executed.
08:44:36 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:44:36 INFO  : Context for 'APU' is selected.
08:44:39 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:44:39 INFO  : Context for 'APU' is selected.
08:44:39 INFO  : 'stop' command is executed.
08:44:40 INFO  : 'ps7_init' command is executed.
08:44:40 INFO  : 'ps7_post_config' command is executed.
08:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:41 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:44:41 INFO  : Memory regions updated for context APU
08:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:41 INFO  : 'con' command is executed.
08:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:44:41 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
08:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:50:09 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:50:16 INFO  : Disconnected from the channel tcfchan#4.
08:50:43 INFO  : Registering command handlers for SDK TCF services
08:50:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
08:50:45 INFO  : XSCT server has started successfully.
08:50:45 INFO  : Successfully done setting XSCT server connection channel  
08:50:46 INFO  : Successfully done setting SDK workspace  
08:50:46 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
08:50:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:50:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

08:50:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

08:50:58 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
08:50:58 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


08:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
08:51:06 INFO  : 'fpga -state' command is executed.
08:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:06 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
08:51:06 INFO  : 'jtag frequency' command is executed.
08:51:06 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:51:06 INFO  : Context for 'APU' is selected.
08:51:06 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:51:06 INFO  : Context for 'APU' is selected.
08:51:06 INFO  : 'stop' command is executed.
08:51:07 INFO  : 'ps7_init' command is executed.
08:51:07 INFO  : 'ps7_post_config' command is executed.
08:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:08 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

08:51:08 INFO  : Memory regions updated for context APU
08:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:08 INFO  : 'con' command is executed.
08:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

08:51:08 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:11:00 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:11:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:11:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:11:05 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:11:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:11:05 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:11:14 INFO  : Disconnected from the channel tcfchan#1.
09:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:11:15 INFO  : 'fpga -state' command is executed.
09:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:15 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:11:15 INFO  : 'jtag frequency' command is executed.
09:11:15 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:15 INFO  : Context for 'APU' is selected.
09:11:18 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:18 INFO  : Context for 'APU' is selected.
09:11:18 INFO  : 'stop' command is executed.
09:11:18 INFO  : 'ps7_init' command is executed.
09:11:18 INFO  : 'ps7_post_config' command is executed.
09:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:19 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:11:19 INFO  : Memory regions updated for context APU
09:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:20 INFO  : 'con' command is executed.
09:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:11:20 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:14:01 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:14:41 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:14:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:14:41 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:14:41 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:14:46 INFO  : Disconnected from the channel tcfchan#2.
09:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:14:48 INFO  : 'fpga -state' command is executed.
09:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:48 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:14:48 INFO  : 'jtag frequency' command is executed.
09:14:48 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:48 INFO  : Context for 'APU' is selected.
09:14:51 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:14:51 INFO  : Context for 'APU' is selected.
09:14:51 INFO  : 'stop' command is executed.
09:14:52 INFO  : 'ps7_init' command is executed.
09:14:52 INFO  : 'ps7_post_config' command is executed.
09:14:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:14:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:53 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:14:53 INFO  : Memory regions updated for context APU
09:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:53 INFO  : 'con' command is executed.
09:14:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:14:53 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:16:52 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:16:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:16:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:16:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:16:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:17:03 INFO  : Disconnected from the channel tcfchan#3.
09:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:17:04 INFO  : 'fpga -state' command is executed.
09:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:05 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:17:05 INFO  : 'jtag frequency' command is executed.
09:17:05 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:17:05 INFO  : Context for 'APU' is selected.
09:17:09 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:17:09 INFO  : Context for 'APU' is selected.
09:17:09 INFO  : 'stop' command is executed.
09:17:09 INFO  : 'ps7_init' command is executed.
09:17:09 INFO  : 'ps7_post_config' command is executed.
09:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:10 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:17:10 INFO  : Memory regions updated for context APU
09:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:11 INFO  : 'con' command is executed.
09:17:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:17:11 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

09:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:20:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:20:53 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:20:53 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:22:06 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:22:16 INFO  : Disconnected from the channel tcfchan#4.
09:22:44 INFO  : Registering command handlers for SDK TCF services
09:22:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
09:22:46 INFO  : XSCT server has started successfully.
09:22:46 INFO  : Successfully done setting XSCT server connection channel  
09:22:46 INFO  : Successfully done setting SDK workspace  
09:22:46 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
09:22:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:23:30 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:23:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:23:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:23:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:23:34 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:23:34 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:23:41 INFO  : 'fpga -state' command is executed.
09:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:41 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:23:41 INFO  : 'jtag frequency' command is executed.
09:23:41 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:41 INFO  : Context for 'APU' is selected.
09:23:41 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:23:41 INFO  : Context for 'APU' is selected.
09:23:42 INFO  : 'stop' command is executed.
09:23:42 INFO  : 'ps7_init' command is executed.
09:23:42 INFO  : 'ps7_post_config' command is executed.
09:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:43 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:23:43 INFO  : Memory regions updated for context APU
09:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:43 INFO  : 'con' command is executed.
09:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:23:43 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:28:31 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:28:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:28:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:28:34 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:28:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:28:34 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:28:37 INFO  : Disconnected from the channel tcfchan#1.
09:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:28:39 INFO  : 'fpga -state' command is executed.
09:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:39 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:28:39 INFO  : 'jtag frequency' command is executed.
09:28:39 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:42 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:28:42 INFO  : Context for 'APU' is selected.
09:28:42 INFO  : 'stop' command is executed.
09:28:43 INFO  : 'ps7_init' command is executed.
09:28:43 INFO  : 'ps7_post_config' command is executed.
09:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:44 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:28:44 INFO  : Memory regions updated for context APU
09:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:44 INFO  : 'con' command is executed.
09:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:28:44 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:47:38 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:47:40 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:47:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:47:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:47:40 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:47:40 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:47:46 INFO  : Disconnected from the channel tcfchan#2.
09:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:47:48 INFO  : 'fpga -state' command is executed.
09:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:48 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:47:48 INFO  : 'jtag frequency' command is executed.
09:47:48 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:48 INFO  : Context for 'APU' is selected.
09:47:52 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:47:52 INFO  : Context for 'APU' is selected.
09:47:52 INFO  : 'stop' command is executed.
09:47:53 INFO  : 'ps7_init' command is executed.
09:47:53 INFO  : 'ps7_post_config' command is executed.
09:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:54 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:47:54 INFO  : Memory regions updated for context APU
09:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:54 INFO  : 'con' command is executed.
09:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:47:54 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:51:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

09:51:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:51:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:51:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:51:20 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:51:20 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:52:09 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:53 INFO  : Disconnected from the channel tcfchan#3.
09:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:53:00 INFO  : 'fpga -state' command is executed.
09:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:05 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:53:05 INFO  : 'jtag frequency' command is executed.
09:53:05 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:07 INFO  : Context for 'APU' is selected.
09:53:15 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:53:17 INFO  : Context for 'APU' is selected.
09:53:19 INFO  : 'stop' command is executed.
09:54:10 INFO  : 'ps7_init' command is executed.
09:54:11 INFO  : 'ps7_post_config' command is executed.
09:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:26 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:54:36 INFO  : Memory regions updated for context APU
09:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:37 INFO  : 'con' command is executed.
09:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:54:37 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
09:56:46 INFO  : Disconnected from the channel tcfchan#4.
09:57:07 INFO  : Registering command handlers for SDK TCF services
09:57:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
09:57:10 INFO  : XSCT server has started successfully.
09:57:10 INFO  : Successfully done setting XSCT server connection channel  
09:57:10 INFO  : Successfully done setting SDK workspace  
09:57:10 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
09:57:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:59:18 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:59:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

09:59:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:59:21 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
09:59:21 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


09:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
09:59:25 INFO  : 'fpga -state' command is executed.
09:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:26 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
09:59:26 INFO  : 'jtag frequency' command is executed.
09:59:26 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:26 INFO  : Context for 'APU' is selected.
09:59:26 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:59:26 INFO  : Context for 'APU' is selected.
09:59:26 INFO  : 'stop' command is executed.
09:59:27 INFO  : 'ps7_init' command is executed.
09:59:27 INFO  : 'ps7_post_config' command is executed.
09:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:27 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

09:59:28 INFO  : Memory regions updated for context APU
09:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:28 INFO  : 'con' command is executed.
09:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

09:59:28 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:00:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:00:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:00:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:00:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:00:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:01:02 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:01:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:01:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:01:05 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:01:05 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:01:09 INFO  : Disconnected from the channel tcfchan#1.
10:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:01:10 INFO  : 'fpga -state' command is executed.
10:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:10 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:01:10 INFO  : 'jtag frequency' command is executed.
10:01:10 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:10 INFO  : Context for 'APU' is selected.
10:01:13 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:13 INFO  : Context for 'APU' is selected.
10:01:13 INFO  : 'stop' command is executed.
10:01:14 INFO  : 'ps7_init' command is executed.
10:01:14 INFO  : 'ps7_post_config' command is executed.
10:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:15 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:01:15 INFO  : Memory regions updated for context APU
10:01:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:15 INFO  : 'con' command is executed.
10:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:01:15 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:02:38 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:02:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:02:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:02:47 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:02:47 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:02:53 INFO  : Disconnected from the channel tcfchan#2.
10:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:02:54 INFO  : 'fpga -state' command is executed.
10:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:55 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:02:55 INFO  : 'jtag frequency' command is executed.
10:02:55 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:55 INFO  : Context for 'APU' is selected.
10:02:57 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:57 INFO  : Context for 'APU' is selected.
10:02:57 INFO  : 'stop' command is executed.
10:02:58 INFO  : 'ps7_init' command is executed.
10:02:58 INFO  : 'ps7_post_config' command is executed.
10:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:59 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:02:59 INFO  : Memory regions updated for context APU
10:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:59 INFO  : 'con' command is executed.
10:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:02:59 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:05:07 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:05:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:05:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:05:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:05:11 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:05:11 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:05:15 INFO  : Disconnected from the channel tcfchan#3.
10:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:05:17 INFO  : 'fpga -state' command is executed.
10:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:17 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:05:17 INFO  : 'jtag frequency' command is executed.
10:05:17 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:17 INFO  : Context for 'APU' is selected.
10:05:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:05:20 INFO  : Context for 'APU' is selected.
10:05:20 INFO  : 'stop' command is executed.
10:05:21 INFO  : 'ps7_init' command is executed.
10:05:21 INFO  : 'ps7_post_config' command is executed.
10:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:22 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:05:22 INFO  : Memory regions updated for context APU
10:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:22 INFO  : 'con' command is executed.
10:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:05:22 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:11:07 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:11:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:11:13 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:11:13 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:11:28 INFO  : Disconnected from the channel tcfchan#4.
10:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:11:35 INFO  : 'fpga -state' command is executed.
10:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:39 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:11:40 INFO  : 'jtag frequency' command is executed.
10:11:40 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:42 INFO  : Context for 'APU' is selected.
10:11:54 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:54 INFO  : Context for 'APU' is selected.
10:11:55 INFO  : 'stop' command is executed.
10:12:01 ERROR : 'ps7_init' is cancelled.
10:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
----------------End of Script----------------

10:13:37 INFO  : Registering command handlers for SDK TCF services
10:13:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
10:13:39 INFO  : XSCT server has started successfully.
10:13:40 INFO  : Successfully done setting XSCT server connection channel  
10:13:40 INFO  : Successfully done setting SDK workspace  
10:13:40 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
10:13:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:13:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:13:53 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:13:53 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:14:05 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:14:08 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:14:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:14:08 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:14:08 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:14:13 INFO  : 'fpga -state' command is executed.
10:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:13 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:14:13 INFO  : 'jtag frequency' command is executed.
10:14:13 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:13 INFO  : Context for 'APU' is selected.
10:14:13 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:13 INFO  : Context for 'APU' is selected.
10:14:13 INFO  : 'stop' command is executed.
10:14:14 INFO  : 'ps7_init' command is executed.
10:14:14 INFO  : 'ps7_post_config' command is executed.
10:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:15 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:14:15 INFO  : Memory regions updated for context APU
10:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:15 INFO  : 'con' command is executed.
10:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:14:15 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:16:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:16:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:16:16 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:16:16 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:16:25 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:31 INFO  : Disconnected from the channel tcfchan#1.
10:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:16:33 INFO  : 'fpga -state' command is executed.
10:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:33 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:16:33 INFO  : 'jtag frequency' command is executed.
10:16:33 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:33 INFO  : Context for 'APU' is selected.
10:16:36 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:36 INFO  : Context for 'APU' is selected.
10:16:36 INFO  : 'stop' command is executed.
10:16:37 INFO  : 'ps7_init' command is executed.
10:16:37 INFO  : 'ps7_post_config' command is executed.
10:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:37 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:16:37 INFO  : Memory regions updated for context APU
10:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:38 INFO  : 'con' command is executed.
10:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:16:38 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:30:46 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:30:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:30:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:30:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:30:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:30:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:30:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:30:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:30:59 INFO  : Disconnected from the channel tcfchan#2.
10:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:31:00 INFO  : 'fpga -state' command is executed.
10:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:01 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:31:01 INFO  : 'jtag frequency' command is executed.
10:31:01 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:01 INFO  : Context for 'APU' is selected.
10:31:03 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:31:03 INFO  : Context for 'APU' is selected.
10:31:03 INFO  : 'stop' command is executed.
10:31:04 INFO  : 'ps7_init' command is executed.
10:31:04 INFO  : 'ps7_post_config' command is executed.
10:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:05 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:31:05 INFO  : Memory regions updated for context APU
10:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:05 INFO  : 'con' command is executed.
10:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:31:05 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:31:42 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:31:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:31:44 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:31:44 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:31:48 INFO  : Disconnected from the channel tcfchan#3.
10:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:31:49 INFO  : 'fpga -state' command is executed.
10:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:50 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:31:50 INFO  : 'jtag frequency' command is executed.
10:31:50 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:50 INFO  : Context for 'APU' is selected.
10:31:52 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:31:52 INFO  : Context for 'APU' is selected.
10:31:53 INFO  : 'stop' command is executed.
10:31:53 INFO  : 'ps7_init' command is executed.
10:31:53 INFO  : 'ps7_post_config' command is executed.
10:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:54 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:31:54 INFO  : Memory regions updated for context APU
10:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:54 INFO  : 'con' command is executed.
10:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:31:54 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:33:32 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:33:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:33:32 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:33:32 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:33:44 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:50 INFO  : Disconnected from the channel tcfchan#4.
10:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:33:52 INFO  : 'fpga -state' command is executed.
10:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:52 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:33:52 INFO  : 'jtag frequency' command is executed.
10:33:52 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:52 INFO  : Context for 'APU' is selected.
10:33:56 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:33:56 INFO  : Context for 'APU' is selected.
10:33:56 INFO  : 'stop' command is executed.
10:33:57 INFO  : 'ps7_init' command is executed.
10:33:57 INFO  : 'ps7_post_config' command is executed.
10:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:58 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:33:58 INFO  : Memory regions updated for context APU
10:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:58 INFO  : 'con' command is executed.
10:33:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:33:58 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:38:49 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:39:02 INFO  : Disconnected from the channel tcfchan#5.
10:39:21 INFO  : Registering command handlers for SDK TCF services
10:39:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
10:39:24 INFO  : XSCT server has started successfully.
10:39:24 INFO  : Successfully done setting XSCT server connection channel  
10:39:24 INFO  : Successfully done setting SDK workspace  
10:39:24 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
10:39:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:40:52 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:40:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:40:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:40:55 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:40:55 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:41:00 INFO  : 'fpga -state' command is executed.
10:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:01 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:41:01 INFO  : 'jtag frequency' command is executed.
10:41:01 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:01 INFO  : Context for 'APU' is selected.
10:41:01 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:01 INFO  : Context for 'APU' is selected.
10:41:01 INFO  : 'stop' command is executed.
10:41:01 INFO  : 'ps7_init' command is executed.
10:41:01 INFO  : 'ps7_post_config' command is executed.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:02 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:41:02 INFO  : Memory regions updated for context APU
10:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:03 INFO  : 'con' command is executed.
10:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:41:03 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:47:25 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:43 INFO  : Disconnected from the channel tcfchan#1.
10:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:47:44 INFO  : 'fpga -state' command is executed.
10:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:44 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:47:44 INFO  : 'jtag frequency' command is executed.
10:47:44 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:44 INFO  : Context for 'APU' is selected.
10:47:47 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:47:47 INFO  : Context for 'APU' is selected.
10:47:47 INFO  : 'stop' command is executed.
10:47:48 INFO  : 'ps7_init' command is executed.
10:47:48 INFO  : 'ps7_post_config' command is executed.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:47:49 INFO  : Memory regions updated for context APU
10:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : 'con' command is executed.
10:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:47:49 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:49:45 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:49:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:49:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:49:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:49:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:49:53 INFO  : Disconnected from the channel tcfchan#2.
10:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:49:54 INFO  : 'fpga -state' command is executed.
10:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:54 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:49:54 INFO  : 'jtag frequency' command is executed.
10:49:54 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:55 INFO  : Context for 'APU' is selected.
10:49:57 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:49:57 INFO  : Context for 'APU' is selected.
10:49:57 INFO  : 'stop' command is executed.
10:49:58 INFO  : 'ps7_init' command is executed.
10:49:58 INFO  : 'ps7_post_config' command is executed.
10:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:59 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:49:59 INFO  : Memory regions updated for context APU
10:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:59 INFO  : 'con' command is executed.
10:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:49:59 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:53:25 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:53:29 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:53:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:53:29 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:53:29 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:53:34 INFO  : Disconnected from the channel tcfchan#3.
10:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:53:35 INFO  : 'fpga -state' command is executed.
10:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:36 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:53:36 INFO  : 'jtag frequency' command is executed.
10:53:36 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:36 INFO  : Context for 'APU' is selected.
10:53:39 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:39 INFO  : Context for 'APU' is selected.
10:53:39 INFO  : 'stop' command is executed.
10:53:40 INFO  : 'ps7_init' command is executed.
10:53:40 INFO  : 'ps7_post_config' command is executed.
10:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:41 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:53:41 INFO  : Memory regions updated for context APU
10:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:41 INFO  : 'con' command is executed.
10:53:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:53:41 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
10:55:16 INFO  : Disconnected from the channel tcfchan#4.
10:55:46 INFO  : Registering command handlers for SDK TCF services
10:55:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
10:55:48 INFO  : XSCT server has started successfully.
10:55:48 INFO  : Successfully done setting XSCT server connection channel  
10:55:49 INFO  : Successfully done setting SDK workspace  
10:55:49 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
10:55:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:56:02 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

10:56:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:56:09 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
10:56:09 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


10:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
10:56:13 INFO  : 'fpga -state' command is executed.
10:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:14 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
10:56:14 INFO  : 'jtag frequency' command is executed.
10:56:14 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:14 INFO  : Context for 'APU' is selected.
10:56:14 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:14 INFO  : Context for 'APU' is selected.
10:56:14 INFO  : 'stop' command is executed.
10:56:15 INFO  : 'ps7_init' command is executed.
10:56:15 INFO  : 'ps7_post_config' command is executed.
10:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:15 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

10:56:16 INFO  : Memory regions updated for context APU
10:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:16 INFO  : 'con' command is executed.
10:56:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

10:56:16 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:10:52 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:10:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:11:03 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

11:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

11:13:19 INFO  : Refreshed build settings on project Example_RTOS
11:13:19 INFO  : Refreshed build settings on project Test
11:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
11:22:58 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:16 INFO  : Disconnected from the channel tcfchan#1.
11:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
11:23:17 INFO  : 'fpga -state' command is executed.
11:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:17 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
11:23:17 INFO  : 'jtag frequency' command is executed.
11:23:17 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:17 INFO  : Context for 'APU' is selected.
11:23:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:23:20 INFO  : Context for 'APU' is selected.
11:23:20 INFO  : 'stop' command is executed.
11:23:20 INFO  : 'ps7_init' command is executed.
11:23:20 INFO  : 'ps7_post_config' command is executed.
11:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:21 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

11:23:21 INFO  : Memory regions updated for context APU
11:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:21 INFO  : 'con' command is executed.
11:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

11:23:21 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
12:44:47 INFO  : Registering command handlers for SDK TCF services
12:44:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
12:44:58 INFO  : XSCT server has started successfully.
12:44:59 INFO  : Successfully done setting XSCT server connection channel  
12:44:59 INFO  : Successfully done setting SDK workspace  
12:45:00 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
12:45:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
12:59:22 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:59:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

12:59:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:59:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
12:59:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


12:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
12:59:59 INFO  : 'fpga -state' command is executed.
12:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:59 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
12:59:59 INFO  : 'jtag frequency' command is executed.
12:59:59 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:00 INFO  : Context for 'APU' is selected.
13:00:00 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:00 INFO  : Context for 'APU' is selected.
13:00:00 INFO  : 'stop' command is executed.
13:00:00 INFO  : 'ps7_init' command is executed.
13:00:00 INFO  : 'ps7_post_config' command is executed.
13:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:01 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:00:01 INFO  : Memory regions updated for context APU
13:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:02 INFO  : 'con' command is executed.
13:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:00:02 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:03:01 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:03:06 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:03:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:03:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:03:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:03:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:03:06 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:03:06 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:03:10 INFO  : Disconnected from the channel tcfchan#1.
13:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:03:11 INFO  : 'fpga -state' command is executed.
13:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:03:11 INFO  : 'jtag frequency' command is executed.
13:03:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:11 INFO  : Context for 'APU' is selected.
13:03:14 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:03:14 INFO  : Context for 'APU' is selected.
13:03:14 INFO  : 'stop' command is executed.
13:03:14 INFO  : 'ps7_init' command is executed.
13:03:14 INFO  : 'ps7_post_config' command is executed.
13:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:15 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:03:15 INFO  : Memory regions updated for context APU
13:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:15 INFO  : 'con' command is executed.
13:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:03:15 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:09:08 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:09:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:09:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:09:10 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:09:10 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:09:14 INFO  : Disconnected from the channel tcfchan#2.
13:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:09:16 INFO  : 'fpga -state' command is executed.
13:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:16 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:09:16 INFO  : 'jtag frequency' command is executed.
13:09:16 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:16 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:09:19 INFO  : Context for 'APU' is selected.
13:09:19 INFO  : 'stop' command is executed.
13:09:20 INFO  : 'ps7_init' command is executed.
13:09:20 INFO  : 'ps7_post_config' command is executed.
13:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:21 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:09:21 INFO  : Memory regions updated for context APU
13:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:21 INFO  : 'con' command is executed.
13:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:09:21 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:10:51 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:10:51 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:10:55 INFO  : Disconnected from the channel tcfchan#3.
13:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:10:56 INFO  : 'fpga -state' command is executed.
13:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:56 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:10:56 INFO  : 'jtag frequency' command is executed.
13:10:56 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:56 INFO  : Context for 'APU' is selected.
13:10:59 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:10:59 INFO  : Context for 'APU' is selected.
13:10:59 INFO  : 'stop' command is executed.
13:10:59 INFO  : 'ps7_init' command is executed.
13:10:59 INFO  : 'ps7_post_config' command is executed.
13:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:00 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:11:00 INFO  : Memory regions updated for context APU
13:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:01 INFO  : 'con' command is executed.
13:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:11:01 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:12:04 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:12:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:12:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:12:10 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:12:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:12:10 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:12:14 INFO  : Disconnected from the channel tcfchan#4.
13:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:12:16 INFO  : 'fpga -state' command is executed.
13:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:16 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:12:16 INFO  : 'jtag frequency' command is executed.
13:12:16 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:16 INFO  : Context for 'APU' is selected.
13:12:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:12:20 INFO  : Context for 'APU' is selected.
13:12:20 INFO  : 'stop' command is executed.
13:12:20 INFO  : 'ps7_init' command is executed.
13:12:20 INFO  : 'ps7_post_config' command is executed.
13:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:21 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:12:21 INFO  : Memory regions updated for context APU
13:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:22 INFO  : 'con' command is executed.
13:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:12:22 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:13:44 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:13:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:13:44 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:13:45 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:13:52 INFO  : Disconnected from the channel tcfchan#5.
13:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:13:56 INFO  : 'fpga -state' command is executed.
13:14:02 INFO  : Memory regions updated for context APU
13:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:14:20 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:14:39 INFO  : 'fpga -state' command is executed.
13:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:41 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:14:42 INFO  : 'jtag frequency' command is executed.
13:14:42 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:44 INFO  : Context for 'APU' is selected.
13:14:44 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:14:44 INFO  : Context for 'APU' is selected.
13:14:45 INFO  : 'stop' command is executed.
13:15:09 INFO  : 'ps7_init' command is executed.
13:15:09 INFO  : 'ps7_post_config' command is executed.
13:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:22 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:15:27 INFO  : Memory regions updated for context APU
13:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:27 INFO  : 'con' command is executed.
13:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:15:27 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:18:01 INFO  : Disconnected from the channel tcfchan#6.
13:18:32 INFO  : Registering command handlers for SDK TCF services
13:18:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
13:18:35 INFO  : XSCT server has started successfully.
13:18:35 INFO  : Successfully done setting XSCT server connection channel  
13:18:36 INFO  : Successfully done setting SDK workspace  
13:18:36 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
13:18:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:26:16 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:28:27 INFO  : 'fpga -state' command is executed.
13:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:27 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:28:27 INFO  : 'jtag frequency' command is executed.
13:28:27 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:27 INFO  : Context for 'APU' is selected.
13:28:27 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:27 INFO  : Context for 'APU' is selected.
13:28:27 INFO  : 'stop' command is executed.
13:28:28 INFO  : 'ps7_init' command is executed.
13:28:28 INFO  : 'ps7_post_config' command is executed.
13:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:28 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

13:28:28 INFO  : Memory regions updated for context APU
13:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:29 INFO  : 'con' command is executed.
13:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:28:29 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
13:31:08 INFO  : Disconnected from the channel tcfchan#1.
13:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:31:09 INFO  : 'fpga -state' command is executed.
13:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:09 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:31:09 INFO  : 'jtag frequency' command is executed.
13:31:09 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:09 INFO  : Context for 'APU' is selected.
13:31:11 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:31:11 INFO  : Context for 'APU' is selected.
13:31:11 INFO  : 'stop' command is executed.
13:31:12 INFO  : 'ps7_init' command is executed.
13:31:12 INFO  : 'ps7_post_config' command is executed.
13:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:12 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

13:31:13 INFO  : Memory regions updated for context APU
13:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:13 INFO  : 'con' command is executed.
13:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:31:13 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
13:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:35:21 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:35:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:35:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:35:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:35:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:35:49 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:35:49 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:35:53 INFO  : Disconnected from the channel tcfchan#2.
13:35:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:35:54 INFO  : 'fpga -state' command is executed.
13:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:54 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:35:54 INFO  : 'jtag frequency' command is executed.
13:35:54 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:54 INFO  : Context for 'APU' is selected.
13:35:56 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:35:56 INFO  : Context for 'APU' is selected.
13:35:56 INFO  : 'stop' command is executed.
13:35:57 INFO  : 'ps7_init' command is executed.
13:35:57 INFO  : 'ps7_post_config' command is executed.
13:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:58 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:35:58 INFO  : Memory regions updated for context APU
13:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:58 INFO  : 'con' command is executed.
13:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:35:58 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:37:18 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:37:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:37:22 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:37:22 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:37:27 INFO  : Disconnected from the channel tcfchan#3.
13:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:37:28 INFO  : 'fpga -state' command is executed.
13:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:28 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:37:28 INFO  : 'jtag frequency' command is executed.
13:37:28 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:28 INFO  : Context for 'APU' is selected.
13:37:31 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:37:31 INFO  : Context for 'APU' is selected.
13:37:31 INFO  : 'stop' command is executed.
13:37:31 INFO  : 'ps7_init' command is executed.
13:37:32 INFO  : 'ps7_post_config' command is executed.
13:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:32 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:37:32 INFO  : Memory regions updated for context APU
13:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:33 INFO  : 'con' command is executed.
13:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:37:33 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:42:05 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:42:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:17 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:42:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:42:17 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:42:17 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:42:21 INFO  : Disconnected from the channel tcfchan#4.
13:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:42:22 INFO  : 'fpga -state' command is executed.
13:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:23 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:42:23 INFO  : 'jtag frequency' command is executed.
13:42:23 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:23 INFO  : Context for 'APU' is selected.
13:42:26 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:27 INFO  : Context for 'APU' is selected.
13:42:27 INFO  : 'stop' command is executed.
13:42:27 INFO  : 'ps7_init' command is executed.
13:42:27 INFO  : 'ps7_post_config' command is executed.
13:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:28 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:42:28 INFO  : Memory regions updated for context APU
13:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:28 INFO  : 'con' command is executed.
13:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:42:28 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:45:02 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:45:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:45:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:45:09 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:45:10 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:45:29 INFO  : Disconnected from the channel tcfchan#5.
13:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:45:37 INFO  : 'fpga -state' command is executed.
13:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:41 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:45:41 INFO  : 'jtag frequency' command is executed.
13:45:41 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:42 INFO  : Context for 'APU' is selected.
13:45:51 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:52 INFO  : Context for 'APU' is selected.
13:45:54 INFO  : 'stop' command is executed.
13:46:21 INFO  : 'ps7_init' command is executed.
13:46:21 INFO  : 'ps7_post_config' command is executed.
13:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:26 ERROR : 'dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is cancelled.
13:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:48:16 INFO  : Registering command handlers for SDK TCF services
13:48:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
13:48:19 INFO  : XSCT server has started successfully.
13:48:19 INFO  : Successfully done setting XSCT server connection channel  
13:48:19 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
13:48:19 INFO  : Successfully done setting SDK workspace  
13:48:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:49:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:49:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:49:02 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:49:02 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:49:13 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:49:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:49:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:49:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:49:15 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:49:15 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:49:20 INFO  : 'fpga -state' command is executed.
13:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:20 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:49:20 INFO  : 'jtag frequency' command is executed.
13:49:20 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:20 INFO  : Context for 'APU' is selected.
13:49:20 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:21 INFO  : Context for 'APU' is selected.
13:49:21 INFO  : 'stop' command is executed.
13:49:21 INFO  : 'ps7_init' command is executed.
13:49:21 INFO  : 'ps7_post_config' command is executed.
13:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:22 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:49:22 INFO  : Memory regions updated for context APU
13:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:22 INFO  : 'con' command is executed.
13:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:49:22 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
13:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:58:04 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:58:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:58:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
13:58:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

13:58:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

13:58:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

13:58:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

13:58:09 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
13:58:09 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


13:58:14 INFO  : Disconnected from the channel tcfchan#1.
13:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
13:58:15 INFO  : 'fpga -state' command is executed.
13:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:15 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
13:58:15 INFO  : 'jtag frequency' command is executed.
13:58:15 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:15 INFO  : Context for 'APU' is selected.
13:58:18 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:18 INFO  : Context for 'APU' is selected.
13:58:18 INFO  : 'stop' command is executed.
13:58:19 INFO  : 'ps7_init' command is executed.
13:58:19 INFO  : 'ps7_post_config' command is executed.
13:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:19 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

13:58:19 INFO  : Memory regions updated for context APU
13:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:19 INFO  : 'con' command is executed.
13:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

13:58:19 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
14:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:06:23 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:40 INFO  : Disconnected from the channel tcfchan#2.
14:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:06:41 INFO  : 'fpga -state' command is executed.
14:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:42 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:06:42 INFO  : 'jtag frequency' command is executed.
14:06:42 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:42 INFO  : Context for 'APU' is selected.
14:06:45 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:45 INFO  : Context for 'APU' is selected.
14:06:45 INFO  : 'stop' command is executed.
14:06:46 INFO  : 'ps7_init' command is executed.
14:06:46 INFO  : 'ps7_post_config' command is executed.
14:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:46 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:06:46 INFO  : Memory regions updated for context APU
14:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:47 INFO  : 'con' command is executed.
14:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:06:47 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:08:05 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:33 INFO  : Disconnected from the channel tcfchan#3.
14:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:08:34 INFO  : 'fpga -state' command is executed.
14:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:35 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:08:35 INFO  : 'jtag frequency' command is executed.
14:08:35 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:35 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : 'stop' command is executed.
14:08:40 INFO  : 'ps7_init' command is executed.
14:08:40 INFO  : 'ps7_post_config' command is executed.
14:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:40 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:08:40 INFO  : Memory regions updated for context APU
14:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:41 INFO  : 'con' command is executed.
14:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:08:41 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:20:46 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:20:56 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:20:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:20:56 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:20:56 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


14:21:05 INFO  : Disconnected from the channel tcfchan#4.
14:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:21:12 INFO  : 'fpga -state' command is executed.
14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:15 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:21:18 INFO  : 'jtag frequency' command is executed.
14:21:18 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:18 INFO  : Context for 'APU' is selected.
14:21:34 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:36 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : 'stop' command is executed.
14:22:31 INFO  : 'ps7_init' command is executed.
14:22:32 INFO  : 'ps7_post_config' command is executed.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:35 ERROR : 'dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is cancelled.
14:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

14:22:54 INFO  : Registering command handlers for SDK TCF services
14:22:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
14:22:57 INFO  : XSCT server has started successfully.
14:22:57 INFO  : Successfully done setting XSCT server connection channel  
14:22:57 INFO  : Successfully done setting SDK workspace  
14:22:57 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
14:22:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:26:47 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:26:50 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:26:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:26:50 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:26:50 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


14:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:26:54 INFO  : 'fpga -state' command is executed.
14:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:54 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:26:54 INFO  : 'jtag frequency' command is executed.
14:26:54 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:54 INFO  : Context for 'APU' is selected.
14:26:54 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:54 INFO  : Context for 'APU' is selected.
14:26:54 INFO  : 'stop' command is executed.
14:26:55 INFO  : 'ps7_init' command is executed.
14:26:55 INFO  : 'ps7_post_config' command is executed.
14:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:56 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

14:26:56 INFO  : Memory regions updated for context APU
14:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:56 INFO  : 'con' command is executed.
14:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:26:56 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
14:27:39 INFO  : Disconnected from the channel tcfchan#1.
14:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:27:40 INFO  : 'fpga -state' command is executed.
14:27:43 INFO  : Memory regions updated for context APU
14:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:27:50 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:27:56 INFO  : 'fpga -state' command is executed.
14:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:57 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:27:57 INFO  : 'jtag frequency' command is executed.
14:27:57 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : 'stop' command is executed.
14:27:57 INFO  : 'ps7_init' command is executed.
14:27:57 INFO  : 'ps7_post_config' command is executed.
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:58 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:27:58 INFO  : Memory regions updated for context APU
14:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:58 INFO  : 'con' command is executed.
14:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:27:58 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:29:57 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:30:10 INFO  : Disconnected from the channel tcfchan#2.
14:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:30:11 INFO  : 'fpga -state' command is executed.
14:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:30:11 INFO  : 'jtag frequency' command is executed.
14:30:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:12 INFO  : Context for 'APU' is selected.
14:30:14 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:14 INFO  : Context for 'APU' is selected.
14:30:14 INFO  : 'stop' command is executed.
14:30:15 INFO  : 'ps7_init' command is executed.
14:30:15 INFO  : 'ps7_post_config' command is executed.
14:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:15 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:30:15 INFO  : Memory regions updated for context APU
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:16 INFO  : 'con' command is executed.
14:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:30:16 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:32:17 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:32:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:32:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:32:19 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:32:19 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


14:32:24 INFO  : Disconnected from the channel tcfchan#3.
14:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:32:25 INFO  : 'fpga -state' command is executed.
14:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:26 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:32:26 INFO  : 'jtag frequency' command is executed.
14:32:26 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:26 INFO  : Context for 'APU' is selected.
14:32:29 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:29 INFO  : Context for 'APU' is selected.
14:32:29 INFO  : 'stop' command is executed.
14:32:30 INFO  : 'ps7_init' command is executed.
14:32:30 INFO  : 'ps7_post_config' command is executed.
14:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:31 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

14:32:31 INFO  : Memory regions updated for context APU
14:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:31 INFO  : 'con' command is executed.
14:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:32:31 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
14:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:33:46 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:33:59 INFO  : Disconnected from the channel tcfchan#4.
14:34:23 INFO  : Registering command handlers for SDK TCF services
14:34:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
14:34:26 INFO  : XSCT server has started successfully.
14:34:26 INFO  : Successfully done setting XSCT server connection channel  
14:34:26 INFO  : Successfully done setting SDK workspace  
14:34:26 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
14:34:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:34:42 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:34:48 INFO  : 'fpga -state' command is executed.
14:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:48 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:34:48 INFO  : 'jtag frequency' command is executed.
14:34:48 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:48 INFO  : Context for 'APU' is selected.
14:34:49 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:49 INFO  : Context for 'APU' is selected.
14:34:49 INFO  : 'stop' command is executed.
14:34:50 INFO  : 'ps7_init' command is executed.
14:34:50 INFO  : 'ps7_post_config' command is executed.
14:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:51 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

14:34:51 INFO  : Memory regions updated for context APU
14:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:51 INFO  : 'con' command is executed.
14:34:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:34:51 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
14:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:36:19 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:36:22 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:36:22 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:36:22 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


14:36:28 INFO  : Disconnected from the channel tcfchan#1.
14:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:36:29 INFO  : 'fpga -state' command is executed.
14:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:29 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:36:29 INFO  : 'jtag frequency' command is executed.
14:36:29 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:30 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:32 INFO  : Context for 'APU' is selected.
14:36:32 INFO  : 'stop' command is executed.
14:36:33 INFO  : 'ps7_init' command is executed.
14:36:33 INFO  : 'ps7_post_config' command is executed.
14:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:33 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

14:36:33 INFO  : Memory regions updated for context APU
14:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:34 INFO  : 'con' command is executed.
14:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:36:34 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
14:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:39:20 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:28 INFO  : Disconnected from the channel tcfchan#2.
14:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:39:29 INFO  : 'fpga -state' command is executed.
14:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:29 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:39:29 INFO  : 'jtag frequency' command is executed.
14:39:29 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:29 INFO  : Context for 'APU' is selected.
14:39:32 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:32 INFO  : Context for 'APU' is selected.
14:39:32 INFO  : 'stop' command is executed.
14:39:33 INFO  : 'ps7_init' command is executed.
14:39:33 INFO  : 'ps7_post_config' command is executed.
14:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:33 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:39:33 INFO  : Memory regions updated for context APU
14:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : 'con' command is executed.
14:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:39:34 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:43:27 INFO  : Disconnected from the channel tcfchan#3.
14:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:43:28 INFO  : 'fpga -state' command is executed.
14:43:30 INFO  : Memory regions updated for context APU
14:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:43:38 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:43:51 INFO  : 'fpga -state' command is executed.
14:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:52 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:43:52 INFO  : 'jtag frequency' command is executed.
14:43:52 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:52 INFO  : Context for 'APU' is selected.
14:43:52 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:52 INFO  : Context for 'APU' is selected.
14:43:52 INFO  : 'stop' command is executed.
14:43:52 INFO  : 'ps7_init' command is executed.
14:43:52 INFO  : 'ps7_post_config' command is executed.
14:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:53 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:43:53 INFO  : Memory regions updated for context APU
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:53 INFO  : 'con' command is executed.
14:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:43:53 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:52:22 INFO  : Disconnected from the channel tcfchan#4.
14:52:57 INFO  : Registering command handlers for SDK TCF services
14:52:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
14:52:59 INFO  : XSCT server has started successfully.
14:52:59 INFO  : Successfully done setting XSCT server connection channel  
14:53:00 INFO  : Successfully done setting SDK workspace  
14:53:00 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
14:53:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:53:52 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
14:54:10 INFO  : 'fpga -state' command is executed.
14:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:11 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
14:54:11 INFO  : 'jtag frequency' command is executed.
14:54:11 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:11 INFO  : Context for 'APU' is selected.
14:54:11 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:11 INFO  : Context for 'APU' is selected.
14:54:11 INFO  : 'stop' command is executed.
14:54:12 INFO  : 'ps7_init' command is executed.
14:54:12 INFO  : 'ps7_post_config' command is executed.
14:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:12 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

14:54:12 INFO  : Memory regions updated for context APU
14:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:13 INFO  : 'con' command is executed.
14:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

14:54:13 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:11 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 INFO  : Unable to read in MSS file C:\GPIO\PWM\PWM.sdk\Counter_RTOS_bsp\system.mss : null
14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/GPIO/PWM/PWM.sdk/Counter_RTOS_bsp/system.mss line 24 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:56:28 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design

14:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:01:24 INFO  : Disconnected from the channel tcfchan#1.
15:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:01:25 INFO  : 'fpga -state' command is executed.
15:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:25 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:01:25 INFO  : 'jtag frequency' command is executed.
15:01:25 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:25 INFO  : Context for 'APU' is selected.
15:01:27 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:27 INFO  : Context for 'APU' is selected.
15:01:27 INFO  : 'stop' command is executed.
15:01:28 INFO  : 'ps7_init' command is executed.
15:01:28 INFO  : 'ps7_post_config' command is executed.
15:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:29 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf
----------------End of Script----------------

15:01:29 INFO  : Memory regions updated for context APU
15:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:29 INFO  : 'con' command is executed.
15:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:01:29 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rtos_hello.elf_on_local.tcl'
15:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:02:20 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:31 INFO  : Disconnected from the channel tcfchan#2.
15:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:02:32 INFO  : 'fpga -state' command is executed.
15:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:32 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:02:32 INFO  : 'jtag frequency' command is executed.
15:02:32 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:32 INFO  : Context for 'APU' is selected.
15:02:35 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:35 INFO  : Context for 'APU' is selected.
15:02:35 INFO  : 'stop' command is executed.
15:02:36 INFO  : 'ps7_init' command is executed.
15:02:36 INFO  : 'ps7_post_config' command is executed.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:36 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf
----------------End of Script----------------

15:02:36 INFO  : Memory regions updated for context APU
15:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:37 INFO  : 'con' command is executed.
15:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:02:37 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rtos_hello.elf_on_local.tcl'
15:03:15 INFO  : Disconnected from the channel tcfchan#3.
15:03:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:03:16 INFO  : 'fpga -state' command is executed.
15:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:16 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:03:16 INFO  : 'jtag frequency' command is executed.
15:03:16 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:16 INFO  : Context for 'APU' is selected.
15:03:19 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:19 INFO  : Context for 'APU' is selected.
15:03:19 INFO  : 'stop' command is executed.
15:03:19 INFO  : 'ps7_init' command is executed.
15:03:19 INFO  : 'ps7_post_config' command is executed.
15:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:20 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/RTOS_Hello/Debug/RTOS_Hello.elf
----------------End of Script----------------

15:03:20 INFO  : Memory regions updated for context APU
15:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:20 INFO  : 'con' command is executed.
15:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:03:20 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rtos_hello.elf_on_local.tcl'
15:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:05:03 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:11 INFO  : Disconnected from the channel tcfchan#4.
15:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:05:12 INFO  : 'fpga -state' command is executed.
15:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:13 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:05:13 INFO  : 'jtag frequency' command is executed.
15:05:13 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:13 INFO  : Context for 'APU' is selected.
15:05:16 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:16 INFO  : Context for 'APU' is selected.
15:05:16 INFO  : 'stop' command is executed.
15:05:17 INFO  : 'ps7_init' command is executed.
15:05:17 INFO  : 'ps7_post_config' command is executed.
15:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:17 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:05:17 INFO  : Memory regions updated for context APU
15:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:18 INFO  : 'con' command is executed.
15:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:05:18 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:10:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:10:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:10:51 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:10:51 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:10:58 INFO  : 'fpga -state' command is executed.
15:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:58 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:10:58 INFO  : 'jtag frequency' command is executed.
15:10:58 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:58 INFO  : Context for 'APU' is selected.
15:10:58 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:58 INFO  : Context for 'APU' is selected.
15:10:58 INFO  : 'stop' command is executed.
15:10:59 INFO  : 'ps7_init' command is executed.
15:10:59 INFO  : 'ps7_post_config' command is executed.
15:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:03 ERROR : no targets found with "name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"". available targets: none
15:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
----------------End of Script----------------

15:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:11:11 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:11:13 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core My_PWM_Core of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 21 - No IP instance named My_PWM_Core_0 present in hardware design
ERROR: [Hsi 55-1403] C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss line 231 - No IP instance named xadc_wiz_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:11:13 INFO  : Unable to read in MSS file C:\XADC_Demo\try3_3101\try3_3101.sdk\UDP_Send_Receive_bsp\system.mss : null
15:11:13 ERROR : Failed to closesw "C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss"
Reason: Cannot close sw design 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive_bsp/system.mss'.
Design is not opened in the current session.


15:11:18 INFO  : Disconnected from the channel tcfchan#5.
15:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:11:19 INFO  : 'fpga -state' command is executed.
15:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:20 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:11:20 INFO  : 'jtag frequency' command is executed.
15:11:20 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:20 INFO  : Context for 'APU' is selected.
15:11:23 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:23 INFO  : Context for 'APU' is selected.
15:11:23 INFO  : 'stop' command is executed.
15:11:24 INFO  : 'ps7_init' command is executed.
15:11:24 INFO  : 'ps7_post_config' command is executed.
15:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:25 INFO  : The application 'C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/XADC_Demo/try3_3101/try3_3101.sdk/UDP_Send_Receive/Debug/UDP_Send_Receive.elf
----------------End of Script----------------

15:11:25 INFO  : Memory regions updated for context APU
15:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:25 INFO  : 'con' command is executed.
15:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:11:25 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_send_receive.elf_on_local.tcl'
15:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:15:03 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:27 INFO  : Disconnected from the channel tcfchan#6.
15:18:08 INFO  : Registering command handlers for SDK TCF services
15:18:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
15:18:10 INFO  : XSCT server has started successfully.
15:18:11 INFO  : Successfully done setting XSCT server connection channel  
15:18:11 INFO  : Successfully done setting SDK workspace  
15:18:11 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
15:18:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:18:27 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:18:45 INFO  : 'fpga -state' command is executed.
15:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:45 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:18:45 INFO  : 'jtag frequency' command is executed.
15:18:45 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:45 INFO  : Context for 'APU' is selected.
15:18:45 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:45 INFO  : Context for 'APU' is selected.
15:18:45 INFO  : 'stop' command is executed.
15:18:46 INFO  : 'ps7_init' command is executed.
15:18:46 INFO  : 'ps7_post_config' command is executed.
15:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:46 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:18:47 INFO  : Memory regions updated for context APU
15:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:47 INFO  : 'con' command is executed.
15:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:18:47 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:19:30 INFO  : Disconnected from the channel tcfchan#1.
15:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:19:31 INFO  : 'fpga -state' command is executed.
15:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:31 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:19:31 INFO  : 'jtag frequency' command is executed.
15:19:31 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:31 INFO  : Context for 'APU' is selected.
15:19:34 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:34 INFO  : Context for 'APU' is selected.
15:19:34 INFO  : 'stop' command is executed.
15:19:34 INFO  : 'ps7_init' command is executed.
15:19:34 INFO  : 'ps7_post_config' command is executed.
15:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:35 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:19:35 INFO  : Memory regions updated for context APU
15:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:35 INFO  : 'con' command is executed.
15:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:19:35 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:20:14 INFO  : Disconnected from the channel tcfchan#2.
15:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:20:15 INFO  : 'fpga -state' command is executed.
15:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:16 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:20:16 INFO  : 'jtag frequency' command is executed.
15:20:16 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:16 INFO  : Context for 'APU' is selected.
15:20:18 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:18 INFO  : Context for 'APU' is selected.
15:20:18 INFO  : 'stop' command is executed.
15:20:19 INFO  : 'ps7_init' command is executed.
15:20:19 INFO  : 'ps7_post_config' command is executed.
15:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:20 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:20:20 INFO  : Memory regions updated for context APU
15:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:20 INFO  : 'con' command is executed.
15:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:20:20 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:22:58 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:05 INFO  : Disconnected from the channel tcfchan#3.
15:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:23:06 INFO  : 'fpga -state' command is executed.
15:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:06 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:23:06 INFO  : 'jtag frequency' command is executed.
15:23:06 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:06 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:09 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : 'stop' command is executed.
15:23:09 INFO  : 'ps7_init' command is executed.
15:23:09 INFO  : 'ps7_post_config' command is executed.
15:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:23:10 INFO  : Memory regions updated for context APU
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : 'con' command is executed.
15:23:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:23:10 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:23:58 INFO  : Disconnected from the channel tcfchan#4.
15:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:23:59 INFO  : 'fpga -state' command is executed.
15:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:59 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:23:59 INFO  : 'jtag frequency' command is executed.
15:23:59 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:59 INFO  : Context for 'APU' is selected.
15:24:02 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:02 INFO  : Context for 'APU' is selected.
15:24:02 INFO  : 'stop' command is executed.
15:24:02 INFO  : 'ps7_init' command is executed.
15:24:02 INFO  : 'ps7_post_config' command is executed.
15:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:03 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:24:03 INFO  : Memory regions updated for context APU
15:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:03 INFO  : 'con' command is executed.
15:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:24:03 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:29:22 INFO  : Disconnected from the channel tcfchan#5.
15:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:29:44 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:31:56 INFO  : 'fpga -state' command is executed.
15:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:56 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:31:56 INFO  : 'jtag frequency' command is executed.
15:31:56 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:56 INFO  : Context for 'APU' is selected.
15:31:56 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:56 INFO  : Context for 'APU' is selected.
15:31:56 INFO  : 'stop' command is executed.
15:31:57 INFO  : 'ps7_init' command is executed.
15:31:57 INFO  : 'ps7_post_config' command is executed.
15:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:58 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:31:58 INFO  : Memory regions updated for context APU
15:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:58 INFO  : 'con' command is executed.
15:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:31:58 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:40:31 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:46 INFO  : Disconnected from the channel tcfchan#6.
15:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:40:47 INFO  : 'fpga -state' command is executed.
15:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:48 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:40:48 INFO  : 'jtag frequency' command is executed.
15:40:48 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:48 INFO  : Context for 'APU' is selected.
15:40:52 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:40:52 INFO  : Context for 'APU' is selected.
15:40:52 INFO  : 'stop' command is executed.
15:40:52 INFO  : 'ps7_init' command is executed.
15:40:52 INFO  : 'ps7_post_config' command is executed.
15:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:53 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:40:53 INFO  : Memory regions updated for context APU
15:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:53 INFO  : 'con' command is executed.
15:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:40:53 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
15:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:44:09 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:26 INFO  : Disconnected from the channel tcfchan#7.
15:44:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
15:44:33 INFO  : 'fpga -state' command is executed.
15:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:44 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
15:44:47 INFO  : 'jtag frequency' command is executed.
15:44:47 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:50 INFO  : Context for 'APU' is selected.
15:45:00 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:04 INFO  : Context for 'APU' is selected.
15:45:10 INFO  : 'stop' command is executed.
15:45:30 INFO  : 'ps7_init' command is executed.
15:45:31 INFO  : 'ps7_post_config' command is executed.
15:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:43 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

15:45:46 INFO  : Memory regions updated for context APU
15:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:47 INFO  : 'con' command is executed.
15:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

15:45:47 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:17:45 INFO  : Disconnected from the channel tcfchan#8.
16:18:19 INFO  : Registering command handlers for SDK TCF services
16:18:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
16:18:21 INFO  : XSCT server has started successfully.
16:18:21 INFO  : Successfully done setting XSCT server connection channel  
16:18:22 INFO  : Successfully done setting SDK workspace  
16:18:22 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
16:18:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:18:36 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:18:59 INFO  : 'fpga -state' command is executed.
16:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:59 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:18:59 INFO  : 'jtag frequency' command is executed.
16:18:59 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:00 INFO  : Context for 'APU' is selected.
16:19:00 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:00 INFO  : Context for 'APU' is selected.
16:19:00 INFO  : 'stop' command is executed.
16:19:00 INFO  : 'ps7_init' command is executed.
16:19:00 INFO  : 'ps7_post_config' command is executed.
16:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:01 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

16:19:01 INFO  : Memory regions updated for context APU
16:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:01 INFO  : 'con' command is executed.
16:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:19:01 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:20:43 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:51 INFO  : Disconnected from the channel tcfchan#1.
16:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:20:52 INFO  : 'fpga -state' command is executed.
16:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:53 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:20:53 INFO  : 'jtag frequency' command is executed.
16:20:53 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:53 INFO  : Context for 'APU' is selected.
16:20:55 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:55 INFO  : Context for 'APU' is selected.
16:20:55 INFO  : 'stop' command is executed.
16:20:56 INFO  : 'ps7_init' command is executed.
16:20:56 INFO  : 'ps7_post_config' command is executed.
16:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:56 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

16:20:56 INFO  : Memory regions updated for context APU
16:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:57 INFO  : 'con' command is executed.
16:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:20:57 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:24:06 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:16 INFO  : Disconnected from the channel tcfchan#2.
16:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:24:18 INFO  : 'fpga -state' command is executed.
16:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:18 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:24:18 INFO  : 'jtag frequency' command is executed.
16:24:18 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:18 INFO  : Context for 'APU' is selected.
16:24:21 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:21 INFO  : Context for 'APU' is selected.
16:24:21 INFO  : 'stop' command is executed.
16:24:22 INFO  : 'ps7_init' command is executed.
16:24:22 INFO  : 'ps7_post_config' command is executed.
16:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:23 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

16:24:23 INFO  : Memory regions updated for context APU
16:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:23 INFO  : 'con' command is executed.
16:24:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:24:23 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:26:08 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:16 INFO  : Disconnected from the channel tcfchan#3.
16:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:26:17 INFO  : 'fpga -state' command is executed.
16:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:18 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:26:18 INFO  : 'jtag frequency' command is executed.
16:26:18 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:18 INFO  : Context for 'APU' is selected.
16:26:22 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:22 INFO  : Context for 'APU' is selected.
16:26:22 INFO  : 'stop' command is executed.
16:26:22 INFO  : 'ps7_init' command is executed.
16:26:22 INFO  : 'ps7_post_config' command is executed.
16:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:23 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

16:26:23 INFO  : Memory regions updated for context APU
16:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:24 INFO  : 'con' command is executed.
16:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:26:24 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:28:34 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:28:53 INFO  : Disconnected from the channel tcfchan#4.
16:29:25 INFO  : Registering command handlers for SDK TCF services
16:29:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\temp_xsdb_launch_script.tcl
16:29:27 INFO  : XSCT server has started successfully.
16:29:27 INFO  : Successfully done setting XSCT server connection channel  
16:29:28 INFO  : Successfully done setting SDK workspace  
16:29:28 INFO  : Processing command line option -hwspec C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper.hdf.
16:29:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:29:44 INFO  : FPGA configured successfully with bitstream "C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4318BA" && level==0} -index 1' command is executed.
16:30:01 INFO  : 'fpga -state' command is executed.
16:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:01 INFO  : Jtag cable 'Digilent Zybo 210279A4318BA' is selected.
16:30:01 INFO  : 'jtag frequency' command is executed.
16:30:01 INFO  : Sourcing of 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:01 INFO  : Context for 'APU' is selected.
16:30:02 INFO  : Hardware design information is loaded from 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:02 INFO  : Context for 'APU' is selected.
16:30:02 INFO  : 'stop' command is executed.
16:30:02 INFO  : 'ps7_init' command is executed.
16:30:02 INFO  : 'ps7_post_config' command is executed.
16:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:03 INFO  : The application 'C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
loadhw C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
dow C:/Studienarbeit_Final/Final_Design/Final_Design.sdk/Example_RTOS/Debug/Example_RTOS.elf
----------------End of Script----------------

16:30:03 INFO  : Memory regions updated for context APU
16:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : 'con' command is executed.
16:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4318BA"} -index 0
con
----------------End of Script----------------

16:30:04 INFO  : Launch script is exported to file 'C:\Studienarbeit_Final\Final_Design\Final_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_example_rtos.elf_on_local.tcl'
16:52:21 INFO  : Disconnected from the channel tcfchan#1.
