{"vcs1":{"timestamp_begin":1770130678.568812026, "rt":1.90, "ut":0.27, "st":0.21}}
{"vcselab":{"timestamp_begin":1770130680.657112724, "rt":0.62, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1770130681.418826454, "rt":0.77, "ut":0.36, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770130677.923981849}
{"VCS_COMP_START_TIME": 1770130677.923981849}
{"VCS_COMP_END_TIME": 1770130682.362081549}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP_valid.sv lab1TESTTT.sv"}
{"vcs1": {"peak_mem": 1153120}}
{"stitch_vcselab": {"peak_mem": 1153179}}
