$comment
	File created using the following command:
		vcd file mux_4_1_1_bit.msim.vcd -direction
$end
$date
	Wed Mar 13 23:00:37 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mux_4_1_1_bit_vlg_vec_tst $end
$var reg 2 ! s [1:0] $end
$var reg 1 " u $end
$var reg 1 # v $end
$var reg 1 $ w $end
$var reg 1 % x $end
$var wire 1 & m $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . u~input_o $end
$var wire 1 / v~input_o $end
$var wire 1 0 s[0]~input_o $end
$var wire 1 1 s[1]~input_o $end
$var wire 1 2 x~input_o $end
$var wire 1 3 w~input_o $end
$var wire 1 4 mux_uvwx|m~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
1#
0$
1%
0&
0'
1(
x)
1*
1+
1,
0-
0.
1/
00
01
12
03
04
$end
#10000
1"
0#
0%
1.
0/
02
14
1&
#20000
0"
0.
04
0&
#30000
1$
b1 !
1#
13
10
1/
14
1&
#40000
1%
0#
12
0/
04
0&
#50000
1"
0$
b0 !
0%
1.
03
00
02
14
1&
#60000
b10 !
1%
11
12
04
0&
#70000
0"
1$
0.
13
14
1&
#80000
b0 !
0%
0$
01
02
03
04
0&
#90000
b1 !
1"
b11 !
1%
10
11
1.
12
14
1&
#100000
1$
0%
13
02
04
0&
#110000
b10 !
0"
b0 !
0$
00
01
0.
03
#120000
