
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ffc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08009200  08009200  00019200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009664  08009664  00020348  2**0
                  CONTENTS
  4 .ARM          00000008  08009664  08009664  00019664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800966c  0800966c  00020348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800966c  0800966c  0001966c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009670  08009670  00019670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000348  20000000  08009674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  20000348  080099bc  00020348  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  080099bc  00020678  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020348  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001521b  00000000  00000000  00020376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002824  00000000  00000000  00035591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  00037db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee0  00000000  00000000  00038db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000050f1  00000000  00000000  00039c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148a2  00000000  00000000  0003ed89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107253  00000000  00000000  0005362b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015a87e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005268  00000000  00000000  0015a8d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0015fb38  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  0015fb74  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	080091e4 	.word	0x080091e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	080091e4 	.word	0x080091e4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <look1_iflf_binlxpw>:
/* Real-time model */
static RT_MODEL_controller_T controller_M_;
RT_MODEL_controller_T *const controller_M = &controller_M_;
real32_T look1_iflf_binlxpw(real32_T u0, const real32_T bp0[], const real32_T
  table[], uint32_T maxIndex)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b08b      	sub	sp, #44	; 0x2c
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80005fe:	60b8      	str	r0, [r7, #8]
 8000600:	6079      	str	r1, [r7, #4]
 8000602:	603a      	str	r2, [r7, #0]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	edd3 7a00 	vldr	s15, [r3]
 800060a:	ed97 7a03 	vldr	s14, [r7, #12]
 800060e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000616:	d816      	bhi.n	8000646 <look1_iflf_binlxpw+0x52>
    iLeft = 0U;
 8000618:	2300      	movs	r3, #0
 800061a:	623b      	str	r3, [r7, #32]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	edd3 7a00 	vldr	s15, [r3]
 8000622:	ed97 7a03 	vldr	s14, [r7, #12]
 8000626:	ee77 6a67 	vsub.f32	s13, s14, s15
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	3304      	adds	r3, #4
 800062e:	ed93 7a00 	vldr	s14, [r3]
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	edd3 7a00 	vldr	s15, [r3]
 8000638:	ee37 7a67 	vsub.f32	s14, s14, s15
 800063c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000640:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8000644:	e073      	b.n	800072e <look1_iflf_binlxpw+0x13a>
  } else if (u0 < bp0[maxIndex]) {
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	68ba      	ldr	r2, [r7, #8]
 800064c:	4413      	add	r3, r2
 800064e:	edd3 7a00 	vldr	s15, [r3]
 8000652:	ed97 7a03 	vldr	s14, [r7, #12]
 8000656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800065a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800065e:	d541      	bpl.n	80006e4 <look1_iflf_binlxpw+0xf0>
    uint32_T bpIdx;
    uint32_T iRght;

    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	085b      	lsrs	r3, r3, #1
 8000664:	61fb      	str	r3, [r7, #28]
    iLeft = 0U;
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
    iRght = maxIndex;
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	61bb      	str	r3, [r7, #24]
    while (iRght - iLeft > 1U) {
 800066e:	e016      	b.n	800069e <look1_iflf_binlxpw+0xaa>
      if (u0 < bp0[bpIdx]) {
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	68ba      	ldr	r2, [r7, #8]
 8000676:	4413      	add	r3, r2
 8000678:	edd3 7a00 	vldr	s15, [r3]
 800067c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000680:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000688:	d502      	bpl.n	8000690 <look1_iflf_binlxpw+0x9c>
        iRght = bpIdx;
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	61bb      	str	r3, [r7, #24]
 800068e:	e001      	b.n	8000694 <look1_iflf_binlxpw+0xa0>
      } else {
        iLeft = bpIdx;
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	623b      	str	r3, [r7, #32]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 8000694:	69ba      	ldr	r2, [r7, #24]
 8000696:	6a3b      	ldr	r3, [r7, #32]
 8000698:	4413      	add	r3, r2
 800069a:	085b      	lsrs	r3, r3, #1
 800069c:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 800069e:	69ba      	ldr	r2, [r7, #24]
 80006a0:	6a3b      	ldr	r3, [r7, #32]
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d8e3      	bhi.n	8000670 <look1_iflf_binlxpw+0x7c>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 80006a8:	6a3b      	ldr	r3, [r7, #32]
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	68ba      	ldr	r2, [r7, #8]
 80006ae:	4413      	add	r3, r2
 80006b0:	edd3 7a00 	vldr	s15, [r3]
 80006b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80006b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80006bc:	6a3b      	ldr	r3, [r7, #32]
 80006be:	3301      	adds	r3, #1
 80006c0:	009b      	lsls	r3, r3, #2
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	4413      	add	r3, r2
 80006c6:	ed93 7a00 	vldr	s14, [r3]
 80006ca:	6a3b      	ldr	r3, [r7, #32]
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	68ba      	ldr	r2, [r7, #8]
 80006d0:	4413      	add	r3, r2
 80006d2:	edd3 7a00 	vldr	s15, [r3]
 80006d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80006da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006de:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 80006e2:	e024      	b.n	800072e <look1_iflf_binlxpw+0x13a>
  } else {
    iLeft = maxIndex - 1U;
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	623b      	str	r3, [r7, #32]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 80006ea:	683a      	ldr	r2, [r7, #0]
 80006ec:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80006f0:	4413      	add	r3, r2
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	68ba      	ldr	r2, [r7, #8]
 80006f6:	4413      	add	r3, r2
 80006f8:	edd3 7a00 	vldr	s15, [r3]
 80006fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000700:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	68ba      	ldr	r2, [r7, #8]
 800070a:	4413      	add	r3, r2
 800070c:	ed93 7a00 	vldr	s14, [r3]
 8000710:	683a      	ldr	r2, [r7, #0]
 8000712:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8000716:	4413      	add	r3, r2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	4413      	add	r3, r2
 800071e:	edd3 7a00 	vldr	s15, [r3]
 8000722:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800072a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  yL_0d0 = table[iLeft];
 800072e:	6a3b      	ldr	r3, [r7, #32]
 8000730:	009b      	lsls	r3, r3, #2
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	4413      	add	r3, r2
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	617b      	str	r3, [r7, #20]
  return (table[iLeft + 1U] - yL_0d0) * frac + yL_0d0;
 800073a:	6a3b      	ldr	r3, [r7, #32]
 800073c:	3301      	adds	r3, #1
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	4413      	add	r3, r2
 8000744:	ed93 7a00 	vldr	s14, [r3]
 8000748:	edd7 7a05 	vldr	s15, [r7, #20]
 800074c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000750:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000758:	edd7 7a05 	vldr	s15, [r7, #20]
 800075c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000760:	eeb0 0a67 	vmov.f32	s0, s15
 8000764:	372c      	adds	r7, #44	; 0x2c
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
	...

08000770 <controller_step>:

/* Model step function */
void controller_step(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
  /* Chart: '<S3>/Chart' incorporates:
   *  Delay: '<S3>/Delay'
   *  Delay: '<S3>/Delay1'
   *  Delay: '<S3>/Delay2'
   */
  if (controller_DW.is_active_c3_governor_lib == 0U) {
 8000776:	4b97      	ldr	r3, [pc, #604]	; (80009d4 <controller_step+0x264>)
 8000778:	7c1b      	ldrb	r3, [r3, #16]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d10f      	bne.n	800079e <controller_step+0x2e>
    controller_DW.is_active_c3_governor_lib = 1U;
 800077e:	4b95      	ldr	r3, [pc, #596]	; (80009d4 <controller_step+0x264>)
 8000780:	2201      	movs	r2, #1
 8000782:	741a      	strb	r2, [r3, #16]
    controller_DW.is_c3_governor_lib = controlle_IN_Initialize_outputs;
 8000784:	4b93      	ldr	r3, [pc, #588]	; (80009d4 <controller_step+0x264>)
 8000786:	2201      	movs	r2, #1
 8000788:	731a      	strb	r2, [r3, #12]
    controller_B.GOV_e_miCmd = CMD_INIT;
 800078a:	4b93      	ldr	r3, [pc, #588]	; (80009d8 <controller_step+0x268>)
 800078c:	2200      	movs	r2, #0
 800078e:	725a      	strb	r2, [r3, #9]
    controller_B.GOV_e_diCmd = DI_CMD_INIT;
 8000790:	4b91      	ldr	r3, [pc, #580]	; (80009d8 <controller_step+0x268>)
 8000792:	2200      	movs	r2, #0
 8000794:	729a      	strb	r2, [r3, #10]
    controller_DW.motorStartCount = 0U;
 8000796:	4b8f      	ldr	r3, [pc, #572]	; (80009d4 <controller_step+0x264>)
 8000798:	2200      	movs	r2, #0
 800079a:	809a      	strh	r2, [r3, #4]
 800079c:	e0e5      	b.n	800096a <controller_step+0x1fa>
  } else {
    switch (controller_DW.is_c3_governor_lib) {
 800079e:	4b8d      	ldr	r3, [pc, #564]	; (80009d4 <controller_step+0x264>)
 80007a0:	7b1b      	ldrb	r3, [r3, #12]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	2b03      	cmp	r3, #3
 80007a6:	f200 80bf 	bhi.w	8000928 <controller_step+0x1b8>
 80007aa:	a201      	add	r2, pc, #4	; (adr r2, 80007b0 <controller_step+0x40>)
 80007ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b0:	080007c1 	.word	0x080007c1
 80007b4:	080007d5 	.word	0x080007d5
 80007b8:	0800080f 	.word	0x0800080f
 80007bc:	08000827 	.word	0x08000827
     case controlle_IN_Initialize_outputs:
      controller_B.GOV_e_diCmd = DI_CMD_INIT;
 80007c0:	4b85      	ldr	r3, [pc, #532]	; (80009d8 <controller_step+0x268>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	729a      	strb	r2, [r3, #10]
      controller_DW.is_c3_governor_lib = controller_IN_STARTUP;
 80007c6:	4b83      	ldr	r3, [pc, #524]	; (80009d4 <controller_step+0x264>)
 80007c8:	2204      	movs	r2, #4
 80007ca:	731a      	strb	r2, [r3, #12]
      controller_DW.is_STARTUP = controller_IN_HV_startup;
 80007cc:	4b81      	ldr	r3, [pc, #516]	; (80009d4 <controller_step+0x264>)
 80007ce:	2202      	movs	r2, #2
 80007d0:	735a      	strb	r2, [r3, #13]
      break;
 80007d2:	e0ca      	b.n	800096a <controller_step+0x1fa>

     case controller_IN_RUNNING:
      if (controller_DW.Delay_DSTATE_f == ERR_STARTUP) {
 80007d4:	4b7f      	ldr	r3, [pc, #508]	; (80009d4 <controller_step+0x264>)
 80007d6:	785b      	ldrb	r3, [r3, #1]
 80007d8:	2b08      	cmp	r3, #8
 80007da:	d109      	bne.n	80007f0 <controller_step+0x80>
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
 80007dc:	4b7d      	ldr	r3, [pc, #500]	; (80009d4 <controller_step+0x264>)
 80007de:	2203      	movs	r2, #3
 80007e0:	731a      	strb	r2, [r3, #12]
        controller_DW.is_RUNNING_ERROR = controller_IN_HV_run_error;
 80007e2:	4b7c      	ldr	r3, [pc, #496]	; (80009d4 <controller_step+0x264>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	73da      	strb	r2, [r3, #15]
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 80007e8:	4b7b      	ldr	r3, [pc, #492]	; (80009d8 <controller_step+0x268>)
 80007ea:	2202      	movs	r2, #2
 80007ec:	729a      	strb	r2, [r3, #10]
      } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
        controller_DW.is_RUNNING_ERROR = controller_IN_Motor_run_error;
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
      }
      break;
 80007ee:	e0bb      	b.n	8000968 <controller_step+0x1f8>
      } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
 80007f0:	4b78      	ldr	r3, [pc, #480]	; (80009d4 <controller_step+0x264>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b05      	cmp	r3, #5
 80007f6:	f040 80b7 	bne.w	8000968 <controller_step+0x1f8>
        controller_DW.is_c3_governor_lib = controller_IN_RUNNING_ERROR;
 80007fa:	4b76      	ldr	r3, [pc, #472]	; (80009d4 <controller_step+0x264>)
 80007fc:	2203      	movs	r2, #3
 80007fe:	731a      	strb	r2, [r3, #12]
        controller_DW.is_RUNNING_ERROR = controller_IN_Motor_run_error;
 8000800:	4b74      	ldr	r3, [pc, #464]	; (80009d4 <controller_step+0x264>)
 8000802:	2202      	movs	r2, #2
 8000804:	73da      	strb	r2, [r3, #15]
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 8000806:	4b74      	ldr	r3, [pc, #464]	; (80009d8 <controller_step+0x268>)
 8000808:	2202      	movs	r2, #2
 800080a:	729a      	strb	r2, [r3, #10]
      break;
 800080c:	e0ac      	b.n	8000968 <controller_step+0x1f8>

     case controller_IN_RUNNING_ERROR:
      if (controller_DW.is_RUNNING_ERROR == controller_IN_HV_run_error) {
 800080e:	4b71      	ldr	r3, [pc, #452]	; (80009d4 <controller_step+0x264>)
 8000810:	7bdb      	ldrb	r3, [r3, #15]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d103      	bne.n	800081e <controller_step+0xae>
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 8000816:	4b70      	ldr	r3, [pc, #448]	; (80009d8 <controller_step+0x268>)
 8000818:	2202      	movs	r2, #2
 800081a:	729a      	strb	r2, [r3, #10]
      } else {
        /* case IN_Motor_run_error: */
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
      }
      break;
 800081c:	e0a5      	b.n	800096a <controller_step+0x1fa>
        controller_B.GOV_e_diCmd = SYSTEM_ERROR;
 800081e:	4b6e      	ldr	r3, [pc, #440]	; (80009d8 <controller_step+0x268>)
 8000820:	2202      	movs	r2, #2
 8000822:	729a      	strb	r2, [r3, #10]
      break;
 8000824:	e0a1      	b.n	800096a <controller_step+0x1fa>

     case controller_IN_STARTUP:
      {
        if (controller_DW.Delay_DSTATE_f == ERR_STARTUP) {
 8000826:	4b6b      	ldr	r3, [pc, #428]	; (80009d4 <controller_step+0x264>)
 8000828:	785b      	ldrb	r3, [r3, #1]
 800082a:	2b08      	cmp	r3, #8
 800082c:	d109      	bne.n	8000842 <controller_step+0xd2>
          controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 800082e:	4b69      	ldr	r3, [pc, #420]	; (80009d4 <controller_step+0x264>)
 8000830:	2200      	movs	r2, #0
 8000832:	735a      	strb	r2, [r3, #13]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 8000834:	4b67      	ldr	r3, [pc, #412]	; (80009d4 <controller_step+0x264>)
 8000836:	2205      	movs	r2, #5
 8000838:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP_ERROR = controller_IN_HV_startup_error;
 800083a:	4b66      	ldr	r3, [pc, #408]	; (80009d4 <controller_step+0x264>)
 800083c:	2203      	movs	r2, #3
 800083e:	739a      	strb	r2, [r3, #14]
            }
            break;
          }
        }
      }
      break;
 8000840:	e093      	b.n	800096a <controller_step+0x1fa>
        } else if (controller_DW.Delay2_DSTATE == DI_ERROR) {
 8000842:	4b64      	ldr	r3, [pc, #400]	; (80009d4 <controller_step+0x264>)
 8000844:	789b      	ldrb	r3, [r3, #2]
 8000846:	2b07      	cmp	r3, #7
 8000848:	d109      	bne.n	800085e <controller_step+0xee>
          controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 800084a:	4b62      	ldr	r3, [pc, #392]	; (80009d4 <controller_step+0x264>)
 800084c:	2200      	movs	r2, #0
 800084e:	735a      	strb	r2, [r3, #13]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 8000850:	4b60      	ldr	r3, [pc, #384]	; (80009d4 <controller_step+0x264>)
 8000852:	2205      	movs	r2, #5
 8000854:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP_ERROR = contro_IN_DriverInterface_Error;
 8000856:	4b5f      	ldr	r3, [pc, #380]	; (80009d4 <controller_step+0x264>)
 8000858:	2201      	movs	r2, #1
 800085a:	739a      	strb	r2, [r3, #14]
      break;
 800085c:	e085      	b.n	800096a <controller_step+0x1fa>
        } else if (controller_DW.Delay1_DSTATE == MI_STS_ERROR) {
 800085e:	4b5d      	ldr	r3, [pc, #372]	; (80009d4 <controller_step+0x264>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b05      	cmp	r3, #5
 8000864:	d11a      	bne.n	800089c <controller_step+0x12c>
          if (controller_DW.motorStartCount >= 5) {
 8000866:	4b5b      	ldr	r3, [pc, #364]	; (80009d4 <controller_step+0x264>)
 8000868:	889b      	ldrh	r3, [r3, #4]
 800086a:	2b04      	cmp	r3, #4
 800086c:	d90c      	bls.n	8000888 <controller_step+0x118>
            controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 800086e:	4b59      	ldr	r3, [pc, #356]	; (80009d4 <controller_step+0x264>)
 8000870:	2200      	movs	r2, #0
 8000872:	735a      	strb	r2, [r3, #13]
            controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 8000874:	4b57      	ldr	r3, [pc, #348]	; (80009d4 <controller_step+0x264>)
 8000876:	2205      	movs	r2, #5
 8000878:	731a      	strb	r2, [r3, #12]
            controller_DW.is_STARTUP_ERROR = controller_IN_Motor_faulted;
 800087a:	4b56      	ldr	r3, [pc, #344]	; (80009d4 <controller_step+0x264>)
 800087c:	2204      	movs	r2, #4
 800087e:	739a      	strb	r2, [r3, #14]
            controller_B.GOV_e_miCmd = CMD_SHUTDOWN;
 8000880:	4b55      	ldr	r3, [pc, #340]	; (80009d8 <controller_step+0x268>)
 8000882:	2203      	movs	r2, #3
 8000884:	725a      	strb	r2, [r3, #9]
      break;
 8000886:	e070      	b.n	800096a <controller_step+0x1fa>
            controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 8000888:	4b52      	ldr	r3, [pc, #328]	; (80009d4 <controller_step+0x264>)
 800088a:	2200      	movs	r2, #0
 800088c:	735a      	strb	r2, [r3, #13]
            controller_DW.is_c3_governor_lib = controller_IN_STARTUP_ERROR;
 800088e:	4b51      	ldr	r3, [pc, #324]	; (80009d4 <controller_step+0x264>)
 8000890:	2205      	movs	r2, #5
 8000892:	731a      	strb	r2, [r3, #12]
            controller_DW.is_STARTUP_ERROR = controller_IN_Err_reset;
 8000894:	4b4f      	ldr	r3, [pc, #316]	; (80009d4 <controller_step+0x264>)
 8000896:	2202      	movs	r2, #2
 8000898:	739a      	strb	r2, [r3, #14]
      break;
 800089a:	e066      	b.n	800096a <controller_step+0x1fa>
          switch (controller_DW.is_STARTUP) {
 800089c:	4b4d      	ldr	r3, [pc, #308]	; (80009d4 <controller_step+0x264>)
 800089e:	7b5b      	ldrb	r3, [r3, #13]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d002      	beq.n	80008aa <controller_step+0x13a>
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d00f      	beq.n	80008c8 <controller_step+0x158>
 80008a8:	e02a      	b.n	8000900 <controller_step+0x190>
            if ((controller_DW.Delay1_DSTATE == RUNNING) &&
 80008aa:	4b4a      	ldr	r3, [pc, #296]	; (80009d4 <controller_step+0x264>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b03      	cmp	r3, #3
 80008b0:	d134      	bne.n	800091c <controller_step+0x1ac>
                (controller_DW.Delay2_DSTATE == DRV_START_REQ)) {
 80008b2:	4b48      	ldr	r3, [pc, #288]	; (80009d4 <controller_step+0x264>)
 80008b4:	789b      	ldrb	r3, [r3, #2]
            if ((controller_DW.Delay1_DSTATE == RUNNING) &&
 80008b6:	2b05      	cmp	r3, #5
 80008b8:	d130      	bne.n	800091c <controller_step+0x1ac>
              controller_DW.is_STARTUP = controller_IN_Send_ReadyToDrive;
 80008ba:	4b46      	ldr	r3, [pc, #280]	; (80009d4 <controller_step+0x264>)
 80008bc:	2203      	movs	r2, #3
 80008be:	735a      	strb	r2, [r3, #13]
              controller_B.GOV_e_diCmd = READY_TO_DRIVE;
 80008c0:	4b45      	ldr	r3, [pc, #276]	; (80009d8 <controller_step+0x268>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	729a      	strb	r2, [r3, #10]
            break;
 80008c6:	e029      	b.n	800091c <controller_step+0x1ac>
              if (controller_DW.Delay_DSTATE_f == BM_RUNNING) {
 80008c8:	4b42      	ldr	r3, [pc, #264]	; (80009d4 <controller_step+0x264>)
 80008ca:	785b      	ldrb	r3, [r3, #1]
 80008cc:	2b06      	cmp	r3, #6
 80008ce:	d127      	bne.n	8000920 <controller_step+0x1b0>
                controller_DW.is_STARTUP = contro_IN_Command_motor_startup;
 80008d0:	4b40      	ldr	r3, [pc, #256]	; (80009d4 <controller_step+0x264>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	735a      	strb	r2, [r3, #13]
                controller_B.GOV_e_miCmd = CMD_STARTUP;
 80008d6:	4b40      	ldr	r3, [pc, #256]	; (80009d8 <controller_step+0x268>)
 80008d8:	2202      	movs	r2, #2
 80008da:	725a      	strb	r2, [r3, #9]
                tmp = controller_DW.motorStartCount + 1U;
 80008dc:	4b3d      	ldr	r3, [pc, #244]	; (80009d4 <controller_step+0x264>)
 80008de:	889b      	ldrh	r3, [r3, #4]
 80008e0:	3301      	adds	r3, #1
 80008e2:	60bb      	str	r3, [r7, #8]
                if (controller_DW.motorStartCount + 1U > 65535U) {
 80008e4:	4b3b      	ldr	r3, [pc, #236]	; (80009d4 <controller_step+0x264>)
 80008e6:	889b      	ldrh	r3, [r3, #4]
 80008e8:	3301      	adds	r3, #1
 80008ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008ee:	d302      	bcc.n	80008f6 <controller_step+0x186>
                  tmp = 65535U;
 80008f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008f4:	60bb      	str	r3, [r7, #8]
                controller_DW.motorStartCount = (uint16_T)tmp;
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	4b36      	ldr	r3, [pc, #216]	; (80009d4 <controller_step+0x264>)
 80008fc:	809a      	strh	r2, [r3, #4]
            break;
 80008fe:	e00f      	b.n	8000920 <controller_step+0x1b0>
            controller_B.GOV_e_diCmd = READY_TO_DRIVE;
 8000900:	4b35      	ldr	r3, [pc, #212]	; (80009d8 <controller_step+0x268>)
 8000902:	2201      	movs	r2, #1
 8000904:	729a      	strb	r2, [r3, #10]
            if (controller_DW.Delay2_DSTATE == DI_RUNNING) {
 8000906:	4b33      	ldr	r3, [pc, #204]	; (80009d4 <controller_step+0x264>)
 8000908:	789b      	ldrb	r3, [r3, #2]
 800090a:	2b06      	cmp	r3, #6
 800090c:	d10a      	bne.n	8000924 <controller_step+0x1b4>
              controller_DW.is_STARTUP = controller_IN_NO_ACTIVE_CHILD;
 800090e:	4b31      	ldr	r3, [pc, #196]	; (80009d4 <controller_step+0x264>)
 8000910:	2200      	movs	r2, #0
 8000912:	735a      	strb	r2, [r3, #13]
              controller_DW.is_c3_governor_lib = controller_IN_RUNNING;
 8000914:	4b2f      	ldr	r3, [pc, #188]	; (80009d4 <controller_step+0x264>)
 8000916:	2202      	movs	r2, #2
 8000918:	731a      	strb	r2, [r3, #12]
            break;
 800091a:	e003      	b.n	8000924 <controller_step+0x1b4>
            break;
 800091c:	bf00      	nop
 800091e:	e024      	b.n	800096a <controller_step+0x1fa>
            break;
 8000920:	bf00      	nop
 8000922:	e022      	b.n	800096a <controller_step+0x1fa>
            break;
 8000924:	bf00      	nop
      break;
 8000926:	e020      	b.n	800096a <controller_step+0x1fa>

     default:
      /* case IN_STARTUP_ERROR: */
      switch (controller_DW.is_STARTUP_ERROR) {
 8000928:	4b2a      	ldr	r3, [pc, #168]	; (80009d4 <controller_step+0x264>)
 800092a:	7b9b      	ldrb	r3, [r3, #14]
 800092c:	2b03      	cmp	r3, #3
 800092e:	d017      	beq.n	8000960 <controller_step+0x1f0>
 8000930:	2b03      	cmp	r3, #3
 8000932:	dc17      	bgt.n	8000964 <controller_step+0x1f4>
 8000934:	2b01      	cmp	r3, #1
 8000936:	d013      	beq.n	8000960 <controller_step+0x1f0>
 8000938:	2b02      	cmp	r3, #2
 800093a:	d113      	bne.n	8000964 <controller_step+0x1f4>
       case contro_IN_DriverInterface_Error:
       case controller_IN_HV_startup_error:
        break;

       case controller_IN_Err_reset:
        if (controller_DW.Delay1_DSTATE == OFF) {
 800093c:	4b25      	ldr	r3, [pc, #148]	; (80009d4 <controller_step+0x264>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b06      	cmp	r3, #6
 8000942:	d109      	bne.n	8000958 <controller_step+0x1e8>
          controller_DW.is_STARTUP_ERROR = controller_IN_NO_ACTIVE_CHILD;
 8000944:	4b23      	ldr	r3, [pc, #140]	; (80009d4 <controller_step+0x264>)
 8000946:	2200      	movs	r2, #0
 8000948:	739a      	strb	r2, [r3, #14]
          controller_DW.is_c3_governor_lib = controller_IN_STARTUP;
 800094a:	4b22      	ldr	r3, [pc, #136]	; (80009d4 <controller_step+0x264>)
 800094c:	2204      	movs	r2, #4
 800094e:	731a      	strb	r2, [r3, #12]
          controller_DW.is_STARTUP = controller_IN_HV_startup;
 8000950:	4b20      	ldr	r3, [pc, #128]	; (80009d4 <controller_step+0x264>)
 8000952:	2202      	movs	r2, #2
 8000954:	735a      	strb	r2, [r3, #13]
        } else {
          controller_B.GOV_e_miCmd = ERR_RESET;
        }
        break;
 8000956:	e006      	b.n	8000966 <controller_step+0x1f6>
          controller_B.GOV_e_miCmd = ERR_RESET;
 8000958:	4b1f      	ldr	r3, [pc, #124]	; (80009d8 <controller_step+0x268>)
 800095a:	2204      	movs	r2, #4
 800095c:	725a      	strb	r2, [r3, #9]
        break;
 800095e:	e002      	b.n	8000966 <controller_step+0x1f6>
        break;
 8000960:	bf00      	nop
 8000962:	e002      	b.n	800096a <controller_step+0x1fa>

       default:
        /* case IN_Motor_faulted: */
        break;
 8000964:	bf00      	nop
      }
      break;
 8000966:	e000      	b.n	800096a <controller_step+0x1fa>
      break;
 8000968:	bf00      	nop

  /* Chart: '<S2>/Chart' incorporates:
   *  Delay: '<S3>/Delay2'
   *  Inport: '<Root>/DI_b_DriverButton'
   */
  if (controller_DW.temporalCounter_i1_a < 15U) {
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <controller_step+0x264>)
 800096c:	7d5b      	ldrb	r3, [r3, #21]
 800096e:	2b0e      	cmp	r3, #14
 8000970:	d805      	bhi.n	800097e <controller_step+0x20e>
    controller_DW.temporalCounter_i1_a++;
 8000972:	4b18      	ldr	r3, [pc, #96]	; (80009d4 <controller_step+0x264>)
 8000974:	7d5b      	ldrb	r3, [r3, #21]
 8000976:	3301      	adds	r3, #1
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <controller_step+0x264>)
 800097c:	755a      	strb	r2, [r3, #21]
  }

  if (controller_DW.is_active_c3_driver_interface_l == 0U) {
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <controller_step+0x264>)
 8000980:	7d1b      	ldrb	r3, [r3, #20]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d10f      	bne.n	80009a6 <controller_step+0x236>
    controller_DW.is_active_c3_driver_interface_l = 1U;
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <controller_step+0x264>)
 8000988:	2201      	movs	r2, #1
 800098a:	751a      	strb	r2, [r3, #20]
    controller_DW.is_c3_driver_interface_lib = controller_IN_INIT;
 800098c:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <controller_step+0x264>)
 800098e:	2203      	movs	r2, #3
 8000990:	745a      	strb	r2, [r3, #17]
    controller_DW.Delay2_DSTATE = DI_STS_INIT;
 8000992:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <controller_step+0x264>)
 8000994:	2201      	movs	r2, #1
 8000996:	709a      	strb	r2, [r3, #2]
    controller_B.b_ReadyToDrive = false;
 8000998:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <controller_step+0x268>)
 800099a:	2200      	movs	r2, #0
 800099c:	72da      	strb	r2, [r3, #11]

    /* Outport: '<Root>/DI_b_driverSpeaker' incorporates:
     *  Delay: '<S3>/Delay2'
     */
    controller_Y.DI_b_driverSpeaker = false;
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <controller_step+0x26c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	711a      	strb	r2, [r3, #4]
 80009a4:	e097      	b.n	8000ad6 <controller_step+0x366>
  } else {
    switch (controller_DW.is_c3_driver_interface_lib) {
 80009a6:	4b0b      	ldr	r3, [pc, #44]	; (80009d4 <controller_step+0x264>)
 80009a8:	7c5b      	ldrb	r3, [r3, #17]
 80009aa:	2b03      	cmp	r3, #3
 80009ac:	d07c      	beq.n	8000aa8 <controller_step+0x338>
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	f300 808a 	bgt.w	8000ac8 <controller_step+0x358>
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d002      	beq.n	80009be <controller_step+0x24e>
 80009b8:	2b02      	cmp	r3, #2
 80009ba:	d004      	beq.n	80009c6 <controller_step+0x256>
 80009bc:	e084      	b.n	8000ac8 <controller_step+0x358>
     case controller_IN_DI_error:
      controller_DW.Delay2_DSTATE = DI_ERROR;
 80009be:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <controller_step+0x264>)
 80009c0:	2207      	movs	r2, #7
 80009c2:	709a      	strb	r2, [r3, #2]
      break;
 80009c4:	e087      	b.n	8000ad6 <controller_step+0x366>

     case controller_IN_DI_running:
      switch (controller_DW.is_DI_running) {
 80009c6:	4b03      	ldr	r3, [pc, #12]	; (80009d4 <controller_step+0x264>)
 80009c8:	7c9b      	ldrb	r3, [r3, #18]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d008      	beq.n	80009e0 <controller_step+0x270>
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d020      	beq.n	8000a14 <controller_step+0x2a4>
 80009d2:	e04f      	b.n	8000a74 <controller_step+0x304>
 80009d4:	20000370 	.word	0x20000370
 80009d8:	20000364 	.word	0x20000364
 80009dc:	200003e0 	.word	0x200003e0
       case contr_IN_Driver_requested_start:
        controller_DW.Delay2_DSTATE = DRV_START_REQ;
 80009e0:	4bc1      	ldr	r3, [pc, #772]	; (8000ce8 <controller_step+0x578>)
 80009e2:	2205      	movs	r2, #5
 80009e4:	709a      	strb	r2, [r3, #2]
        if (controller_B.GOV_e_diCmd == READY_TO_DRIVE) {
 80009e6:	4bc1      	ldr	r3, [pc, #772]	; (8000cec <controller_step+0x57c>)
 80009e8:	7a9b      	ldrb	r3, [r3, #10]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d156      	bne.n	8000a9c <controller_step+0x32c>
          controller_DW.is_DI_running = controller_IN_Ready_to_drive;
 80009ee:	4bbe      	ldr	r3, [pc, #760]	; (8000ce8 <controller_step+0x578>)
 80009f0:	2202      	movs	r2, #2
 80009f2:	749a      	strb	r2, [r3, #18]
          controller_B.b_ReadyToDrive = true;
 80009f4:	4bbd      	ldr	r3, [pc, #756]	; (8000cec <controller_step+0x57c>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	72da      	strb	r2, [r3, #11]
          controller_DW.Delay2_DSTATE = DI_RUNNING;
 80009fa:	4bbb      	ldr	r3, [pc, #748]	; (8000ce8 <controller_step+0x578>)
 80009fc:	2206      	movs	r2, #6
 80009fe:	709a      	strb	r2, [r3, #2]
          controller_DW.is_Ready_to_drive = controller_IN_SpeakerOn_;
 8000a00:	4bb9      	ldr	r3, [pc, #740]	; (8000ce8 <controller_step+0x578>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	74da      	strb	r2, [r3, #19]
          controller_DW.temporalCounter_i1_a = 0U;
 8000a06:	4bb8      	ldr	r3, [pc, #736]	; (8000ce8 <controller_step+0x578>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	755a      	strb	r2, [r3, #21]

          /* Outport: '<Root>/DI_b_driverSpeaker' */
          controller_Y.DI_b_driverSpeaker = true;
 8000a0c:	4bb8      	ldr	r3, [pc, #736]	; (8000cf0 <controller_step+0x580>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	711a      	strb	r2, [r3, #4]
        }
        break;
 8000a12:	e043      	b.n	8000a9c <controller_step+0x32c>

       case controller_IN_Ready_to_drive:
        controller_B.b_ReadyToDrive = true;
 8000a14:	4bb5      	ldr	r3, [pc, #724]	; (8000cec <controller_step+0x57c>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	72da      	strb	r2, [r3, #11]
        controller_DW.Delay2_DSTATE = DI_RUNNING;
 8000a1a:	4bb3      	ldr	r3, [pc, #716]	; (8000ce8 <controller_step+0x578>)
 8000a1c:	2206      	movs	r2, #6
 8000a1e:	709a      	strb	r2, [r3, #2]
        if (controller_B.GOV_e_diCmd == SYSTEM_ERROR) {
 8000a20:	4bb2      	ldr	r3, [pc, #712]	; (8000cec <controller_step+0x57c>)
 8000a22:	7a9b      	ldrb	r3, [r3, #10]
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d10f      	bne.n	8000a48 <controller_step+0x2d8>
          controller_DW.is_Ready_to_drive = controller_IN_NO_ACTIVE_CHILD;
 8000a28:	4baf      	ldr	r3, [pc, #700]	; (8000ce8 <controller_step+0x578>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	74da      	strb	r2, [r3, #19]
          controller_DW.is_DI_running = controller_IN_NO_ACTIVE_CHILD;
 8000a2e:	4bae      	ldr	r3, [pc, #696]	; (8000ce8 <controller_step+0x578>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	749a      	strb	r2, [r3, #18]
          controller_DW.is_c3_driver_interface_lib =
 8000a34:	4bac      	ldr	r3, [pc, #688]	; (8000ce8 <controller_step+0x578>)
 8000a36:	2204      	movs	r2, #4
 8000a38:	745a      	strb	r2, [r3, #17]
            controller_IN_Vehicle_coasting;
          controller_B.b_ReadyToDrive = false;
 8000a3a:	4bac      	ldr	r3, [pc, #688]	; (8000cec <controller_step+0x57c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	72da      	strb	r2, [r3, #11]
          controller_DW.Delay2_DSTATE = DI_IDLE;
 8000a40:	4ba9      	ldr	r3, [pc, #676]	; (8000ce8 <controller_step+0x578>)
 8000a42:	2202      	movs	r2, #2
 8000a44:	709a      	strb	r2, [r3, #2]

            /* Outport: '<Root>/DI_b_driverSpeaker' */
            controller_Y.DI_b_driverSpeaker = false;
          }
        }
        break;
 8000a46:	e02b      	b.n	8000aa0 <controller_step+0x330>
        } else if (controller_DW.is_Ready_to_drive == controller_IN_SpeakerOff)
 8000a48:	4ba7      	ldr	r3, [pc, #668]	; (8000ce8 <controller_step+0x578>)
 8000a4a:	7cdb      	ldrb	r3, [r3, #19]
 8000a4c:	2b01      	cmp	r3, #1
 8000a4e:	d103      	bne.n	8000a58 <controller_step+0x2e8>
          controller_Y.DI_b_driverSpeaker = false;
 8000a50:	4ba7      	ldr	r3, [pc, #668]	; (8000cf0 <controller_step+0x580>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	711a      	strb	r2, [r3, #4]
        break;
 8000a56:	e023      	b.n	8000aa0 <controller_step+0x330>
          controller_Y.DI_b_driverSpeaker = true;
 8000a58:	4ba5      	ldr	r3, [pc, #660]	; (8000cf0 <controller_step+0x580>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	711a      	strb	r2, [r3, #4]
          if (controller_DW.temporalCounter_i1_a >= 10U) {
 8000a5e:	4ba2      	ldr	r3, [pc, #648]	; (8000ce8 <controller_step+0x578>)
 8000a60:	7d5b      	ldrb	r3, [r3, #21]
 8000a62:	2b09      	cmp	r3, #9
 8000a64:	d91c      	bls.n	8000aa0 <controller_step+0x330>
            controller_DW.is_Ready_to_drive = controller_IN_SpeakerOff;
 8000a66:	4ba0      	ldr	r3, [pc, #640]	; (8000ce8 <controller_step+0x578>)
 8000a68:	2201      	movs	r2, #1
 8000a6a:	74da      	strb	r2, [r3, #19]
            controller_Y.DI_b_driverSpeaker = false;
 8000a6c:	4ba0      	ldr	r3, [pc, #640]	; (8000cf0 <controller_step+0x580>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	711a      	strb	r2, [r3, #4]
        break;
 8000a72:	e015      	b.n	8000aa0 <controller_step+0x330>

       default:
        /* case IN_Waiting_for_driver: */
        controller_DW.Delay2_DSTATE = WAITING_FOR_DRVR;
 8000a74:	4b9c      	ldr	r3, [pc, #624]	; (8000ce8 <controller_step+0x578>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	709a      	strb	r2, [r3, #2]
        if (controller_U.DI_b_DriverButton == 1.0) {
 8000a7a:	4b9e      	ldr	r3, [pc, #632]	; (8000cf4 <controller_step+0x584>)
 8000a7c:	ed93 7b04 	vldr	d7, [r3, #16]
 8000a80:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000a84:	eeb4 7b46 	vcmp.f64	d7, d6
 8000a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a8c:	d10a      	bne.n	8000aa4 <controller_step+0x334>
          controller_DW.is_DI_running = contr_IN_Driver_requested_start;
 8000a8e:	4b96      	ldr	r3, [pc, #600]	; (8000ce8 <controller_step+0x578>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	749a      	strb	r2, [r3, #18]
          controller_DW.Delay2_DSTATE = DRV_START_REQ;
 8000a94:	4b94      	ldr	r3, [pc, #592]	; (8000ce8 <controller_step+0x578>)
 8000a96:	2205      	movs	r2, #5
 8000a98:	709a      	strb	r2, [r3, #2]
        }
        break;
 8000a9a:	e003      	b.n	8000aa4 <controller_step+0x334>
        break;
 8000a9c:	bf00      	nop
 8000a9e:	e01a      	b.n	8000ad6 <controller_step+0x366>
        break;
 8000aa0:	bf00      	nop
 8000aa2:	e018      	b.n	8000ad6 <controller_step+0x366>
        break;
 8000aa4:	bf00      	nop
      }
      break;
 8000aa6:	e016      	b.n	8000ad6 <controller_step+0x366>

     case controller_IN_INIT:
      controller_B.b_ReadyToDrive = false;
 8000aa8:	4b90      	ldr	r3, [pc, #576]	; (8000cec <controller_step+0x57c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	72da      	strb	r2, [r3, #11]

      /* Outport: '<Root>/DI_b_driverSpeaker' */
      controller_Y.DI_b_driverSpeaker = false;
 8000aae:	4b90      	ldr	r3, [pc, #576]	; (8000cf0 <controller_step+0x580>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	711a      	strb	r2, [r3, #4]
      controller_DW.is_c3_driver_interface_lib = controller_IN_DI_running;
 8000ab4:	4b8c      	ldr	r3, [pc, #560]	; (8000ce8 <controller_step+0x578>)
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	745a      	strb	r2, [r3, #17]
      controller_DW.is_DI_running = controlle_IN_Waiting_for_driver;
 8000aba:	4b8b      	ldr	r3, [pc, #556]	; (8000ce8 <controller_step+0x578>)
 8000abc:	2203      	movs	r2, #3
 8000abe:	749a      	strb	r2, [r3, #18]
      controller_DW.Delay2_DSTATE = WAITING_FOR_DRVR;
 8000ac0:	4b89      	ldr	r3, [pc, #548]	; (8000ce8 <controller_step+0x578>)
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	709a      	strb	r2, [r3, #2]
      break;
 8000ac6:	e006      	b.n	8000ad6 <controller_step+0x366>

     default:
      /* case IN_Vehicle_coasting: */
      controller_B.b_ReadyToDrive = false;
 8000ac8:	4b88      	ldr	r3, [pc, #544]	; (8000cec <controller_step+0x57c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	72da      	strb	r2, [r3, #11]
      controller_DW.Delay2_DSTATE = DI_IDLE;
 8000ace:	4b86      	ldr	r3, [pc, #536]	; (8000ce8 <controller_step+0x578>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	709a      	strb	r2, [r3, #2]
      break;
 8000ad4:	bf00      	nop
   *  Product: '<S20>/Divide'
   *  RelationalOperator: '<S19>/Lower Test'
   *  RelationalOperator: '<S19>/Upper Test'
   *  Sum: '<S20>/Subtract'
   */
  if ((controller_U.DI_V_BrakePedalPos >= 0.0F) &&
 8000ad6:	4b87      	ldr	r3, [pc, #540]	; (8000cf4 <controller_step+0x584>)
 8000ad8:	edd3 7a02 	vldr	s15, [r3, #8]
 8000adc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ae4:	db0d      	blt.n	8000b02 <controller_step+0x392>
      (controller_U.DI_V_BrakePedalPos <= 1024.0F)) {
 8000ae6:	4b83      	ldr	r3, [pc, #524]	; (8000cf4 <controller_step+0x584>)
 8000ae8:	edd3 7a02 	vldr	s15, [r3, #8]
  if ((controller_U.DI_V_BrakePedalPos >= 0.0F) &&
 8000aec:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8000cf8 <controller_step+0x588>
 8000af0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af8:	d803      	bhi.n	8000b02 <controller_step+0x392>
    rtb_Switch2 = 0.0F;
 8000afa:	f04f 0300 	mov.w	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	e010      	b.n	8000b24 <controller_step+0x3b4>
  } else {
    rtb_Switch2 = (controller_U.DI_V_BrakePedalPos - 1024.0F) / 1024.0F * 100.0F;
 8000b02:	4b7c      	ldr	r3, [pc, #496]	; (8000cf4 <controller_step+0x584>)
 8000b04:	edd3 7a02 	vldr	s15, [r3, #8]
 8000b08:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8000cf8 <controller_step+0x588>
 8000b0c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000b10:	eddf 6a79 	vldr	s13, [pc, #484]	; 8000cf8 <controller_step+0x588>
 8000b14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b18:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8000cfc <controller_step+0x58c>
 8000b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b20:	edc7 7a03 	vstr	s15, [r7, #12]
   *  Gain: '<S5>/convertToAmps3'
   *  Inport: '<Root>/AMK_ActualVelocity'
   *  Inport: '<Root>/AMK_MagnetizingCurrent'
   */
  rtb_TorqueLimit = fmaxf(0.0999984741F * (real32_T)
    controller_U.AMK_MagnetizingCurrent, 0.0F);
 8000b24:	4b73      	ldr	r3, [pc, #460]	; (8000cf4 <controller_step+0x584>)
 8000b26:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
  rtb_TorqueLimit = fmaxf(0.0999984741F * (real32_T)
 8000b2a:	ee07 3a90 	vmov	s15, r3
 8000b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b32:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8000d00 <controller_step+0x590>
 8000b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3a:	eddf 0a72 	vldr	s1, [pc, #456]	; 8000d04 <controller_step+0x594>
 8000b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b42:	f008 fac9 	bl	80090d8 <fmaxf>
 8000b46:	ed87 0a01 	vstr	s0, [r7, #4]
  a = fminf(controller_ConstB.Gain1, 52.0F);
 8000b4a:	4b6f      	ldr	r3, [pc, #444]	; (8000d08 <controller_step+0x598>)
 8000b4c:	edd3 7a00 	vldr	s15, [r3]
 8000b50:	eddf 0a6e 	vldr	s1, [pc, #440]	; 8000d0c <controller_step+0x59c>
 8000b54:	eeb0 0a67 	vmov.f32	s0, s15
 8000b58:	f008 fad9 	bl	800910e <fminf>
 8000b5c:	ed87 0a00 	vstr	s0, [r7]
  rtb_TorqueLimit = fminf(fmaxf(fmaxf(sqrtf(a * a - rtb_TorqueLimit *
 8000b60:	edd7 7a00 	vldr	s15, [r7]
 8000b64:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000b68:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b6c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000b70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b74:	eeb0 0a67 	vmov.f32	s0, s15
 8000b78:	f008 fb00 	bl	800917c <sqrtf>
 8000b7c:	eef0 7a40 	vmov.f32	s15, s0
 8000b80:	eddf 0a60 	vldr	s1, [pc, #384]	; 8000d04 <controller_step+0x594>
 8000b84:	eeb0 0a67 	vmov.f32	s0, s15
 8000b88:	f008 faa6 	bl	80090d8 <fmaxf>
 8000b8c:	eef0 7a40 	vmov.f32	s15, s0
    rtb_TorqueLimit), 0.0F) * 600.0F / ((real32_T)
 8000b90:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8000d10 <controller_step+0x5a0>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
    controller_U.AMK_ActualVelocity * 3.14159274F / 30.0F), 0.0F), 27.0F);
 8000b98:	4b56      	ldr	r3, [pc, #344]	; (8000cf4 <controller_step+0x584>)
 8000b9a:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
    rtb_TorqueLimit), 0.0F) * 600.0F / ((real32_T)
 8000b9e:	ee07 3a90 	vmov	s15, r3
 8000ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    controller_U.AMK_ActualVelocity * 3.14159274F / 30.0F), 0.0F), 27.0F);
 8000ba6:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8000d14 <controller_step+0x5a4>
 8000baa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000bae:	eeb3 6a0e 	vmov.f32	s12, #62	; 0x41f00000  30.0
 8000bb2:	eec6 7a86 	vdiv.f32	s15, s13, s12
  rtb_TorqueLimit = fminf(fmaxf(fmaxf(sqrtf(a * a - rtb_TorqueLimit *
 8000bb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000bba:	eddf 0a52 	vldr	s1, [pc, #328]	; 8000d04 <controller_step+0x594>
 8000bbe:	eeb0 0a66 	vmov.f32	s0, s13
 8000bc2:	f008 fa89 	bl	80090d8 <fmaxf>
 8000bc6:	eef0 7a40 	vmov.f32	s15, s0
 8000bca:	eef3 0a0b 	vmov.f32	s1, #59	; 0x41d80000  27.0
 8000bce:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd2:	f008 fa9c 	bl	800910e <fminf>
 8000bd6:	ed87 0a01 	vstr	s0, [r7, #4]
   *  MinMax: '<S5>/Min'
   *  Product: '<S5>/Divide'
   *  RelationalOperator: '<S17>/Lower Test'
   *  RelationalOperator: '<S17>/Upper Test'
   */
  if (rtb_Switch2 > 0.0F) {
 8000bda:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be6:	dd03      	ble.n	8000bf0 <controller_step+0x480>
    rtb_Switch2 = 0.0F;
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e04b      	b.n	8000c88 <controller_step+0x518>
  } else {
    if (!controller_B.b_ReadyToDrive) {
 8000bf0:	4b3e      	ldr	r3, [pc, #248]	; (8000cec <controller_step+0x57c>)
 8000bf2:	7adb      	ldrb	r3, [r3, #11]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d103      	bne.n	8000c00 <controller_step+0x490>
       */
      /* If: '<S2>/If' incorporates:
       *  Constant: '<S2>/Constant'
       *  SignalConversion generated from: '<S8>/In1'
       */
      rtb_Switch2 = 0.0F;
 8000bf8:	f04f 0300 	mov.w	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	e034      	b.n	8000c6a <controller_step+0x4fa>

      /* End of Outputs for SubSystem: '<S2>/If Action Subsystem' */
    } else if ((controller_U.DI_V_AccelPedalPos2 >= 0.0F) &&
 8000c00:	4b3c      	ldr	r3, [pc, #240]	; (8000cf4 <controller_step+0x584>)
 8000c02:	edd3 7a07 	vldr	s15, [r3, #28]
 8000c06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0e:	db1b      	blt.n	8000c48 <controller_step+0x4d8>
               (controller_U.DI_V_AccelPedalPos2 <= 1024.0F)) {
 8000c10:	4b38      	ldr	r3, [pc, #224]	; (8000cf4 <controller_step+0x584>)
 8000c12:	edd3 7a07 	vldr	s15, [r3, #28]
    } else if ((controller_U.DI_V_AccelPedalPos2 >= 0.0F) &&
 8000c16:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8000cf8 <controller_step+0x588>
 8000c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c22:	d811      	bhi.n	8000c48 <controller_step+0x4d8>
       *  Gain: '<S12>/Gain'
       *  Inport: '<Root>/DI_V_AccelPedalPos2'
       *  Product: '<S18>/Divide'
       *  Sum: '<S18>/Subtract'
       */
      rtb_Switch2 = (controller_U.DI_V_AccelPedalPos2 - 1024.0F) / 1024.0F *
 8000c24:	4b33      	ldr	r3, [pc, #204]	; (8000cf4 <controller_step+0x584>)
 8000c26:	edd3 7a07 	vldr	s15, [r3, #28]
 8000c2a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8000cf8 <controller_step+0x588>
 8000c2e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000c32:	eddf 6a31 	vldr	s13, [pc, #196]	; 8000cf8 <controller_step+0x588>
 8000c36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c3a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000cfc <controller_step+0x58c>
 8000c3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c42:	edc7 7a03 	vstr	s15, [r7, #12]
 8000c46:	e010      	b.n	8000c6a <controller_step+0x4fa>
       *  Gain: '<S11>/Gain'
       *  Inport: '<Root>/DI_V_AccelPedalPos1'
       *  Product: '<S16>/Divide'
       *  Sum: '<S16>/Subtract'
       */
      rtb_Switch2 = (controller_U.DI_V_AccelPedalPos1 - 1024.0F) / 1024.0F *
 8000c48:	4b2a      	ldr	r3, [pc, #168]	; (8000cf4 <controller_step+0x584>)
 8000c4a:	edd3 7a06 	vldr	s15, [r3, #24]
 8000c4e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8000cf8 <controller_step+0x588>
 8000c52:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000c56:	eddf 6a28 	vldr	s13, [pc, #160]	; 8000cf8 <controller_step+0x588>
 8000c5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c5e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8000cfc <controller_step+0x58c>
 8000c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c66:	edc7 7a03 	vstr	s15, [r7, #12]
        100.0F;
    }

    rtb_Switch2 = look1_iflf_binlxpw(rtb_Switch2, controller_ConstP.pooled3,
 8000c6a:	2214      	movs	r2, #20
 8000c6c:	492a      	ldr	r1, [pc, #168]	; (8000d18 <controller_step+0x5a8>)
 8000c6e:	482a      	ldr	r0, [pc, #168]	; (8000d18 <controller_step+0x5a8>)
 8000c70:	ed97 0a03 	vldr	s0, [r7, #12]
 8000c74:	f7ff fcbe 	bl	80005f4 <look1_iflf_binlxpw>
 8000c78:	eeb0 7a40 	vmov.f32	s14, s0
      controller_ConstP.pooled3, 20U) * fminf(rtb_TorqueLimit, rtb_TorqueLimit);
 8000c7c:	edd7 7a01 	vldr	s15, [r7, #4]
    rtb_Switch2 = look1_iflf_binlxpw(rtb_Switch2, controller_ConstP.pooled3,
 8000c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c84:	edc7 7a03 	vstr	s15, [r7, #12]
   *  Inport: '<Root>/AMK_bInverterOn'
   *  Inport: '<Root>/AMK_bQuitDcOn'
   *  Inport: '<Root>/AMK_bQuitInverterOn'
   *  Inport: '<Root>/AMK_bSystemReady'
   */
  if (controller_DW.temporalCounter_i1 < 7U) {
 8000c88:	4b17      	ldr	r3, [pc, #92]	; (8000ce8 <controller_step+0x578>)
 8000c8a:	7adb      	ldrb	r3, [r3, #11]
 8000c8c:	2b06      	cmp	r3, #6
 8000c8e:	d805      	bhi.n	8000c9c <controller_step+0x52c>
    controller_DW.temporalCounter_i1++;
 8000c90:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <controller_step+0x578>)
 8000c92:	7adb      	ldrb	r3, [r3, #11]
 8000c94:	3301      	adds	r3, #1
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <controller_step+0x578>)
 8000c9a:	72da      	strb	r2, [r3, #11]
  }

  if (controller_DW.is_active_c3_motor_interface_li == 0U) {
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <controller_step+0x578>)
 8000c9e:	7a9b      	ldrb	r3, [r3, #10]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d13b      	bne.n	8000d1c <controller_step+0x5ac>
    controller_DW.is_active_c3_motor_interface_li = 1U;
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <controller_step+0x578>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	729a      	strb	r2, [r3, #10]
    controller_DW.is_c3_motor_interface_lib = contr_IN_motorOff_waitingForGov;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <controller_step+0x578>)
 8000cac:	2206      	movs	r2, #6
 8000cae:	719a      	strb	r2, [r3, #6]
    controller_B.MI_motorStatus = OFF;
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <controller_step+0x57c>)
 8000cb2:	2206      	movs	r2, #6
 8000cb4:	721a      	strb	r2, [r3, #8]

    /* Outport: '<Root>/AMK_bInverterOn_tx' */
    controller_Y.AMK_bInverterOn_tx = 0U;
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <controller_step+0x580>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	715a      	strb	r2, [r3, #5]

    /* Outport: '<Root>/AMK_bDcOn_tx' */
    controller_Y.AMK_bDcOn_tx = 0U;
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <controller_step+0x580>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	719a      	strb	r2, [r3, #6]

    /* Outport: '<Root>/AMK_bEnable' */
    controller_Y.AMK_bEnable = 0U;
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <controller_step+0x580>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	71da      	strb	r2, [r3, #7]

    /* Outport: '<Root>/AMK_bErrorReset' */
    controller_Y.AMK_bErrorReset = 0U;
 8000cc8:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <controller_step+0x580>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	721a      	strb	r2, [r3, #8]

    /* Outport: '<Root>/AMK_TargetVelocity' */
    controller_Y.AMK_TargetVelocity = 0.0F;
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <controller_step+0x580>)
 8000cd0:	f04f 0200 	mov.w	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
    controller_B.AMK_TorqueLimitPositiv = 0.0F;
 8000cd6:	4b05      	ldr	r3, [pc, #20]	; (8000cec <controller_step+0x57c>)
 8000cd8:	f04f 0200 	mov.w	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
    controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000cde:	4b03      	ldr	r3, [pc, #12]	; (8000cec <controller_step+0x57c>)
 8000ce0:	f04f 0200 	mov.w	r2, #0
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	e236      	b.n	8001156 <controller_step+0x9e6>
 8000ce8:	20000370 	.word	0x20000370
 8000cec:	20000364 	.word	0x20000364
 8000cf0:	200003e0 	.word	0x200003e0
 8000cf4:	20000390 	.word	0x20000390
 8000cf8:	44800000 	.word	0x44800000
 8000cfc:	42c80000 	.word	0x42c80000
 8000d00:	3dcccc00 	.word	0x3dcccc00
 8000d04:	00000000 	.word	0x00000000
 8000d08:	0800921c 	.word	0x0800921c
 8000d0c:	42500000 	.word	0x42500000
 8000d10:	44160000 	.word	0x44160000
 8000d14:	40490fdb 	.word	0x40490fdb
 8000d18:	08009220 	.word	0x08009220
  } else {
    switch (controller_DW.is_c3_motor_interface_lib) {
 8000d1c:	4ba9      	ldr	r3, [pc, #676]	; (8000fc4 <controller_step+0x854>)
 8000d1e:	799b      	ldrb	r3, [r3, #6]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	f200 81fa 	bhi.w	800111c <controller_step+0x9ac>
 8000d28:	a201      	add	r2, pc, #4	; (adr r2, 8000d30 <controller_step+0x5c0>)
 8000d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2e:	bf00      	nop
 8000d30:	08000d45 	.word	0x08000d45
 8000d34:	08000d7b 	.word	0x08000d7b
 8000d38:	08000e51 	.word	0x08000e51
 8000d3c:	08000ebf 	.word	0x08000ebf
 8000d40:	08000fdd 	.word	0x08000fdd
     case controller_IN_AMK_errorDetected:
      if (controller_B.GOV_e_miCmd == ERR_RESET) {
 8000d44:	4ba0      	ldr	r3, [pc, #640]	; (8000fc8 <controller_step+0x858>)
 8000d46:	7a5b      	ldrb	r3, [r3, #9]
 8000d48:	2b04      	cmp	r3, #4
 8000d4a:	f040 8201 	bne.w	8001150 <controller_step+0x9e0>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_errorReset;
 8000d4e:	4b9d      	ldr	r3, [pc, #628]	; (8000fc4 <controller_step+0x854>)
 8000d50:	2202      	movs	r2, #2
 8000d52:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_errorReset = contr_IN_enforceSetpointsZero_p;
 8000d54:	4b9b      	ldr	r3, [pc, #620]	; (8000fc4 <controller_step+0x854>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	721a      	strb	r2, [r3, #8]

        /* Outport: '<Root>/AMK_TargetVelocity' */
        controller_Y.AMK_TargetVelocity = 0.0F;
 8000d5a:	4b9c      	ldr	r3, [pc, #624]	; (8000fcc <controller_step+0x85c>)
 8000d5c:	f04f 0200 	mov.w	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
        controller_B.AMK_TorqueLimitPositiv = 0.0F;
 8000d62:	4b99      	ldr	r3, [pc, #612]	; (8000fc8 <controller_step+0x858>)
 8000d64:	f04f 0200 	mov.w	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
        controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000d6a:	4b97      	ldr	r3, [pc, #604]	; (8000fc8 <controller_step+0x858>)
 8000d6c:	f04f 0200 	mov.w	r2, #0
 8000d70:	605a      	str	r2, [r3, #4]

        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000d72:	4b96      	ldr	r3, [pc, #600]	; (8000fcc <controller_step+0x85c>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	715a      	strb	r2, [r3, #5]
      }
      break;
 8000d78:	e1ea      	b.n	8001150 <controller_step+0x9e0>

     case controller_IN_AMK_errorReset:
      switch (controller_DW.is_AMK_errorReset) {
 8000d7a:	4b92      	ldr	r3, [pc, #584]	; (8000fc4 <controller_step+0x854>)
 8000d7c:	7a1b      	ldrb	r3, [r3, #8]
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	d026      	beq.n	8000dd0 <controller_step+0x660>
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	dc35      	bgt.n	8000df2 <controller_step+0x682>
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d002      	beq.n	8000d90 <controller_step+0x620>
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d012      	beq.n	8000db4 <controller_step+0x644>
 8000d8e:	e030      	b.n	8000df2 <controller_step+0x682>
       case contr_IN_enforceSetpointsZero_p:
        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000d90:	4b8e      	ldr	r3, [pc, #568]	; (8000fcc <controller_step+0x85c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	715a      	strb	r2, [r3, #5]
        if (!controller_U.AMK_bInverterOn) {
 8000d96:	4b8e      	ldr	r3, [pc, #568]	; (8000fd0 <controller_step+0x860>)
 8000d98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14f      	bne.n	8000e40 <controller_step+0x6d0>
          controller_DW.is_AMK_errorReset = controller_IN_toggleEnable;
 8000da0:	4b88      	ldr	r3, [pc, #544]	; (8000fc4 <controller_step+0x854>)
 8000da2:	2203      	movs	r2, #3
 8000da4:	721a      	strb	r2, [r3, #8]
          controller_DW.temporalCounter_i1 = 0U;
 8000da6:	4b87      	ldr	r3, [pc, #540]	; (8000fc4 <controller_step+0x854>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000dac:	4b87      	ldr	r3, [pc, #540]	; (8000fcc <controller_step+0x85c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	71da      	strb	r2, [r3, #7]
        }
        break;
 8000db2:	e045      	b.n	8000e40 <controller_step+0x6d0>

       case controller_IN_sendReset:
        /* Outport: '<Root>/AMK_bErrorReset' */
        controller_Y.AMK_bErrorReset = 1U;
 8000db4:	4b85      	ldr	r3, [pc, #532]	; (8000fcc <controller_step+0x85c>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	721a      	strb	r2, [r3, #8]
        if (controller_DW.temporalCounter_i1 >= 3U) {
 8000dba:	4b82      	ldr	r3, [pc, #520]	; (8000fc4 <controller_step+0x854>)
 8000dbc:	7adb      	ldrb	r3, [r3, #11]
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d940      	bls.n	8000e44 <controller_step+0x6d4>
          controller_DW.is_AMK_errorReset = controller_IN_toggleReset;
 8000dc2:	4b80      	ldr	r3, [pc, #512]	; (8000fc4 <controller_step+0x854>)
 8000dc4:	2204      	movs	r2, #4
 8000dc6:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 0U;
 8000dc8:	4b80      	ldr	r3, [pc, #512]	; (8000fcc <controller_step+0x85c>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	721a      	strb	r2, [r3, #8]
        }
        break;
 8000dce:	e039      	b.n	8000e44 <controller_step+0x6d4>

       case controller_IN_toggleEnable:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 0U;
 8000dd0:	4b7e      	ldr	r3, [pc, #504]	; (8000fcc <controller_step+0x85c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	71da      	strb	r2, [r3, #7]
        if (controller_DW.temporalCounter_i1 >= 3U) {
 8000dd6:	4b7b      	ldr	r3, [pc, #492]	; (8000fc4 <controller_step+0x854>)
 8000dd8:	7adb      	ldrb	r3, [r3, #11]
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d934      	bls.n	8000e48 <controller_step+0x6d8>
          controller_DW.is_AMK_errorReset = controller_IN_sendReset;
 8000dde:	4b79      	ldr	r3, [pc, #484]	; (8000fc4 <controller_step+0x854>)
 8000de0:	2202      	movs	r2, #2
 8000de2:	721a      	strb	r2, [r3, #8]
          controller_DW.temporalCounter_i1 = 0U;
 8000de4:	4b77      	ldr	r3, [pc, #476]	; (8000fc4 <controller_step+0x854>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 1U;
 8000dea:	4b78      	ldr	r3, [pc, #480]	; (8000fcc <controller_step+0x85c>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	721a      	strb	r2, [r3, #8]
        }
        break;
 8000df0:	e02a      	b.n	8000e48 <controller_step+0x6d8>

       default:
        /* Outport: '<Root>/AMK_bErrorReset' */
        /* case IN_toggleReset: */
        controller_Y.AMK_bErrorReset = 0U;
 8000df2:	4b76      	ldr	r3, [pc, #472]	; (8000fcc <controller_step+0x85c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	721a      	strb	r2, [r3, #8]
        if (controller_U.AMK_bSystemReady) {
 8000df8:	4b75      	ldr	r3, [pc, #468]	; (8000fd0 <controller_step+0x860>)
 8000dfa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d024      	beq.n	8000e4c <controller_step+0x6dc>
          controller_DW.is_AMK_errorReset = controller_IN_NO_ACTIVE_CHILD;
 8000e02:	4b70      	ldr	r3, [pc, #448]	; (8000fc4 <controller_step+0x854>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	721a      	strb	r2, [r3, #8]
          controller_DW.is_c3_motor_interface_lib =
 8000e08:	4b6e      	ldr	r3, [pc, #440]	; (8000fc4 <controller_step+0x854>)
 8000e0a:	2206      	movs	r2, #6
 8000e0c:	719a      	strb	r2, [r3, #6]
            contr_IN_motorOff_waitingForGov;
          controller_B.MI_motorStatus = OFF;
 8000e0e:	4b6e      	ldr	r3, [pc, #440]	; (8000fc8 <controller_step+0x858>)
 8000e10:	2206      	movs	r2, #6
 8000e12:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 0U;
 8000e14:	4b6d      	ldr	r3, [pc, #436]	; (8000fcc <controller_step+0x85c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	715a      	strb	r2, [r3, #5]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 0U;
 8000e1a:	4b6c      	ldr	r3, [pc, #432]	; (8000fcc <controller_step+0x85c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	719a      	strb	r2, [r3, #6]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000e20:	4b6a      	ldr	r3, [pc, #424]	; (8000fcc <controller_step+0x85c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0.0F;
 8000e26:	4b69      	ldr	r3, [pc, #420]	; (8000fcc <controller_step+0x85c>)
 8000e28:	f04f 0200 	mov.w	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
          controller_B.AMK_TorqueLimitPositiv = 0.0F;
 8000e2e:	4b66      	ldr	r3, [pc, #408]	; (8000fc8 <controller_step+0x858>)
 8000e30:	f04f 0200 	mov.w	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
          controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000e36:	4b64      	ldr	r3, [pc, #400]	; (8000fc8 <controller_step+0x858>)
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	605a      	str	r2, [r3, #4]
        }
        break;
 8000e3e:	e005      	b.n	8000e4c <controller_step+0x6dc>
        break;
 8000e40:	bf00      	nop
 8000e42:	e188      	b.n	8001156 <controller_step+0x9e6>
        break;
 8000e44:	bf00      	nop
 8000e46:	e186      	b.n	8001156 <controller_step+0x9e6>
        break;
 8000e48:	bf00      	nop
 8000e4a:	e184      	b.n	8001156 <controller_step+0x9e6>
        break;
 8000e4c:	bf00      	nop
      }
      break;
 8000e4e:	e182      	b.n	8001156 <controller_step+0x9e6>

     case controller_IN_AMK_running:
      if (controller_U.AMK_bError) {
 8000e50:	4b5f      	ldr	r3, [pc, #380]	; (8000fd0 <controller_step+0x860>)
 8000e52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <controller_step+0x6f8>
        controller_DW.is_c3_motor_interface_lib =
 8000e5a:	4b5a      	ldr	r3, [pc, #360]	; (8000fc4 <controller_step+0x854>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	719a      	strb	r2, [r3, #6]
          controller_IN_AMK_errorDetected;
        controller_B.MI_motorStatus = MI_STS_ERROR;
 8000e60:	4b59      	ldr	r3, [pc, #356]	; (8000fc8 <controller_step+0x858>)
 8000e62:	2205      	movs	r2, #5
 8000e64:	721a      	strb	r2, [r3, #8]
         */
        controller_Y.AMK_TargetVelocity = 20000.0F;
        controller_B.AMK_TorqueLimitPositiv = rtb_Switch2;
        controller_B.AMK_TorqueLimitNegativ = 0.0F;
      }
      break;
 8000e66:	e176      	b.n	8001156 <controller_step+0x9e6>
      } else if (controller_B.GOV_e_miCmd == CMD_SHUTDOWN) {
 8000e68:	4b57      	ldr	r3, [pc, #348]	; (8000fc8 <controller_step+0x858>)
 8000e6a:	7a5b      	ldrb	r3, [r3, #9]
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d118      	bne.n	8000ea2 <controller_step+0x732>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_shutdown;
 8000e70:	4b54      	ldr	r3, [pc, #336]	; (8000fc4 <controller_step+0x854>)
 8000e72:	2204      	movs	r2, #4
 8000e74:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_shutdown = control_IN_enforceSetpointsZero;
 8000e76:	4b53      	ldr	r3, [pc, #332]	; (8000fc4 <controller_step+0x854>)
 8000e78:	2202      	movs	r2, #2
 8000e7a:	725a      	strb	r2, [r3, #9]
        controller_B.MI_motorStatus = SHUTDOWN;
 8000e7c:	4b52      	ldr	r3, [pc, #328]	; (8000fc8 <controller_step+0x858>)
 8000e7e:	2204      	movs	r2, #4
 8000e80:	721a      	strb	r2, [r3, #8]
        controller_Y.AMK_TargetVelocity = 0.0F;
 8000e82:	4b52      	ldr	r3, [pc, #328]	; (8000fcc <controller_step+0x85c>)
 8000e84:	f04f 0200 	mov.w	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
        controller_B.AMK_TorqueLimitPositiv = 0.0F;
 8000e8a:	4b4f      	ldr	r3, [pc, #316]	; (8000fc8 <controller_step+0x858>)
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
        controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000e92:	4b4d      	ldr	r3, [pc, #308]	; (8000fc8 <controller_step+0x858>)
 8000e94:	f04f 0200 	mov.w	r2, #0
 8000e98:	605a      	str	r2, [r3, #4]
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000e9a:	4b4c      	ldr	r3, [pc, #304]	; (8000fcc <controller_step+0x85c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	715a      	strb	r2, [r3, #5]
      break;
 8000ea0:	e159      	b.n	8001156 <controller_step+0x9e6>
        controller_B.MI_motorStatus = RUNNING;
 8000ea2:	4b49      	ldr	r3, [pc, #292]	; (8000fc8 <controller_step+0x858>)
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	721a      	strb	r2, [r3, #8]
        controller_Y.AMK_TargetVelocity = 20000.0F;
 8000ea8:	4b48      	ldr	r3, [pc, #288]	; (8000fcc <controller_step+0x85c>)
 8000eaa:	4a4a      	ldr	r2, [pc, #296]	; (8000fd4 <controller_step+0x864>)
 8000eac:	60da      	str	r2, [r3, #12]
        controller_B.AMK_TorqueLimitPositiv = rtb_Switch2;
 8000eae:	4a46      	ldr	r2, [pc, #280]	; (8000fc8 <controller_step+0x858>)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	6013      	str	r3, [r2, #0]
        controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000eb4:	4b44      	ldr	r3, [pc, #272]	; (8000fc8 <controller_step+0x858>)
 8000eb6:	f04f 0200 	mov.w	r2, #0
 8000eba:	605a      	str	r2, [r3, #4]
      break;
 8000ebc:	e14b      	b.n	8001156 <controller_step+0x9e6>

     case controller_IN_AMK_shutdown:
      switch (controller_DW.is_AMK_shutdown) {
 8000ebe:	4b41      	ldr	r3, [pc, #260]	; (8000fc4 <controller_step+0x854>)
 8000ec0:	7a5b      	ldrb	r3, [r3, #9]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d002      	beq.n	8000ecc <controller_step+0x75c>
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d01e      	beq.n	8000f08 <controller_step+0x798>
 8000eca:	e03b      	b.n	8000f44 <controller_step+0x7d4>
       case controller_IN_commandOff:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 0U;
 8000ecc:	4b3f      	ldr	r3, [pc, #252]	; (8000fcc <controller_step+0x85c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	71da      	strb	r2, [r3, #7]
        if (!controller_U.AMK_bQuitDcOn) {
 8000ed2:	4b3f      	ldr	r3, [pc, #252]	; (8000fd0 <controller_step+0x860>)
 8000ed4:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d106      	bne.n	8000eea <controller_step+0x77a>
          controller_DW.is_AMK_shutdown = controller_IN_toggleDCon;
 8000edc:	4b39      	ldr	r3, [pc, #228]	; (8000fc4 <controller_step+0x854>)
 8000ede:	2203      	movs	r2, #3
 8000ee0:	725a      	strb	r2, [r3, #9]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 0U;
 8000ee2:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <controller_step+0x85c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000ee8:	e067      	b.n	8000fba <controller_step+0x84a>
        } else if (controller_U.AMK_bError) {
 8000eea:	4b39      	ldr	r3, [pc, #228]	; (8000fd0 <controller_step+0x860>)
 8000eec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d062      	beq.n	8000fba <controller_step+0x84a>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000ef4:	4b33      	ldr	r3, [pc, #204]	; (8000fc4 <controller_step+0x854>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000efa:	4b32      	ldr	r3, [pc, #200]	; (8000fc4 <controller_step+0x854>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000f00:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <controller_step+0x858>)
 8000f02:	2205      	movs	r2, #5
 8000f04:	721a      	strb	r2, [r3, #8]
        break;
 8000f06:	e058      	b.n	8000fba <controller_step+0x84a>

       case control_IN_enforceSetpointsZero:
        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 0U;
 8000f08:	4b30      	ldr	r3, [pc, #192]	; (8000fcc <controller_step+0x85c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	715a      	strb	r2, [r3, #5]
        if (!controller_U.AMK_bInverterOn) {
 8000f0e:	4b30      	ldr	r3, [pc, #192]	; (8000fd0 <controller_step+0x860>)
 8000f10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d106      	bne.n	8000f26 <controller_step+0x7b6>
          controller_DW.is_AMK_shutdown = controller_IN_commandOff;
 8000f18:	4b2a      	ldr	r3, [pc, #168]	; (8000fc4 <controller_step+0x854>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	725a      	strb	r2, [r3, #9]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <controller_step+0x85c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	71da      	strb	r2, [r3, #7]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000f24:	e04b      	b.n	8000fbe <controller_step+0x84e>
        } else if (controller_U.AMK_bError) {
 8000f26:	4b2a      	ldr	r3, [pc, #168]	; (8000fd0 <controller_step+0x860>)
 8000f28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d046      	beq.n	8000fbe <controller_step+0x84e>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000f30:	4b24      	ldr	r3, [pc, #144]	; (8000fc4 <controller_step+0x854>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000f36:	4b23      	ldr	r3, [pc, #140]	; (8000fc4 <controller_step+0x854>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000f3c:	4b22      	ldr	r3, [pc, #136]	; (8000fc8 <controller_step+0x858>)
 8000f3e:	2205      	movs	r2, #5
 8000f40:	721a      	strb	r2, [r3, #8]
        break;
 8000f42:	e03c      	b.n	8000fbe <controller_step+0x84e>

       default:
        /* Outport: '<Root>/AMK_bDcOn_tx' */
        /* case IN_toggleDCon: */
        controller_Y.AMK_bDcOn_tx = 0U;
 8000f44:	4b21      	ldr	r3, [pc, #132]	; (8000fcc <controller_step+0x85c>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	719a      	strb	r2, [r3, #6]
        if ((!controller_U.AMK_bDcOn) && (!controller_U.AMK_bQuitDcOn)) {
 8000f4a:	4b21      	ldr	r3, [pc, #132]	; (8000fd0 <controller_step+0x860>)
 8000f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d123      	bne.n	8000f9c <controller_step+0x82c>
 8000f54:	4b1e      	ldr	r3, [pc, #120]	; (8000fd0 <controller_step+0x860>)
 8000f56:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d11e      	bne.n	8000f9c <controller_step+0x82c>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000f5e:	4b19      	ldr	r3, [pc, #100]	; (8000fc4 <controller_step+0x854>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <controller_step+0x854>)
 8000f66:	2206      	movs	r2, #6
 8000f68:	719a      	strb	r2, [r3, #6]
            contr_IN_motorOff_waitingForGov;
          controller_B.MI_motorStatus = OFF;
 8000f6a:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <controller_step+0x858>)
 8000f6c:	2206      	movs	r2, #6
 8000f6e:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 0U;
 8000f70:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <controller_step+0x85c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	715a      	strb	r2, [r3, #5]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 0U;
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <controller_step+0x85c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bErrorReset' */
          controller_Y.AMK_bErrorReset = 0U;
 8000f7c:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <controller_step+0x85c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	721a      	strb	r2, [r3, #8]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0.0F;
 8000f82:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <controller_step+0x85c>)
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
          controller_B.AMK_TorqueLimitPositiv = 0.0F;
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <controller_step+0x858>)
 8000f8c:	f04f 0200 	mov.w	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
          controller_B.AMK_TorqueLimitNegativ = 0.0F;
 8000f92:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <controller_step+0x858>)
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	605a      	str	r2, [r3, #4]
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8000f9a:	e01d      	b.n	8000fd8 <controller_step+0x868>
        } else if (controller_U.AMK_bError) {
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <controller_step+0x860>)
 8000f9e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d018      	beq.n	8000fd8 <controller_step+0x868>
          controller_DW.is_AMK_shutdown = controller_IN_NO_ACTIVE_CHILD;
 8000fa6:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <controller_step+0x854>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	725a      	strb	r2, [r3, #9]
          controller_DW.is_c3_motor_interface_lib =
 8000fac:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <controller_step+0x854>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8000fb2:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <controller_step+0x858>)
 8000fb4:	2205      	movs	r2, #5
 8000fb6:	721a      	strb	r2, [r3, #8]
        break;
 8000fb8:	e00e      	b.n	8000fd8 <controller_step+0x868>
        break;
 8000fba:	bf00      	nop
 8000fbc:	e0cb      	b.n	8001156 <controller_step+0x9e6>
        break;
 8000fbe:	bf00      	nop
 8000fc0:	e0c9      	b.n	8001156 <controller_step+0x9e6>
 8000fc2:	bf00      	nop
 8000fc4:	20000370 	.word	0x20000370
 8000fc8:	20000364 	.word	0x20000364
 8000fcc:	200003e0 	.word	0x200003e0
 8000fd0:	20000390 	.word	0x20000390
 8000fd4:	469c4000 	.word	0x469c4000
        break;
 8000fd8:	bf00      	nop
      }
      break;
 8000fda:	e0bc      	b.n	8001156 <controller_step+0x9e6>

     case controller_IN_AMK_startup:
      switch (controller_DW.is_AMK_startup) {
 8000fdc:	4ba3      	ldr	r3, [pc, #652]	; (800126c <controller_step+0xafc>)
 8000fde:	79db      	ldrb	r3, [r3, #7]
 8000fe0:	2b03      	cmp	r3, #3
 8000fe2:	d049      	beq.n	8001078 <controller_step+0x908>
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	dc76      	bgt.n	80010d6 <controller_step+0x966>
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d002      	beq.n	8000ff2 <controller_step+0x882>
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d026      	beq.n	800103e <controller_step+0x8ce>
 8000ff0:	e071      	b.n	80010d6 <controller_step+0x966>
       case controller_IN_commandOn:
        /* Outport: '<Root>/AMK_bEnable' */
        controller_Y.AMK_bEnable = 1U;
 8000ff2:	4b9f      	ldr	r3, [pc, #636]	; (8001270 <controller_step+0xb00>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	71da      	strb	r2, [r3, #7]

        /* Outport: '<Root>/AMK_bInverterOn_tx' */
        controller_Y.AMK_bInverterOn_tx = 1U;
 8000ff8:	4b9d      	ldr	r3, [pc, #628]	; (8001270 <controller_step+0xb00>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	715a      	strb	r2, [r3, #5]
        if (controller_U.AMK_bInverterOn && controller_U.AMK_bQuitInverterOn) {
 8000ffe:	4b9d      	ldr	r3, [pc, #628]	; (8001274 <controller_step+0xb04>)
 8001000:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00b      	beq.n	8001020 <controller_step+0x8b0>
 8001008:	4b9a      	ldr	r3, [pc, #616]	; (8001274 <controller_step+0xb04>)
 800100a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800100e:	2b00      	cmp	r3, #0
 8001010:	d006      	beq.n	8001020 <controller_step+0x8b0>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 8001012:	4b96      	ldr	r3, [pc, #600]	; (800126c <controller_step+0xafc>)
 8001014:	2200      	movs	r2, #0
 8001016:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_running;
 8001018:	4b94      	ldr	r3, [pc, #592]	; (800126c <controller_step+0xafc>)
 800101a:	2203      	movs	r2, #3
 800101c:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 800101e:	e075      	b.n	800110c <controller_step+0x99c>
        } else if (controller_U.AMK_bError) {
 8001020:	4b94      	ldr	r3, [pc, #592]	; (8001274 <controller_step+0xb04>)
 8001022:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001026:	2b00      	cmp	r3, #0
 8001028:	d070      	beq.n	800110c <controller_step+0x99c>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 800102a:	4b90      	ldr	r3, [pc, #576]	; (800126c <controller_step+0xafc>)
 800102c:	2200      	movs	r2, #0
 800102e:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 8001030:	4b8e      	ldr	r3, [pc, #568]	; (800126c <controller_step+0xafc>)
 8001032:	2201      	movs	r2, #1
 8001034:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8001036:	4b90      	ldr	r3, [pc, #576]	; (8001278 <controller_step+0xb08>)
 8001038:	2205      	movs	r2, #5
 800103a:	721a      	strb	r2, [r3, #8]
        break;
 800103c:	e066      	b.n	800110c <controller_step+0x99c>

       case control_IN_enforceSetpointsZero:
        if (controller_DW.temporalCounter_i1 >= 5U) {
 800103e:	4b8b      	ldr	r3, [pc, #556]	; (800126c <controller_step+0xafc>)
 8001040:	7adb      	ldrb	r3, [r3, #11]
 8001042:	2b04      	cmp	r3, #4
 8001044:	d909      	bls.n	800105a <controller_step+0x8ea>
          controller_DW.is_AMK_startup = controller_IN_commandOn;
 8001046:	4b89      	ldr	r3, [pc, #548]	; (800126c <controller_step+0xafc>)
 8001048:	2201      	movs	r2, #1
 800104a:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bEnable' */
          controller_Y.AMK_bEnable = 1U;
 800104c:	4b88      	ldr	r3, [pc, #544]	; (8001270 <controller_step+0xb00>)
 800104e:	2201      	movs	r2, #1
 8001050:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bInverterOn_tx' */
          controller_Y.AMK_bInverterOn_tx = 1U;
 8001052:	4b87      	ldr	r3, [pc, #540]	; (8001270 <controller_step+0xb00>)
 8001054:	2201      	movs	r2, #1
 8001056:	715a      	strb	r2, [r3, #5]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 8001058:	e05a      	b.n	8001110 <controller_step+0x9a0>
        } else if (controller_U.AMK_bError) {
 800105a:	4b86      	ldr	r3, [pc, #536]	; (8001274 <controller_step+0xb04>)
 800105c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001060:	2b00      	cmp	r3, #0
 8001062:	d055      	beq.n	8001110 <controller_step+0x9a0>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 8001064:	4b81      	ldr	r3, [pc, #516]	; (800126c <controller_step+0xafc>)
 8001066:	2200      	movs	r2, #0
 8001068:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 800106a:	4b80      	ldr	r3, [pc, #512]	; (800126c <controller_step+0xafc>)
 800106c:	2201      	movs	r2, #1
 800106e:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8001070:	4b81      	ldr	r3, [pc, #516]	; (8001278 <controller_step+0xb08>)
 8001072:	2205      	movs	r2, #5
 8001074:	721a      	strb	r2, [r3, #8]
        break;
 8001076:	e04b      	b.n	8001110 <controller_step+0x9a0>

       case controller_IN_toggleDCon:
        /* Outport: '<Root>/AMK_bDcOn_tx' */
        controller_Y.AMK_bDcOn_tx = 1U;
 8001078:	4b7d      	ldr	r3, [pc, #500]	; (8001270 <controller_step+0xb00>)
 800107a:	2201      	movs	r2, #1
 800107c:	719a      	strb	r2, [r3, #6]
        if (controller_U.AMK_bDcOn && controller_U.AMK_bQuitDcOn) {
 800107e:	4b7d      	ldr	r3, [pc, #500]	; (8001274 <controller_step+0xb04>)
 8001080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001084:	2b00      	cmp	r3, #0
 8001086:	d017      	beq.n	80010b8 <controller_step+0x948>
 8001088:	4b7a      	ldr	r3, [pc, #488]	; (8001274 <controller_step+0xb04>)
 800108a:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800108e:	2b00      	cmp	r3, #0
 8001090:	d012      	beq.n	80010b8 <controller_step+0x948>
          controller_DW.is_AMK_startup = control_IN_enforceSetpointsZero;
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <controller_step+0xafc>)
 8001094:	2202      	movs	r2, #2
 8001096:	71da      	strb	r2, [r3, #7]
          controller_DW.temporalCounter_i1 = 0U;
 8001098:	4b74      	ldr	r3, [pc, #464]	; (800126c <controller_step+0xafc>)
 800109a:	2200      	movs	r2, #0
 800109c:	72da      	strb	r2, [r3, #11]

          /* Outport: '<Root>/AMK_TargetVelocity' */
          controller_Y.AMK_TargetVelocity = 0.0F;
 800109e:	4b74      	ldr	r3, [pc, #464]	; (8001270 <controller_step+0xb00>)
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	60da      	str	r2, [r3, #12]
          controller_B.AMK_TorqueLimitPositiv = 0.0F;
 80010a6:	4b74      	ldr	r3, [pc, #464]	; (8001278 <controller_step+0xb08>)
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
          controller_B.AMK_TorqueLimitNegativ = 0.0F;
 80010ae:	4b72      	ldr	r3, [pc, #456]	; (8001278 <controller_step+0xb08>)
 80010b0:	f04f 0200 	mov.w	r2, #0
 80010b4:	605a      	str	r2, [r3, #4]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 80010b6:	e02d      	b.n	8001114 <controller_step+0x9a4>
        } else if (controller_U.AMK_bError) {
 80010b8:	4b6e      	ldr	r3, [pc, #440]	; (8001274 <controller_step+0xb04>)
 80010ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d028      	beq.n	8001114 <controller_step+0x9a4>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 80010c2:	4b6a      	ldr	r3, [pc, #424]	; (800126c <controller_step+0xafc>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <controller_step+0xafc>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 80010ce:	4b6a      	ldr	r3, [pc, #424]	; (8001278 <controller_step+0xb08>)
 80010d0:	2205      	movs	r2, #5
 80010d2:	721a      	strb	r2, [r3, #8]
        break;
 80010d4:	e01e      	b.n	8001114 <controller_step+0x9a4>

       default:
        /* case IN_waiting_sysReady: */
        if (controller_U.AMK_bSystemReady) {
 80010d6:	4b67      	ldr	r3, [pc, #412]	; (8001274 <controller_step+0xb04>)
 80010d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d006      	beq.n	80010ee <controller_step+0x97e>
          controller_DW.is_AMK_startup = controller_IN_toggleDCon;
 80010e0:	4b62      	ldr	r3, [pc, #392]	; (800126c <controller_step+0xafc>)
 80010e2:	2203      	movs	r2, #3
 80010e4:	71da      	strb	r2, [r3, #7]

          /* Outport: '<Root>/AMK_bDcOn_tx' */
          controller_Y.AMK_bDcOn_tx = 1U;
 80010e6:	4b62      	ldr	r3, [pc, #392]	; (8001270 <controller_step+0xb00>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	719a      	strb	r2, [r3, #6]
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
          controller_DW.is_c3_motor_interface_lib =
            controller_IN_AMK_errorDetected;
          controller_B.MI_motorStatus = MI_STS_ERROR;
        }
        break;
 80010ec:	e014      	b.n	8001118 <controller_step+0x9a8>
        } else if (controller_U.AMK_bError) {
 80010ee:	4b61      	ldr	r3, [pc, #388]	; (8001274 <controller_step+0xb04>)
 80010f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d00f      	beq.n	8001118 <controller_step+0x9a8>
          controller_DW.is_AMK_startup = controller_IN_NO_ACTIVE_CHILD;
 80010f8:	4b5c      	ldr	r3, [pc, #368]	; (800126c <controller_step+0xafc>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	71da      	strb	r2, [r3, #7]
          controller_DW.is_c3_motor_interface_lib =
 80010fe:	4b5b      	ldr	r3, [pc, #364]	; (800126c <controller_step+0xafc>)
 8001100:	2201      	movs	r2, #1
 8001102:	719a      	strb	r2, [r3, #6]
          controller_B.MI_motorStatus = MI_STS_ERROR;
 8001104:	4b5c      	ldr	r3, [pc, #368]	; (8001278 <controller_step+0xb08>)
 8001106:	2205      	movs	r2, #5
 8001108:	721a      	strb	r2, [r3, #8]
        break;
 800110a:	e005      	b.n	8001118 <controller_step+0x9a8>
        break;
 800110c:	bf00      	nop
 800110e:	e022      	b.n	8001156 <controller_step+0x9e6>
        break;
 8001110:	bf00      	nop
 8001112:	e020      	b.n	8001156 <controller_step+0x9e6>
        break;
 8001114:	bf00      	nop
 8001116:	e01e      	b.n	8001156 <controller_step+0x9e6>
        break;
 8001118:	bf00      	nop
      }
      break;
 800111a:	e01c      	b.n	8001156 <controller_step+0x9e6>

     default:
      /* Outport: '<Root>/AMK_bInverterOn_tx' */
      /* case IN_motorOff_waitingForGov: */
      controller_Y.AMK_bInverterOn_tx = 0U;
 800111c:	4b54      	ldr	r3, [pc, #336]	; (8001270 <controller_step+0xb00>)
 800111e:	2200      	movs	r2, #0
 8001120:	715a      	strb	r2, [r3, #5]

      /* Outport: '<Root>/AMK_bDcOn_tx' */
      controller_Y.AMK_bDcOn_tx = 0U;
 8001122:	4b53      	ldr	r3, [pc, #332]	; (8001270 <controller_step+0xb00>)
 8001124:	2200      	movs	r2, #0
 8001126:	719a      	strb	r2, [r3, #6]

      /* Outport: '<Root>/AMK_bEnable' */
      controller_Y.AMK_bEnable = 0U;
 8001128:	4b51      	ldr	r3, [pc, #324]	; (8001270 <controller_step+0xb00>)
 800112a:	2200      	movs	r2, #0
 800112c:	71da      	strb	r2, [r3, #7]

      /* Outport: '<Root>/AMK_bErrorReset' */
      controller_Y.AMK_bErrorReset = 0U;
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <controller_step+0xb00>)
 8001130:	2200      	movs	r2, #0
 8001132:	721a      	strb	r2, [r3, #8]
      if (controller_B.GOV_e_miCmd == CMD_STARTUP) {
 8001134:	4b50      	ldr	r3, [pc, #320]	; (8001278 <controller_step+0xb08>)
 8001136:	7a5b      	ldrb	r3, [r3, #9]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d10b      	bne.n	8001154 <controller_step+0x9e4>
        controller_DW.is_c3_motor_interface_lib = controller_IN_AMK_startup;
 800113c:	4b4b      	ldr	r3, [pc, #300]	; (800126c <controller_step+0xafc>)
 800113e:	2205      	movs	r2, #5
 8001140:	719a      	strb	r2, [r3, #6]
        controller_DW.is_AMK_startup = controller_IN_waiting_sysReady;
 8001142:	4b4a      	ldr	r3, [pc, #296]	; (800126c <controller_step+0xafc>)
 8001144:	2204      	movs	r2, #4
 8001146:	71da      	strb	r2, [r3, #7]
        controller_B.MI_motorStatus = STARTUP;
 8001148:	4b4b      	ldr	r3, [pc, #300]	; (8001278 <controller_step+0xb08>)
 800114a:	2202      	movs	r2, #2
 800114c:	721a      	strb	r2, [r3, #8]
      }
      break;
 800114e:	e001      	b.n	8001154 <controller_step+0x9e4>
      break;
 8001150:	bf00      	nop
 8001152:	e000      	b.n	8001156 <controller_step+0x9e6>
      break;
 8001154:	bf00      	nop

  /* Outport: '<Root>/AMK_TorqueLimitPositiv' incorporates:
   *  Gain: '<S4>/Gain'
   */
  controller_Y.AMK_TorqueLimitPositiv = 1000.0F *
    controller_B.AMK_TorqueLimitPositiv;
 8001156:	4b48      	ldr	r3, [pc, #288]	; (8001278 <controller_step+0xb08>)
 8001158:	edd3 7a00 	vldr	s15, [r3]
  controller_Y.AMK_TorqueLimitPositiv = 1000.0F *
 800115c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800127c <controller_step+0xb0c>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	4b42      	ldr	r3, [pc, #264]	; (8001270 <controller_step+0xb00>)
 8001166:	edc3 7a04 	vstr	s15, [r3, #16]

  /* Outport: '<Root>/AMK_TorqueLimitNegativ' incorporates:
   *  Gain: '<S4>/Gain1'
   */
  controller_Y.AMK_TorqueLimitNegativ = 1000.0F *
    controller_B.AMK_TorqueLimitNegativ;
 800116a:	4b43      	ldr	r3, [pc, #268]	; (8001278 <controller_step+0xb08>)
 800116c:	edd3 7a01 	vldr	s15, [r3, #4]
  controller_Y.AMK_TorqueLimitNegativ = 1000.0F *
 8001170:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800127c <controller_step+0xb0c>
 8001174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001178:	4b3d      	ldr	r3, [pc, #244]	; (8001270 <controller_step+0xb00>)
 800117a:	edc3 7a05 	vstr	s15, [r3, #20]
   *  Delay: '<S3>/Delay'
   *  Inport: '<Root>/BM_b_HVnegContactorSts'
   *  Inport: '<Root>/BM_b_HVposContactorSts'
   *  Inport: '<Root>/BM_b_prechrgContactorSts'
   */
  if (controller_DW.temporalCounter_i1_p < 7U) {
 800117e:	4b3b      	ldr	r3, [pc, #236]	; (800126c <controller_step+0xafc>)
 8001180:	7e1b      	ldrb	r3, [r3, #24]
 8001182:	2b06      	cmp	r3, #6
 8001184:	d805      	bhi.n	8001192 <controller_step+0xa22>
    controller_DW.temporalCounter_i1_p++;
 8001186:	4b39      	ldr	r3, [pc, #228]	; (800126c <controller_step+0xafc>)
 8001188:	7e1b      	ldrb	r3, [r3, #24]
 800118a:	3301      	adds	r3, #1
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b37      	ldr	r3, [pc, #220]	; (800126c <controller_step+0xafc>)
 8001190:	761a      	strb	r2, [r3, #24]
  }

  if (controller_DW.is_active_c3_battery_monitor_li == 0U) {
 8001192:	4b36      	ldr	r3, [pc, #216]	; (800126c <controller_step+0xafc>)
 8001194:	7ddb      	ldrb	r3, [r3, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d109      	bne.n	80011ae <controller_step+0xa3e>
    controller_DW.is_active_c3_battery_monitor_li = 1U;
 800119a:	4b34      	ldr	r3, [pc, #208]	; (800126c <controller_step+0xafc>)
 800119c:	2201      	movs	r2, #1
 800119e:	75da      	strb	r2, [r3, #23]
    controller_DW.is_c3_battery_monitor_lib = controller_IN_InitialState;
 80011a0:	4b32      	ldr	r3, [pc, #200]	; (800126c <controller_step+0xafc>)
 80011a2:	2208      	movs	r2, #8
 80011a4:	759a      	strb	r2, [r3, #22]
    controller_DW.Delay_DSTATE_f = BM_INIT;
 80011a6:	4b31      	ldr	r3, [pc, #196]	; (800126c <controller_step+0xafc>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	705a      	strb	r2, [r3, #1]
 80011ac:	e22a      	b.n	8001604 <controller_step+0xe94>
  } else {
    switch (controller_DW.is_c3_battery_monitor_lib) {
 80011ae:	4b2f      	ldr	r3, [pc, #188]	; (800126c <controller_step+0xafc>)
 80011b0:	7d9b      	ldrb	r3, [r3, #22]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	2b0b      	cmp	r3, #11
 80011b6:	f200 81f3 	bhi.w	80015a0 <controller_step+0xe30>
 80011ba:	a201      	add	r2, pc, #4	; (adr r2, 80011c0 <controller_step+0xa50>)
 80011bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c0:	080011f1 	.word	0x080011f1
 80011c4:	080011f9 	.word	0x080011f9
 80011c8:	08001201 	.word	0x08001201
 80011cc:	08001209 	.word	0x08001209
 80011d0:	08001211 	.word	0x08001211
 80011d4:	08001219 	.word	0x08001219
 80011d8:	08001221 	.word	0x08001221
 80011dc:	08001229 	.word	0x08001229
 80011e0:	080013ef 	.word	0x080013ef
 80011e4:	0800145d 	.word	0x0800145d
 80011e8:	080014c7 	.word	0x080014c7
 80011ec:	08001539 	.word	0x08001539
     case controll_IN_ErrorAllClosedState:
      controller_DW.Delay_DSTATE_f = ERR_ALL_CLOSED;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <controller_step+0xafc>)
 80011f2:	220c      	movs	r2, #12
 80011f4:	705a      	strb	r2, [r3, #1]
      break;
 80011f6:	e205      	b.n	8001604 <controller_step+0xe94>

     case controller_IN_ErrorHVPositive:
      controller_DW.Delay_DSTATE_f = ERR_HV_POSITIVE;
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <controller_step+0xafc>)
 80011fa:	220d      	movs	r2, #13
 80011fc:	705a      	strb	r2, [r3, #1]
      break;
 80011fe:	e201      	b.n	8001604 <controller_step+0xe94>

     case IN_ErrorInitializePrechargeStat:
      controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
 8001200:	4b1a      	ldr	r3, [pc, #104]	; (800126c <controller_step+0xafc>)
 8001202:	2209      	movs	r2, #9
 8001204:	705a      	strb	r2, [r3, #1]
      break;
 8001206:	e1fd      	b.n	8001604 <controller_step+0xe94>

     case co_IN_ErrorPrechargeClosedState:
      controller_DW.Delay_DSTATE_f = ERR_PRECHARGE_CLOSED;
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <controller_step+0xafc>)
 800120a:	2207      	movs	r2, #7
 800120c:	705a      	strb	r2, [r3, #1]
      break;
 800120e:	e1f9      	b.n	8001604 <controller_step+0xe94>

     case controll_IN_ErrorPrechargeState:
      controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
 8001210:	4b16      	ldr	r3, [pc, #88]	; (800126c <controller_step+0xafc>)
 8001212:	220a      	movs	r2, #10
 8001214:	705a      	strb	r2, [r3, #1]
      break;
 8001216:	e1f5      	b.n	8001604 <controller_step+0xe94>

     case controller_IN_ErrorRunningState:
      controller_DW.Delay_DSTATE_f = ERR_RUNNING;
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <controller_step+0xafc>)
 800121a:	220b      	movs	r2, #11
 800121c:	705a      	strb	r2, [r3, #1]
      break;
 800121e:	e1f1      	b.n	8001604 <controller_step+0xe94>

     case controller_IN_ErrorStartupState:
      controller_DW.Delay_DSTATE_f = ERR_STARTUP;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <controller_step+0xafc>)
 8001222:	2208      	movs	r2, #8
 8001224:	705a      	strb	r2, [r3, #1]
      break;
 8001226:	e1ed      	b.n	8001604 <controller_step+0xe94>

     case controller_IN_InitialState:
      controller_DW.Delay_DSTATE_f = BM_INIT;
 8001228:	4b10      	ldr	r3, [pc, #64]	; (800126c <controller_step+0xafc>)
 800122a:	2201      	movs	r2, #1
 800122c:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <controller_step+0xb04>)
 8001230:	ed93 7b08 	vldr	d7, [r3, #32]
 8001234:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123c:	d120      	bne.n	8001280 <controller_step+0xb10>
          (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 800123e:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <controller_step+0xb04>)
 8001240:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 8001244:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124c:	d118      	bne.n	8001280 <controller_step+0xb10>
          (controller_U.BM_b_HVposContactorSts == 0.0)) {
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <controller_step+0xb04>)
 8001250:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 8001254:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125c:	d110      	bne.n	8001280 <controller_step+0xb10>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_StartupState1;
 800125e:	4b03      	ldr	r3, [pc, #12]	; (800126c <controller_step+0xafc>)
 8001260:	220d      	movs	r2, #13
 8001262:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = BM_IDLE;
 8001264:	4b01      	ldr	r3, [pc, #4]	; (800126c <controller_step+0xafc>)
 8001266:	2202      	movs	r2, #2
 8001268:	705a      	strb	r2, [r3, #1]
 800126a:	e0bf      	b.n	80013ec <controller_step+0xc7c>
 800126c:	20000370 	.word	0x20000370
 8001270:	200003e0 	.word	0x200003e0
 8001274:	20000390 	.word	0x20000390
 8001278:	20000364 	.word	0x20000364
 800127c:	447a0000 	.word	0x447a0000
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 8001280:	4bab      	ldr	r3, [pc, #684]	; (8001530 <controller_step+0xdc0>)
 8001282:	ed93 7b08 	vldr	d7, [r3, #32]
 8001286:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800128a:	eeb4 7b46 	vcmp.f64	d7, d6
 800128e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001292:	d116      	bne.n	80012c2 <controller_step+0xb52>
                 (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 8001294:	4ba6      	ldr	r3, [pc, #664]	; (8001530 <controller_step+0xdc0>)
 8001296:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 800129a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	d10e      	bne.n	80012c2 <controller_step+0xb52>
                 (controller_U.BM_b_HVposContactorSts == 0.0)) {
 80012a4:	4ba2      	ldr	r3, [pc, #648]	; (8001530 <controller_step+0xdc0>)
 80012a6:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
                 (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 80012aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d106      	bne.n	80012c2 <controller_step+0xb52>
        controller_DW.is_c3_battery_monitor_lib =
 80012b4:	4b9f      	ldr	r3, [pc, #636]	; (8001534 <controller_step+0xdc4>)
 80012b6:	2204      	movs	r2, #4
 80012b8:	759a      	strb	r2, [r3, #22]
          co_IN_ErrorPrechargeClosedState;
        controller_DW.Delay_DSTATE_f = ERR_PRECHARGE_CLOSED;
 80012ba:	4b9e      	ldr	r3, [pc, #632]	; (8001534 <controller_step+0xdc4>)
 80012bc:	2207      	movs	r2, #7
 80012be:	705a      	strb	r2, [r3, #1]
 80012c0:	e094      	b.n	80013ec <controller_step+0xc7c>
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 80012c2:	4b9b      	ldr	r3, [pc, #620]	; (8001530 <controller_step+0xdc0>)
 80012c4:	ed93 7b08 	vldr	d7, [r3, #32]
 80012c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80012cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	d11a      	bne.n	800130c <controller_step+0xb9c>
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80012d6:	4b96      	ldr	r3, [pc, #600]	; (8001530 <controller_step+0xdc0>)
 80012d8:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 80012dc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80012e0:	eeb4 7b46 	vcmp.f64	d7, d6
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e8:	d110      	bne.n	800130c <controller_step+0xb9c>
                 (controller_U.BM_b_HVposContactorSts == 1.0)) {
 80012ea:	4b91      	ldr	r3, [pc, #580]	; (8001530 <controller_step+0xdc0>)
 80012ec:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80012f0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80012f4:	eeb4 7b46 	vcmp.f64	d7, d6
 80012f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fc:	d106      	bne.n	800130c <controller_step+0xb9c>
        controller_DW.is_c3_battery_monitor_lib =
 80012fe:	4b8d      	ldr	r3, [pc, #564]	; (8001534 <controller_step+0xdc4>)
 8001300:	2201      	movs	r2, #1
 8001302:	759a      	strb	r2, [r3, #22]
          controll_IN_ErrorAllClosedState;
        controller_DW.Delay_DSTATE_f = ERR_ALL_CLOSED;
 8001304:	4b8b      	ldr	r3, [pc, #556]	; (8001534 <controller_step+0xdc4>)
 8001306:	220c      	movs	r2, #12
 8001308:	705a      	strb	r2, [r3, #1]
 800130a:	e06f      	b.n	80013ec <controller_step+0xc7c>
      } else if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 800130c:	4b88      	ldr	r3, [pc, #544]	; (8001530 <controller_step+0xdc0>)
 800130e:	ed93 7b08 	vldr	d7, [r3, #32]
 8001312:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	d118      	bne.n	800134e <controller_step+0xbde>
                 (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 800131c:	4b84      	ldr	r3, [pc, #528]	; (8001530 <controller_step+0xdc0>)
 800131e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      } else if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 8001322:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	d110      	bne.n	800134e <controller_step+0xbde>
                 (controller_U.BM_b_HVposContactorSts == 1.0)) {
 800132c:	4b80      	ldr	r3, [pc, #512]	; (8001530 <controller_step+0xdc0>)
 800132e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
                 (controller_U.BM_b_HVnegContactorSts == 0.0) &&
 8001332:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001336:	eeb4 7b46 	vcmp.f64	d7, d6
 800133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133e:	d106      	bne.n	800134e <controller_step+0xbde>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_ErrorHVPositive;
 8001340:	4b7c      	ldr	r3, [pc, #496]	; (8001534 <controller_step+0xdc4>)
 8001342:	2202      	movs	r2, #2
 8001344:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_HV_POSITIVE;
 8001346:	4b7b      	ldr	r3, [pc, #492]	; (8001534 <controller_step+0xdc4>)
 8001348:	220d      	movs	r2, #13
 800134a:	705a      	strb	r2, [r3, #1]
 800134c:	e04e      	b.n	80013ec <controller_step+0xc7c>
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 800134e:	4b78      	ldr	r3, [pc, #480]	; (8001530 <controller_step+0xdc0>)
 8001350:	ed93 7b08 	vldr	d7, [r3, #32]
 8001354:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001358:	eeb4 7b46 	vcmp.f64	d7, d6
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	d11b      	bne.n	800139a <controller_step+0xc2a>
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 8001362:	4b73      	ldr	r3, [pc, #460]	; (8001530 <controller_step+0xdc0>)
 8001364:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      } else if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 8001368:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800136c:	eeb4 7b46 	vcmp.f64	d7, d6
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d111      	bne.n	800139a <controller_step+0xc2a>
                 (controller_U.BM_b_HVposContactorSts == 0.0)) {
 8001376:	4b6e      	ldr	r3, [pc, #440]	; (8001530 <controller_step+0xdc0>)
 8001378:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 800137c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d109      	bne.n	800139a <controller_step+0xc2a>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_PrechargeState;
 8001386:	4b6b      	ldr	r3, [pc, #428]	; (8001534 <controller_step+0xdc4>)
 8001388:	220a      	movs	r2, #10
 800138a:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 800138c:	4b69      	ldr	r3, [pc, #420]	; (8001534 <controller_step+0xdc4>)
 800138e:	2200      	movs	r2, #0
 8001390:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = PRECHARGE;
 8001392:	4b68      	ldr	r3, [pc, #416]	; (8001534 <controller_step+0xdc4>)
 8001394:	2205      	movs	r2, #5
 8001396:	705a      	strb	r2, [r3, #1]
 8001398:	e028      	b.n	80013ec <controller_step+0xc7c>
      } else if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 800139a:	4b65      	ldr	r3, [pc, #404]	; (8001530 <controller_step+0xdc0>)
 800139c:	ed93 7b08 	vldr	d7, [r3, #32]
 80013a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80013a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a8:	f040 8121 	bne.w	80015ee <controller_step+0xe7e>
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80013ac:	4b60      	ldr	r3, [pc, #384]	; (8001530 <controller_step+0xdc0>)
 80013ae:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      } else if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 80013b2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013b6:	eeb4 7b46 	vcmp.f64	d7, d6
 80013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013be:	f040 8116 	bne.w	80015ee <controller_step+0xe7e>
                 (controller_U.BM_b_HVposContactorSts == 1.0)) {
 80013c2:	4b5b      	ldr	r3, [pc, #364]	; (8001530 <controller_step+0xdc0>)
 80013c4:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
                 (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80013c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	f040 810b 	bne.w	80015ee <controller_step+0xe7e>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 80013d8:	4b56      	ldr	r3, [pc, #344]	; (8001534 <controller_step+0xdc4>)
 80013da:	220b      	movs	r2, #11
 80013dc:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 80013de:	4b55      	ldr	r3, [pc, #340]	; (8001534 <controller_step+0xdc4>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_RUNNING;
 80013e4:	4b53      	ldr	r3, [pc, #332]	; (8001534 <controller_step+0xdc4>)
 80013e6:	2206      	movs	r2, #6
 80013e8:	705a      	strb	r2, [r3, #1]
      }
      break;
 80013ea:	e100      	b.n	80015ee <controller_step+0xe7e>
 80013ec:	e0ff      	b.n	80015ee <controller_step+0xe7e>

     case con_IN_InitializePrechargeState:
      controller_DW.Delay_DSTATE_f = INIT_PRECHARGE;
 80013ee:	4b51      	ldr	r3, [pc, #324]	; (8001534 <controller_step+0xdc4>)
 80013f0:	2204      	movs	r2, #4
 80013f2:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 80013f4:	4b4e      	ldr	r3, [pc, #312]	; (8001530 <controller_step+0xdc0>)
 80013f6:	ed93 7b08 	vldr	d7, [r3, #32]
 80013fa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013fe:	eeb4 7b46 	vcmp.f64	d7, d6
 8001402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001406:	d11d      	bne.n	8001444 <controller_step+0xcd4>
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 8001408:	4b49      	ldr	r3, [pc, #292]	; (8001530 <controller_step+0xdc0>)
 800140a:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 800140e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001412:	eeb4 7b46 	vcmp.f64	d7, d6
 8001416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141a:	d113      	bne.n	8001444 <controller_step+0xcd4>
          (controller_U.BM_b_HVposContactorSts == 1.0)) {
 800141c:	4b44      	ldr	r3, [pc, #272]	; (8001530 <controller_step+0xdc0>)
 800141e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 8001422:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001426:	eeb4 7b46 	vcmp.f64	d7, d6
 800142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142e:	d109      	bne.n	8001444 <controller_step+0xcd4>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_PrechargeState;
 8001430:	4b40      	ldr	r3, [pc, #256]	; (8001534 <controller_step+0xdc4>)
 8001432:	220a      	movs	r2, #10
 8001434:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 8001436:	4b3f      	ldr	r3, [pc, #252]	; (8001534 <controller_step+0xdc4>)
 8001438:	2200      	movs	r2, #0
 800143a:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = PRECHARGE;
 800143c:	4b3d      	ldr	r3, [pc, #244]	; (8001534 <controller_step+0xdc4>)
 800143e:	2205      	movs	r2, #5
 8001440:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
        controller_DW.is_c3_battery_monitor_lib =
          IN_ErrorInitializePrechargeStat;
        controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
      }
      break;
 8001442:	e0d6      	b.n	80015f2 <controller_step+0xe82>
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
 8001444:	4b3b      	ldr	r3, [pc, #236]	; (8001534 <controller_step+0xdc4>)
 8001446:	7e1b      	ldrb	r3, [r3, #24]
 8001448:	2b04      	cmp	r3, #4
 800144a:	f240 80d2 	bls.w	80015f2 <controller_step+0xe82>
        controller_DW.is_c3_battery_monitor_lib =
 800144e:	4b39      	ldr	r3, [pc, #228]	; (8001534 <controller_step+0xdc4>)
 8001450:	2203      	movs	r2, #3
 8001452:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_INIT_PRECHARGE;
 8001454:	4b37      	ldr	r3, [pc, #220]	; (8001534 <controller_step+0xdc4>)
 8001456:	2209      	movs	r2, #9
 8001458:	705a      	strb	r2, [r3, #1]
      break;
 800145a:	e0ca      	b.n	80015f2 <controller_step+0xe82>

     case controller_IN_PrechargeState:
      controller_DW.Delay_DSTATE_f = PRECHARGE;
 800145c:	4b35      	ldr	r3, [pc, #212]	; (8001534 <controller_step+0xdc4>)
 800145e:	2205      	movs	r2, #5
 8001460:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 8001462:	4b33      	ldr	r3, [pc, #204]	; (8001530 <controller_step+0xdc0>)
 8001464:	ed93 7b08 	vldr	d7, [r3, #32]
 8001468:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800146c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001470:	d11d      	bne.n	80014ae <controller_step+0xd3e>
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <controller_step+0xdc0>)
 8001474:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 8001478:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800147c:	eeb4 7b46 	vcmp.f64	d7, d6
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	d113      	bne.n	80014ae <controller_step+0xd3e>
          (controller_U.BM_b_HVposContactorSts == 1.0)) {
 8001486:	4b2a      	ldr	r3, [pc, #168]	; (8001530 <controller_step+0xdc0>)
 8001488:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 800148c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001490:	eeb4 7b46 	vcmp.f64	d7, d6
 8001494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001498:	d109      	bne.n	80014ae <controller_step+0xd3e>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 800149a:	4b26      	ldr	r3, [pc, #152]	; (8001534 <controller_step+0xdc4>)
 800149c:	220b      	movs	r2, #11
 800149e:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 80014a0:	4b24      	ldr	r3, [pc, #144]	; (8001534 <controller_step+0xdc4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_RUNNING;
 80014a6:	4b23      	ldr	r3, [pc, #140]	; (8001534 <controller_step+0xdc4>)
 80014a8:	2206      	movs	r2, #6
 80014aa:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
        controller_DW.is_c3_battery_monitor_lib =
          controll_IN_ErrorPrechargeState;
        controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
      }
      break;
 80014ac:	e0a3      	b.n	80015f6 <controller_step+0xe86>
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
 80014ae:	4b21      	ldr	r3, [pc, #132]	; (8001534 <controller_step+0xdc4>)
 80014b0:	7e1b      	ldrb	r3, [r3, #24]
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	f240 809f 	bls.w	80015f6 <controller_step+0xe86>
        controller_DW.is_c3_battery_monitor_lib =
 80014b8:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <controller_step+0xdc4>)
 80014ba:	2205      	movs	r2, #5
 80014bc:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_PRECHARGE;
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <controller_step+0xdc4>)
 80014c0:	220a      	movs	r2, #10
 80014c2:	705a      	strb	r2, [r3, #1]
      break;
 80014c4:	e097      	b.n	80015f6 <controller_step+0xe86>

     case controller_IN_RunningState:
      controller_DW.Delay_DSTATE_f = BM_RUNNING;
 80014c6:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <controller_step+0xdc4>)
 80014c8:	2206      	movs	r2, #6
 80014ca:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 80014cc:	4b18      	ldr	r3, [pc, #96]	; (8001530 <controller_step+0xdc0>)
 80014ce:	ed93 7b08 	vldr	d7, [r3, #32]
 80014d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80014d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014da:	d11d      	bne.n	8001518 <controller_step+0xda8>
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80014dc:	4b14      	ldr	r3, [pc, #80]	; (8001530 <controller_step+0xdc0>)
 80014de:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 80014e2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80014e6:	eeb4 7b46 	vcmp.f64	d7, d6
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	d113      	bne.n	8001518 <controller_step+0xda8>
          (controller_U.BM_b_HVposContactorSts == 1.0)) {
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <controller_step+0xdc0>)
 80014f2:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80014f6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80014fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	d109      	bne.n	8001518 <controller_step+0xda8>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_RunningState;
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <controller_step+0xdc4>)
 8001506:	220b      	movs	r2, #11
 8001508:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <controller_step+0xdc4>)
 800150c:	2200      	movs	r2, #0
 800150e:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_RUNNING;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <controller_step+0xdc4>)
 8001512:	2206      	movs	r2, #6
 8001514:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
        controller_DW.is_c3_battery_monitor_lib =
          controller_IN_ErrorRunningState;
        controller_DW.Delay_DSTATE_f = ERR_RUNNING;
      }
      break;
 8001516:	e070      	b.n	80015fa <controller_step+0xe8a>
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <controller_step+0xdc4>)
 800151a:	7e1b      	ldrb	r3, [r3, #24]
 800151c:	2b04      	cmp	r3, #4
 800151e:	d96c      	bls.n	80015fa <controller_step+0xe8a>
        controller_DW.is_c3_battery_monitor_lib =
 8001520:	4b04      	ldr	r3, [pc, #16]	; (8001534 <controller_step+0xdc4>)
 8001522:	2206      	movs	r2, #6
 8001524:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_RUNNING;
 8001526:	4b03      	ldr	r3, [pc, #12]	; (8001534 <controller_step+0xdc4>)
 8001528:	220b      	movs	r2, #11
 800152a:	705a      	strb	r2, [r3, #1]
      break;
 800152c:	e065      	b.n	80015fa <controller_step+0xe8a>
 800152e:	bf00      	nop
 8001530:	20000390 	.word	0x20000390
 8001534:	20000370 	.word	0x20000370

     case controller_IN_StartupState:
      controller_DW.Delay_DSTATE_f = BM_STARTUP;
 8001538:	4b3a      	ldr	r3, [pc, #232]	; (8001624 <controller_step+0xeb4>)
 800153a:	2203      	movs	r2, #3
 800153c:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 800153e:	4b3a      	ldr	r3, [pc, #232]	; (8001628 <controller_step+0xeb8>)
 8001540:	ed93 7b08 	vldr	d7, [r3, #32]
 8001544:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001548:	eeb4 7b46 	vcmp.f64	d7, d6
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	d11b      	bne.n	800158a <controller_step+0xe1a>
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 8001552:	4b35      	ldr	r3, [pc, #212]	; (8001628 <controller_step+0xeb8>)
 8001554:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 1.0) &&
 8001558:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800155c:	eeb4 7b46 	vcmp.f64	d7, d6
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	d111      	bne.n	800158a <controller_step+0xe1a>
          (controller_U.BM_b_HVposContactorSts == 0.0)) {
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <controller_step+0xeb8>)
 8001568:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 800156c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8001570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001574:	d109      	bne.n	800158a <controller_step+0xe1a>
        controller_DW.is_c3_battery_monitor_lib =
 8001576:	4b2b      	ldr	r3, [pc, #172]	; (8001624 <controller_step+0xeb4>)
 8001578:	2209      	movs	r2, #9
 800157a:	759a      	strb	r2, [r3, #22]
          con_IN_InitializePrechargeState;
        controller_DW.temporalCounter_i1_p = 0U;
 800157c:	4b29      	ldr	r3, [pc, #164]	; (8001624 <controller_step+0xeb4>)
 800157e:	2200      	movs	r2, #0
 8001580:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = INIT_PRECHARGE;
 8001582:	4b28      	ldr	r3, [pc, #160]	; (8001624 <controller_step+0xeb4>)
 8001584:	2204      	movs	r2, #4
 8001586:	705a      	strb	r2, [r3, #1]
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
        controller_DW.is_c3_battery_monitor_lib =
          controller_IN_ErrorStartupState;
        controller_DW.Delay_DSTATE_f = ERR_STARTUP;
      }
      break;
 8001588:	e039      	b.n	80015fe <controller_step+0xe8e>
      } else if (controller_DW.temporalCounter_i1_p >= 5U) {
 800158a:	4b26      	ldr	r3, [pc, #152]	; (8001624 <controller_step+0xeb4>)
 800158c:	7e1b      	ldrb	r3, [r3, #24]
 800158e:	2b04      	cmp	r3, #4
 8001590:	d935      	bls.n	80015fe <controller_step+0xe8e>
        controller_DW.is_c3_battery_monitor_lib =
 8001592:	4b24      	ldr	r3, [pc, #144]	; (8001624 <controller_step+0xeb4>)
 8001594:	2207      	movs	r2, #7
 8001596:	759a      	strb	r2, [r3, #22]
        controller_DW.Delay_DSTATE_f = ERR_STARTUP;
 8001598:	4b22      	ldr	r3, [pc, #136]	; (8001624 <controller_step+0xeb4>)
 800159a:	2208      	movs	r2, #8
 800159c:	705a      	strb	r2, [r3, #1]
      break;
 800159e:	e02e      	b.n	80015fe <controller_step+0xe8e>

     default:
      /* case IN_StartupState1: */
      controller_DW.Delay_DSTATE_f = BM_IDLE;
 80015a0:	4b20      	ldr	r3, [pc, #128]	; (8001624 <controller_step+0xeb4>)
 80015a2:	2202      	movs	r2, #2
 80015a4:	705a      	strb	r2, [r3, #1]
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 80015a6:	4b20      	ldr	r3, [pc, #128]	; (8001628 <controller_step+0xeb8>)
 80015a8:	ed93 7b08 	vldr	d7, [r3, #32]
 80015ac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80015b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b4:	d125      	bne.n	8001602 <controller_step+0xe92>
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <controller_step+0xeb8>)
 80015b8:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
      if ((controller_U.BM_b_prechrgContactorSts == 0.0) &&
 80015bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80015c0:	eeb4 7b46 	vcmp.f64	d7, d6
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	d11b      	bne.n	8001602 <controller_step+0xe92>
          (controller_U.BM_b_HVposContactorSts == 0.0)) {
 80015ca:	4b17      	ldr	r3, [pc, #92]	; (8001628 <controller_step+0xeb8>)
 80015cc:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
          (controller_U.BM_b_HVnegContactorSts == 1.0) &&
 80015d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	d113      	bne.n	8001602 <controller_step+0xe92>
        controller_DW.is_c3_battery_monitor_lib = controller_IN_StartupState;
 80015da:	4b12      	ldr	r3, [pc, #72]	; (8001624 <controller_step+0xeb4>)
 80015dc:	220c      	movs	r2, #12
 80015de:	759a      	strb	r2, [r3, #22]
        controller_DW.temporalCounter_i1_p = 0U;
 80015e0:	4b10      	ldr	r3, [pc, #64]	; (8001624 <controller_step+0xeb4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	761a      	strb	r2, [r3, #24]
        controller_DW.Delay_DSTATE_f = BM_STARTUP;
 80015e6:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <controller_step+0xeb4>)
 80015e8:	2203      	movs	r2, #3
 80015ea:	705a      	strb	r2, [r3, #1]
      }
      break;
 80015ec:	e009      	b.n	8001602 <controller_step+0xe92>
      break;
 80015ee:	bf00      	nop
 80015f0:	e008      	b.n	8001604 <controller_step+0xe94>
      break;
 80015f2:	bf00      	nop
 80015f4:	e006      	b.n	8001604 <controller_step+0xe94>
      break;
 80015f6:	bf00      	nop
 80015f8:	e004      	b.n	8001604 <controller_step+0xe94>
      break;
 80015fa:	bf00      	nop
 80015fc:	e002      	b.n	8001604 <controller_step+0xe94>
      break;
 80015fe:	bf00      	nop
 8001600:	e000      	b.n	8001604 <controller_step+0xe94>
      break;
 8001602:	bf00      	nop
   *  Constant: '<S4>/Constant1'
   *  Delay: '<S3>/Delay1'
   *  RelationalOperator: '<S4>/motorErrorActive'
   *  Switch: '<S4>/Switch1'
   */
  if (controller_B.MI_motorStatus == MI_STS_ERROR) {
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <controller_step+0xebc>)
 8001606:	7a1b      	ldrb	r3, [r3, #8]
 8001608:	2b05      	cmp	r3, #5
 800160a:	d103      	bne.n	8001614 <controller_step+0xea4>
    controller_DW.Delay1_DSTATE = MI_STS_ERROR;
 800160c:	4b05      	ldr	r3, [pc, #20]	; (8001624 <controller_step+0xeb4>)
 800160e:	2205      	movs	r2, #5
 8001610:	701a      	strb	r2, [r3, #0]
  } else {
    controller_DW.Delay1_DSTATE = controller_B.MI_motorStatus;
  }

  /* End of Switch: '<S4>/Switch' */
}
 8001612:	e003      	b.n	800161c <controller_step+0xeac>
    controller_DW.Delay1_DSTATE = controller_B.MI_motorStatus;
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <controller_step+0xebc>)
 8001616:	7a1a      	ldrb	r2, [r3, #8]
 8001618:	4b02      	ldr	r3, [pc, #8]	; (8001624 <controller_step+0xeb4>)
 800161a:	701a      	strb	r2, [r3, #0]
}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000370 	.word	0x20000370
 8001628:	20000390 	.word	0x20000390
 800162c:	20000364 	.word	0x20000364

08001630 <rt_OneStep>:
 * example code indicates where these should take place relative to executing
 * the generated code step function.  Overrun behavior should be tailored to
 * your application needs.  This example simply sets an error status in the
 * real-time model and returns from rt_OneStep.
 */
void rt_OneStep(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  static boolean_T OverrunFlag = false;

  /* Disable interrupts here */

  /* Check for overrun */
  if (OverrunFlag) {
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <rt_OneStep+0x28>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d004      	beq.n	8001646 <rt_OneStep+0x16>
    rtmSetErrorStatus(controller_M, "Overrun");
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <rt_OneStep+0x2c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a07      	ldr	r2, [pc, #28]	; (8001660 <rt_OneStep+0x30>)
 8001642:	601a      	str	r2, [r3, #0]
    return;
 8001644:	e007      	b.n	8001656 <rt_OneStep+0x26>
  }

  OverrunFlag = true;
 8001646:	4b04      	ldr	r3, [pc, #16]	; (8001658 <rt_OneStep+0x28>)
 8001648:	2201      	movs	r2, #1
 800164a:	701a      	strb	r2, [r3, #0]
  /* Save FPU context here (if necessary) */
  /* Re-enable timer or interrupt here */
  /* Set model inputs here */

  /* Step the model */
  controller_step();
 800164c:	f7ff f890 	bl	8000770 <controller_step>

  /* Get model outputs here */

  /* Indicate task complete */
  OverrunFlag = false;
 8001650:	4b01      	ldr	r3, [pc, #4]	; (8001658 <rt_OneStep+0x28>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]

  /* Disable interrupts here */
  /* Restore FPU context here (if necessary) */
  /* Enable interrupts here */
}
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200003fc 	.word	0x200003fc
 800165c:	08009218 	.word	0x08009218
 8001660:	08009200 	.word	0x08009200

08001664 <reverseBits>:


int DLC = 8;

uint32_t reverseBits(uint32_t num)
{
 8001664:	b480      	push	{r7}
 8001666:	b087      	sub	sp, #28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
    uint32_t NO_OF_BITS = sizeof(num) * 8;
 800166c:	2320      	movs	r3, #32
 800166e:	60fb      	str	r3, [r7, #12]
    uint32_t reverse_num = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NO_OF_BITS; i++) {
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	e016      	b.n	80016a8 <reverseBits+0x44>
        if ((num & (1 << i)))
 800167a:	2201      	movs	r2, #1
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	461a      	mov	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4013      	ands	r3, r2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00a      	beq.n	80016a2 <reverseBits+0x3e>
            reverse_num |= 1 << ((NO_OF_BITS - 1) - i);
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	3b01      	subs	r3, #1
 8001694:	2201      	movs	r2, #1
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	461a      	mov	r2, r3
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	4313      	orrs	r3, r2
 80016a0:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NO_OF_BITS; i++) {
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	3301      	adds	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d8e4      	bhi.n	800167a <reverseBits+0x16>
    }
    return reverse_num;
 80016b0:	697b      	ldr	r3, [r7, #20]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	371c      	adds	r7, #28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <IncomingCANMessageHandler>:
	{0x287,     &AMK1_TempIGBT,               	48,      	16}

};

//right now it checks value, will need to change it to update variables
void IncomingCANMessageHandler(uint32_t * ID, uint8_t RxData[]){
 80016c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016c4:	b09d      	sub	sp, #116	; 0x74
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6278      	str	r0, [r7, #36]	; 0x24
 80016ca:	6239      	str	r1, [r7, #32]
	/*This function add all RxData to a uint64 line,
	 * then get the bits we want by bit shifting 'final'
	 * according to offset and length*/
	uint32_t a = RxData[0];
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	66bb      	str	r3, [r7, #104]	; 0x68
	uint32_t b = RxData[1];
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	3301      	adds	r3, #1
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	667b      	str	r3, [r7, #100]	; 0x64
	uint32_t c = RxData[2];
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	3302      	adds	r3, #2
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	663b      	str	r3, [r7, #96]	; 0x60
	uint32_t d = RxData[3];
 80016e2:	6a3b      	ldr	r3, [r7, #32]
 80016e4:	3303      	adds	r3, #3
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t e = RxData[4];
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	3304      	adds	r3, #4
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	65bb      	str	r3, [r7, #88]	; 0x58
	uint32_t f = RxData[5];
 80016f2:	6a3b      	ldr	r3, [r7, #32]
 80016f4:	3305      	adds	r3, #5
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t g = RxData[6];
 80016fa:	6a3b      	ldr	r3, [r7, #32]
 80016fc:	3306      	adds	r3, #6
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t h = RxData[7];
 8001702:	6a3b      	ldr	r3, [r7, #32]
 8001704:	3307      	adds	r3, #7
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	64fb      	str	r3, [r7, #76]	; 0x4c

	uint64_t firstSegment = 0;
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	f04f 0300 	mov.w	r3, #0
 8001712:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	uint32_t secondSegment = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint64_t finalRxData = 0;
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	f04f 0300 	mov.w	r3, #0
 8001722:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    //add all the unit8 arrays to a uint64 line
	firstSegment =  a << 24 | b << 16 | c << 8 | d;
 8001726:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001728:	061a      	lsls	r2, r3, #24
 800172a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800172c:	041b      	lsls	r3, r3, #16
 800172e:	431a      	orrs	r2, r3
 8001730:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	431a      	orrs	r2, r3
 8001736:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001738:	4313      	orrs	r3, r2
 800173a:	2200      	movs	r2, #0
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	60fa      	str	r2, [r7, #12]
 8001740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001744:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	secondSegment = e << 24 | f << 16 | g << 8 | h;
 8001748:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800174a:	061a      	lsls	r2, r3, #24
 800174c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800174e:	041b      	lsls	r3, r3, #16
 8001750:	431a      	orrs	r2, r3
 8001752:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	4313      	orrs	r3, r2
 8001758:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800175a:	4313      	orrs	r3, r2
 800175c:	63fb      	str	r3, [r7, #60]	; 0x3c
	finalRxData = firstSegment << 32 | secondSegment;
 800175e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001762:	f04f 0000 	mov.w	r0, #0
 8001766:	f04f 0100 	mov.w	r1, #0
 800176a:	0011      	movs	r1, r2
 800176c:	2000      	movs	r0, #0
 800176e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001770:	2200      	movs	r2, #0
 8001772:	461c      	mov	r4, r3
 8001774:	4615      	mov	r5, r2
 8001776:	ea40 0304 	orr.w	r3, r0, r4
 800177a:	603b      	str	r3, [r7, #0]
 800177c:	ea41 0305 	orr.w	r3, r1, r5
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001786:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 800178a:	2300      	movs	r3, #0
 800178c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800178e:	e0e1      	b.n	8001954 <IncomingCANMessageHandler+0x294>

        if (RecieveMessageTable[i].ID == *ID){
 8001790:	4975      	ldr	r1, [pc, #468]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 8001792:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	440b      	add	r3, r1
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d158      	bne.n	800185a <IncomingCANMessageHandler+0x19a>
            //*RecieveMessageTable[i].pointerToUserVariable = CAN_MESSAGE>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
            //bit shifting 'final' according to offset and length
        	*RecieveMessageTable[i].pointerToUserVariable = finalRxData>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
 80017a8:	4b70      	ldr	r3, [pc, #448]	; (800196c <IncomingCANMessageHandler+0x2ac>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	00d9      	lsls	r1, r3, #3
 80017ae:	486e      	ldr	r0, [pc, #440]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 80017b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80017b2:	4613      	mov	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4403      	add	r3, r0
 80017bc:	3308      	adds	r3, #8
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	1ac9      	subs	r1, r1, r3
 80017c2:	4869      	ldr	r0, [pc, #420]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 80017c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4403      	add	r3, r0
 80017d0:	330a      	adds	r3, #10
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	1ac9      	subs	r1, r1, r3
 80017d6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80017da:	f1c1 0420 	rsb	r4, r1, #32
 80017de:	f1a1 0020 	sub.w	r0, r1, #32
 80017e2:	fa22 f801 	lsr.w	r8, r2, r1
 80017e6:	fa03 f404 	lsl.w	r4, r3, r4
 80017ea:	ea48 0804 	orr.w	r8, r8, r4
 80017ee:	fa23 f000 	lsr.w	r0, r3, r0
 80017f2:	ea48 0800 	orr.w	r8, r8, r0
 80017f6:	fa23 f901 	lsr.w	r9, r3, r1
 80017fa:	fa1f f588 	uxth.w	r5, r8
 80017fe:	495a      	ldr	r1, [pc, #360]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 8001800:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	440b      	add	r3, r1
 800180c:	330a      	adds	r3, #10
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	f1c3 0140 	rsb	r1, r3, #64	; 0x40
 8001814:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001818:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800181c:	f1c1 0420 	rsb	r4, r1, #32
 8001820:	f1a1 0020 	sub.w	r0, r1, #32
 8001824:	fa22 fa01 	lsr.w	sl, r2, r1
 8001828:	fa03 f404 	lsl.w	r4, r3, r4
 800182c:	ea4a 0a04 	orr.w	sl, sl, r4
 8001830:	fa23 f000 	lsr.w	r0, r3, r0
 8001834:	ea4a 0a00 	orr.w	sl, sl, r0
 8001838:	fa23 fb01 	lsr.w	fp, r3, r1
 800183c:	fa1f f18a 	uxth.w	r1, sl
 8001840:	4849      	ldr	r0, [pc, #292]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 8001842:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4403      	add	r3, r0
 800184e:	3304      	adds	r3, #4
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	ea05 0201 	and.w	r2, r5, r1
 8001856:	b292      	uxth	r2, r2
 8001858:	801a      	strh	r2, [r3, #0]
        }
        if(RecieveMessageTable[i].length > 1){
 800185a:	4943      	ldr	r1, [pc, #268]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 800185c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800185e:	4613      	mov	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4413      	add	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	330a      	adds	r3, #10
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d96e      	bls.n	800194e <IncomingCANMessageHandler+0x28e>
			uint32_t temp = finalRxData>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
 8001870:	4b3e      	ldr	r3, [pc, #248]	; (800196c <IncomingCANMessageHandler+0x2ac>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	00d9      	lsls	r1, r3, #3
 8001876:	483c      	ldr	r0, [pc, #240]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 8001878:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800187a:	4613      	mov	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4403      	add	r3, r0
 8001884:	3308      	adds	r3, #8
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	1ac9      	subs	r1, r1, r3
 800188a:	4837      	ldr	r0, [pc, #220]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 800188c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800188e:	4613      	mov	r3, r2
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	4413      	add	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4403      	add	r3, r0
 8001898:	330a      	adds	r3, #10
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	1ac9      	subs	r1, r1, r3
 800189e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80018a2:	f1c1 0420 	rsb	r4, r1, #32
 80018a6:	f1a1 0020 	sub.w	r0, r1, #32
 80018aa:	fa22 f501 	lsr.w	r5, r2, r1
 80018ae:	61bd      	str	r5, [r7, #24]
 80018b0:	fa03 f404 	lsl.w	r4, r3, r4
 80018b4:	69bd      	ldr	r5, [r7, #24]
 80018b6:	4325      	orrs	r5, r4
 80018b8:	61bd      	str	r5, [r7, #24]
 80018ba:	fa23 f000 	lsr.w	r0, r3, r0
 80018be:	69bc      	ldr	r4, [r7, #24]
 80018c0:	4304      	orrs	r4, r0
 80018c2:	61bc      	str	r4, [r7, #24]
 80018c4:	40cb      	lsrs	r3, r1
 80018c6:	61fb      	str	r3, [r7, #28]
 80018c8:	69bd      	ldr	r5, [r7, #24]
 80018ca:	4927      	ldr	r1, [pc, #156]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 80018cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80018ce:	4613      	mov	r3, r2
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	4413      	add	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	440b      	add	r3, r1
 80018d8:	330a      	adds	r3, #10
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	f1c3 0140 	rsb	r1, r3, #64	; 0x40
 80018e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018e8:	f1c1 0420 	rsb	r4, r1, #32
 80018ec:	f1a1 0020 	sub.w	r0, r1, #32
 80018f0:	fa22 f601 	lsr.w	r6, r2, r1
 80018f4:	613e      	str	r6, [r7, #16]
 80018f6:	fa03 f404 	lsl.w	r4, r3, r4
 80018fa:	693e      	ldr	r6, [r7, #16]
 80018fc:	4326      	orrs	r6, r4
 80018fe:	613e      	str	r6, [r7, #16]
 8001900:	fa23 f000 	lsr.w	r0, r3, r0
 8001904:	693c      	ldr	r4, [r7, #16]
 8001906:	4304      	orrs	r4, r0
 8001908:	613c      	str	r4, [r7, #16]
 800190a:	40cb      	lsrs	r3, r1
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	402b      	ands	r3, r5
 8001912:	62fb      	str	r3, [r7, #44]	; 0x2c
			temp = reverseBits(temp);
 8001914:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001916:	f7ff fea5 	bl	8001664 <reverseBits>
 800191a:	62f8      	str	r0, [r7, #44]	; 0x2c
			*RecieveMessageTable[i].pointerToUserVariable = temp>>(32 - RecieveMessageTable[i].length);
 800191c:	4912      	ldr	r1, [pc, #72]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 800191e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	330a      	adds	r3, #10
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	f1c3 0320 	rsb	r3, r3, #32
 8001932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001934:	fa22 f003 	lsr.w	r0, r2, r3
 8001938:	490b      	ldr	r1, [pc, #44]	; (8001968 <IncomingCANMessageHandler+0x2a8>)
 800193a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	440b      	add	r3, r1
 8001946:	3304      	adds	r3, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	b282      	uxth	r2, r0
 800194c:	801a      	strh	r2, [r3, #0]
    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 800194e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001950:	3301      	adds	r3, #1
 8001952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001956:	2b1d      	cmp	r3, #29
 8001958:	f67f af1a 	bls.w	8001790 <IncomingCANMessageHandler+0xd0>
		}
    }
}
 800195c:	bf00      	nop
 800195e:	bf00      	nop
 8001960:	3774      	adds	r7, #116	; 0x74
 8001962:	46bd      	mov	sp, r7
 8001964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001968:	20000004 	.word	0x20000004
 800196c:	20000000 	.word	0x20000000

08001970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b099      	sub	sp, #100	; 0x64
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001976:	f000 ff9e 	bl	80028b6 <HAL_Init>
  TIM_HandleTypeDef htime2;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800197a:	f000 f8af 	bl	8001adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197e:	f000 fa6b 	bl	8001e58 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001982:	f000 f9ab 	bl	8001cdc <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8001986:	f000 fa37 	bl	8001df8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800198a:	f000 f903 	bl	8001b94 <MX_ADC1_Init>
  MX_ADC2_Init();
 800198e:	f000 f953 	bl	8001c38 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001992:	f000 f9d9 	bl	8001d48 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  // Start 0.2s timer interrupt
  HAL_TIM_Base_Start_IT(&htime2);
 8001996:	f107 0314 	add.w	r3, r7, #20
 800199a:	4618      	mov	r0, r3
 800199c:	f003 fc16 	bl	80051cc <HAL_TIM_Base_Start_IT>

  UART_st uart3 = {
 80019a0:	4b46      	ldr	r3, [pc, #280]	; (8001abc <main+0x14c>)
 80019a2:	1d3c      	adds	r4, r7, #4
 80019a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  .mode = UART_TX_RX,
	  .datasize = UART_Datasize_8,
	  .uart_num = 3
  };

  Printf_Init(&uart3);
 80019aa:	1d3b      	adds	r3, r7, #4
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 faff 	bl	8001fb0 <Printf_Init>

  CAN_Config();
 80019b2:	f000 faa9 	bl	8001f08 <CAN_Config>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80019b6:	2102      	movs	r1, #2
 80019b8:	4841      	ldr	r0, [pc, #260]	; (8001ac0 <main+0x150>)
 80019ba:	f001 fdab 	bl	8003514 <HAL_CAN_ActivateNotification>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <main+0x58>
	{
	  Error_Handler();
 80019c4:	f000 faee 	bl	8001fa4 <Error_Handler>
	}

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 80019c8:	2101      	movs	r1, #1
 80019ca:	483d      	ldr	r0, [pc, #244]	; (8001ac0 <main+0x150>)
 80019cc:	f001 fda2 	bl	8003514 <HAL_CAN_ActivateNotification>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <main+0x6a>
  {
	  Error_Handler();
 80019d6:	f000 fae5 	bl	8001fa4 <Error_Handler>
  }

  TxHeader.DLC = 8;
 80019da:	4b3a      	ldr	r3, [pc, #232]	; (8001ac4 <main+0x154>)
 80019dc:	2208      	movs	r2, #8
 80019de:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 80019e0:	4b38      	ldr	r3, [pc, #224]	; (8001ac4 <main+0x154>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 80019e6:	4b37      	ldr	r3, [pc, #220]	; (8001ac4 <main+0x154>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x200;
 80019ec:	4b35      	ldr	r3, [pc, #212]	; (8001ac4 <main+0x154>)
 80019ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f2:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime = DISABLE;
 80019f4:	4b33      	ldr	r3, [pc, #204]	; (8001ac4 <main+0x154>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	751a      	strb	r2, [r3, #20]

  TxHeader2.DLC = 8;
 80019fa:	4b33      	ldr	r3, [pc, #204]	; (8001ac8 <main+0x158>)
 80019fc:	2208      	movs	r2, #8
 80019fe:	611a      	str	r2, [r3, #16]
  TxHeader2.IDE = CAN_ID_STD;
 8001a00:	4b31      	ldr	r3, [pc, #196]	; (8001ac8 <main+0x158>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  TxHeader2.RTR = CAN_RTR_DATA;
 8001a06:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <main+0x158>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	60da      	str	r2, [r3, #12]
  TxHeader2.StdId = 0x200;
 8001a0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ac8 <main+0x158>)
 8001a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a12:	601a      	str	r2, [r3, #0]
  TxHeader2.TransmitGlobalTime = DISABLE;
 8001a14:	4b2c      	ldr	r3, [pc, #176]	; (8001ac8 <main+0x158>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	751a      	strb	r2, [r3, #20]

  TxHeader3.DLC = 8;
 8001a1a:	4b2c      	ldr	r3, [pc, #176]	; (8001acc <main+0x15c>)
 8001a1c:	2208      	movs	r2, #8
 8001a1e:	611a      	str	r2, [r3, #16]
  TxHeader3.IDE = CAN_ID_STD;
 8001a20:	4b2a      	ldr	r3, [pc, #168]	; (8001acc <main+0x15c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  TxHeader3.RTR = CAN_RTR_DATA;
 8001a26:	4b29      	ldr	r3, [pc, #164]	; (8001acc <main+0x15c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	60da      	str	r2, [r3, #12]
  TxHeader3.StdId = 0x500;
 8001a2c:	4b27      	ldr	r3, [pc, #156]	; (8001acc <main+0x15c>)
 8001a2e:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001a32:	601a      	str	r2, [r3, #0]
  TxHeader3.TransmitGlobalTime = DISABLE;
 8001a34:	4b25      	ldr	r3, [pc, #148]	; (8001acc <main+0x15c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	751a      	strb	r2, [r3, #20]

  TxHeader4.DLC = 8;
 8001a3a:	4b25      	ldr	r3, [pc, #148]	; (8001ad0 <main+0x160>)
 8001a3c:	2208      	movs	r2, #8
 8001a3e:	611a      	str	r2, [r3, #16]
  TxHeader4.IDE = CAN_ID_STD;
 8001a40:	4b23      	ldr	r3, [pc, #140]	; (8001ad0 <main+0x160>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  TxHeader4.RTR = CAN_RTR_DATA;
 8001a46:	4b22      	ldr	r3, [pc, #136]	; (8001ad0 <main+0x160>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	60da      	str	r2, [r3, #12]
  TxHeader4.StdId = 0x200;
 8001a4c:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <main+0x160>)
 8001a4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a52:	601a      	str	r2, [r3, #0]
  TxHeader4.TransmitGlobalTime = DISABLE;
 8001a54:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <main+0x160>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	751a      	strb	r2, [r3, #20]
//  TxData[4] = 0xFF;
//  TxData[5] = 0xFF;
//  TxData[6] = 0xFF;
//  TxData[7] = 0xFF;

  TxData2[0] = 0xAB;
 8001a5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ad4 <main+0x164>)
 8001a5c:	22ab      	movs	r2, #171	; 0xab
 8001a5e:	701a      	strb	r2, [r3, #0]
  TxData2[1] = 0xCD;
 8001a60:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <main+0x164>)
 8001a62:	22cd      	movs	r2, #205	; 0xcd
 8001a64:	705a      	strb	r2, [r3, #1]
  TxData2[2] = 0xEF;
 8001a66:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <main+0x164>)
 8001a68:	22ef      	movs	r2, #239	; 0xef
 8001a6a:	709a      	strb	r2, [r3, #2]
  TxData2[3] = 0x12;
 8001a6c:	4b19      	ldr	r3, [pc, #100]	; (8001ad4 <main+0x164>)
 8001a6e:	2212      	movs	r2, #18
 8001a70:	70da      	strb	r2, [r3, #3]
  TxData2[4] = 0x33;
 8001a72:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <main+0x164>)
 8001a74:	2233      	movs	r2, #51	; 0x33
 8001a76:	711a      	strb	r2, [r3, #4]
  TxData2[5] = 0x21;
 8001a78:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <main+0x164>)
 8001a7a:	2221      	movs	r2, #33	; 0x21
 8001a7c:	715a      	strb	r2, [r3, #5]
  TxData2[6] = 0x69;
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <main+0x164>)
 8001a80:	2269      	movs	r2, #105	; 0x69
 8001a82:	719a      	strb	r2, [r3, #6]
  TxData2[7] = 0x69;
 8001a84:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <main+0x164>)
 8001a86:	2269      	movs	r2, #105	; 0x69
 8001a88:	71da      	strb	r2, [r3, #7]

  TxData3[0] = 0x01;
 8001a8a:	4b13      	ldr	r3, [pc, #76]	; (8001ad8 <main+0x168>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	701a      	strb	r2, [r3, #0]
  TxData3[1] = 0x02;
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <main+0x168>)
 8001a92:	2202      	movs	r2, #2
 8001a94:	705a      	strb	r2, [r3, #1]
  TxData3[2] = 0xFF;
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <main+0x168>)
 8001a98:	22ff      	movs	r2, #255	; 0xff
 8001a9a:	709a      	strb	r2, [r3, #2]
  TxData3[3] = 0xFF;
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <main+0x168>)
 8001a9e:	22ff      	movs	r2, #255	; 0xff
 8001aa0:	70da      	strb	r2, [r3, #3]
  TxData3[4] = 0xFF;
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <main+0x168>)
 8001aa4:	22ff      	movs	r2, #255	; 0xff
 8001aa6:	711a      	strb	r2, [r3, #4]
  TxData3[5] = 0xFF;
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <main+0x168>)
 8001aaa:	22ff      	movs	r2, #255	; 0xff
 8001aac:	715a      	strb	r2, [r3, #5]
  TxData3[6] = 0xFF;
 8001aae:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <main+0x168>)
 8001ab0:	22ff      	movs	r2, #255	; 0xff
 8001ab2:	719a      	strb	r2, [r3, #6]
  TxData3[7] = 0xFF;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <main+0x168>)
 8001ab6:	22ff      	movs	r2, #255	; 0xff
 8001ab8:	71da      	strb	r2, [r3, #7]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)  {
 8001aba:	e7fe      	b.n	8001aba <main+0x14a>
 8001abc:	08009208 	.word	0x08009208
 8001ac0:	20000490 	.word	0x20000490
 8001ac4:	200005c8 	.word	0x200005c8
 8001ac8:	200005e0 	.word	0x200005e0
 8001acc:	200005f8 	.word	0x200005f8
 8001ad0:	20000610 	.word	0x20000610
 8001ad4:	20000644 	.word	0x20000644
 8001ad8:	2000064c 	.word	0x2000064c

08001adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b094      	sub	sp, #80	; 0x50
 8001ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	2234      	movs	r2, #52	; 0x34
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f004 fdb8 	bl	8006660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af0:	f107 0308 	add.w	r3, r7, #8
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <SystemClock_Config+0xb0>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	4a21      	ldr	r2, [pc, #132]	; (8001b8c <SystemClock_Config+0xb0>)
 8001b06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <SystemClock_Config+0xb0>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b18:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <SystemClock_Config+0xb4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b20:	4a1b      	ldr	r2, [pc, #108]	; (8001b90 <SystemClock_Config+0xb4>)
 8001b22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b19      	ldr	r3, [pc, #100]	; (8001b90 <SystemClock_Config+0xb4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b30:	603b      	str	r3, [r7, #0]
 8001b32:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b44:	f107 031c 	add.w	r3, r7, #28
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f002 fa2b 	bl	8003fa4 <HAL_RCC_OscConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001b54:	f000 fa26 	bl	8001fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b58:	230f      	movs	r3, #15
 8001b5a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b6c:	f107 0308 	add.w	r3, r7, #8
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f002 fcc4 	bl	8004500 <HAL_RCC_ClockConfig>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b7e:	f000 fa11 	bl	8001fa4 <Error_Handler>
  }
}
 8001b82:	bf00      	nop
 8001b84:	3750      	adds	r7, #80	; 0x50
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40007000 	.word	0x40007000

08001b94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b9a:	463b      	mov	r3, r7
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ba6:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001ba8:	4a21      	ldr	r2, [pc, #132]	; (8001c30 <MX_ADC1_Init+0x9c>)
 8001baa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001bac:	4b1f      	ldr	r3, [pc, #124]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc4:	4b19      	ldr	r3, [pc, #100]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bd4:	4a17      	ldr	r2, [pc, #92]	; (8001c34 <MX_ADC1_Init+0xa0>)
 8001bd6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001bde:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001be4:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bf2:	480e      	ldr	r0, [pc, #56]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bf4:	f000 febc 	bl	8002970 <HAL_ADC_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001bfe:	f000 f9d1 	bl	8001fa4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c0e:	463b      	mov	r3, r7
 8001c10:	4619      	mov	r1, r3
 8001c12:	4806      	ldr	r0, [pc, #24]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001c14:	f000 fef0 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c1e:	f000 f9c1 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000400 	.word	0x20000400
 8001c30:	40012000 	.word	0x40012000
 8001c34:	0f000001 	.word	0x0f000001

08001c38 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
 {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c3e:	463b      	mov	r3, r7
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001c4a:	4b21      	ldr	r3, [pc, #132]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c4c:	4a21      	ldr	r2, [pc, #132]	; (8001cd4 <MX_ADC2_Init+0x9c>)
 8001c4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c50:	4b1f      	ldr	r3, [pc, #124]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c56:	4b1e      	ldr	r3, [pc, #120]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c5c:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001c62:	4b1b      	ldr	r3, [pc, #108]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c68:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c70:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c76:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c78:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <MX_ADC2_Init+0xa0>)
 8001c7a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c7c:	4b14      	ldr	r3, [pc, #80]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001c82:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c84:	2201      	movs	r2, #1
 8001c86:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001c88:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c90:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c96:	480e      	ldr	r0, [pc, #56]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001c98:	f000 fe6a 	bl	8002970 <HAL_ADC_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001ca2:	f000 f97f 	bl	8001fa4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001caa:	2301      	movs	r3, #1
 8001cac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4806      	ldr	r0, [pc, #24]	; (8001cd0 <MX_ADC2_Init+0x98>)
 8001cb8:	f000 fe9e 	bl	80029f8 <HAL_ADC_ConfigChannel>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001cc2:	f000 f96f 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000448 	.word	0x20000448
 8001cd4:	40012100 	.word	0x40012100
 8001cd8:	0f000001 	.word	0x0f000001

08001cdc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001ce0:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001ce2:	4a18      	ldr	r2, [pc, #96]	; (8001d44 <MX_CAN1_Init+0x68>)
 8001ce4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8001ce6:	4b16      	ldr	r3, [pc, #88]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001ce8:	220a      	movs	r2, #10
 8001cea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001cec:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001cf2:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001cfa:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8001cfe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d00:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d06:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d08:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d14:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d2c:	4804      	ldr	r0, [pc, #16]	; (8001d40 <MX_CAN1_Init+0x64>)
 8001d2e:	f001 f8b3 	bl	8002e98 <HAL_CAN_Init>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001d38:	f000 f934 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000490 	.word	0x20000490
 8001d44:	40006400 	.word	0x40006400

08001d48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0310 	add.w	r3, r7, #16
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d66:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d76:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3200;
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d7e:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001d82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d90:	4813      	ldr	r0, [pc, #76]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001d92:	f003 f9c3 	bl	800511c <HAL_TIM_Base_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001d9c:	f000 f902 	bl	8001fa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001da6:	f107 0310 	add.w	r3, r7, #16
 8001daa:	4619      	mov	r1, r3
 8001dac:	480c      	ldr	r0, [pc, #48]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001dae:	f003 fba5 	bl	80054fc <HAL_TIM_ConfigClockSource>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001db8:	f000 f8f4 	bl	8001fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_TIM2_Init+0x98>)
 8001dca:	f003 fdc3 	bl	8005954 <HAL_TIMEx_MasterConfigSynchronization>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001dd4:	f000 f8e6 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200004b8 	.word	0x200004b8

08001de4 <HAL_TIM_PeriodElapsedCallback>:

// Callback function for 0.2ms time based IRQ to run control system
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  rt_OneStep();
 8001dec:	f7ff fc20 	bl	8001630 <rt_OneStep>
}
 8001df0:	bf00      	nop
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dfc:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001dfe:	4a15      	ldr	r2, [pc, #84]	; (8001e54 <MX_USART3_UART_Init+0x5c>)
 8001e00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e02:	4b13      	ldr	r3, [pc, #76]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e1e:	220c      	movs	r2, #12
 8001e20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e2e:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e3a:	4805      	ldr	r0, [pc, #20]	; (8001e50 <MX_USART3_UART_Init+0x58>)
 8001e3c:	f003 fe36 	bl	8005aac <HAL_UART_Init>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e46:	f000 f8ad 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000504 	.word	0x20000504
 8001e54:	40004800 	.word	0x40004800

08001e58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08a      	sub	sp, #40	; 0x28
 8001e5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
 8001e6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e6e:	4b24      	ldr	r3, [pc, #144]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	4a23      	ldr	r2, [pc, #140]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e78:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7a:	4b21      	ldr	r3, [pc, #132]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	4b1e      	ldr	r3, [pc, #120]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	4a1d      	ldr	r2, [pc, #116]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6313      	str	r3, [r2, #48]	; 0x30
 8001e92:	4b1b      	ldr	r3, [pc, #108]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9e:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a17      	ldr	r2, [pc, #92]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b15      	ldr	r3, [pc, #84]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb6:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a11      	ldr	r2, [pc, #68]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001ebc:	f043 0308 	orr.w	r3, r3, #8
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <MX_GPIO_Init+0xa8>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001ed4:	480b      	ldr	r0, [pc, #44]	; (8001f04 <MX_GPIO_Init+0xac>)
 8001ed6:	f002 f831 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001eda:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4804      	ldr	r0, [pc, #16]	; (8001f04 <MX_GPIO_Init+0xac>)
 8001ef4:	f001 fe76 	bl	8003be4 <HAL_GPIO_Init>

}
 8001ef8:	bf00      	nop
 8001efa:	3728      	adds	r7, #40	; 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020400 	.word	0x40020400

08001f08 <CAN_Config>:

/* USER CODE BEGIN 4 */
static void CAN_Config(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	; 0x28
 8001f0c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001f16:	2301      	movs	r3, #1
 8001f18:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8001f32:	230e      	movs	r3, #14
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001f36:	463b      	mov	r3, r7
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480a      	ldr	r0, [pc, #40]	; (8001f64 <CAN_Config+0x5c>)
 8001f3c:	f001 f8a8 	bl	8003090 <HAL_CAN_ConfigFilter>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <CAN_Config+0x42>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001f46:	f000 f82d 	bl	8001fa4 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001f4a:	4806      	ldr	r0, [pc, #24]	; (8001f64 <CAN_Config+0x5c>)
 8001f4c:	f001 f98c 	bl	8003268 <HAL_CAN_Start>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <CAN_Config+0x52>
	{
		/* Start Error */
		Error_Handler();
 8001f56:	f000 f825 	bl	8001fa4 <Error_Handler>
	}
}
 8001f5a:	bf00      	nop
 8001f5c:	3728      	adds	r7, #40	; 0x28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000490 	.word	0x20000490

08001f68 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	//Get Rx message
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001f70:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001f72:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001f74:	2100      	movs	r1, #0
 8001f76:	480a      	ldr	r0, [pc, #40]	; (8001fa0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001f78:	f001 f9ba 	bl	80032f0 <HAL_CAN_GetRxMessage>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
		Error_Handler();
 8001f82:	f000 f80f 	bl	8001fa4 <Error_Handler>
	}

	IncomingCANMessageHandler(&RxHeader.StdId, RxData);
 8001f86:	4904      	ldr	r1, [pc, #16]	; (8001f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001f88:	4804      	ldr	r0, [pc, #16]	; (8001f9c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001f8a:	f7ff fb99 	bl	80016c0 <IncomingCANMessageHandler>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000654 	.word	0x20000654
 8001f9c:	20000628 	.word	0x20000628
 8001fa0:	20000490 	.word	0x20000490

08001fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa8:	b672      	cpsid	i
}
 8001faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fac:	e7fe      	b.n	8001fac <Error_Handler+0x8>
	...

08001fb0 <Printf_Init>:

// Must be global
UART_st* Printer;


UART_Return_et Printf_Init(UART_st* uart) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  UART_Return_et response;

  // Set global to selected UART
  Printer = uart;
 8001fb8:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <Printf_Init+0x3c>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6013      	str	r3, [r2, #0]
  response = UART_Init(uart);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 fbcf 	bl	8002762 <UART_Init>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	73fb      	strb	r3, [r7, #15]

  if (response != UART_OK) {
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d001      	beq.n	8001fd2 <Printf_Init+0x22>
      return response;
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	e008      	b.n	8001fe4 <Printf_Init+0x34>
  }

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */

  setvbuf(stdout, NULL, _IONBF, 0);
 8001fd2:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <Printf_Init+0x40>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6898      	ldr	r0, [r3, #8]
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2202      	movs	r2, #2
 8001fdc:	2100      	movs	r1, #0
 8001fde:	f004 ff89 	bl	8006ef4 <setvbuf>

  return UART_OK;
 8001fe2:	2301      	movs	r3, #1
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	2000065c 	.word	0x2000065c
 8001ff0:	20000178 	.word	0x20000178

08001ff4 <_isatty>:


int _isatty(int fd) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	db04      	blt.n	800200c <_isatty+0x18>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b02      	cmp	r3, #2
 8002006:	dc01      	bgt.n	800200c <_isatty+0x18>
    return 1;
 8002008:	2301      	movs	r3, #1
 800200a:	e005      	b.n	8002018 <_isatty+0x24>

  errno = EBADF;
 800200c:	f004 fafe 	bl	800660c <__errno>
 8002010:	4603      	mov	r3, r0
 8002012:	2209      	movs	r2, #9
 8002014:	601a      	str	r2, [r3, #0]
  return 0;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_write>:

int _write(int fd, char* ptr, int len) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d002      	beq.n	8002038 <_write+0x18>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d110      	bne.n	800205a <_write+0x3a>
    response = UART_Transmit(Printer, (uint8_t*) ptr, len);
 8002038:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <_write+0x50>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	68b9      	ldr	r1, [r7, #8]
 8002042:	4618      	mov	r0, r3
 8002044:	f000 fbd5 	bl	80027f2 <UART_Transmit>
 8002048:	4603      	mov	r3, r0
 800204a:	75fb      	strb	r3, [r7, #23]

    if (response == UART_OK)
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <_write+0x36>
      return len;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	e008      	b.n	8002068 <_write+0x48>
    else
      return EIO;
 8002056:	2305      	movs	r3, #5
 8002058:	e006      	b.n	8002068 <_write+0x48>
  }

  errno = EBADF;
 800205a:	f004 fad7 	bl	800660c <__errno>
 800205e:	4603      	mov	r3, r0
 8002060:	2209      	movs	r2, #9
 8002062:	601a      	str	r2, [r3, #0]
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	2000065c 	.word	0x2000065c

08002074 <_close>:


int _close(int fd) {
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db04      	blt.n	800208c <_close+0x18>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b02      	cmp	r3, #2
 8002086:	dc01      	bgt.n	800208c <_close+0x18>
    return 0;
 8002088:	2300      	movs	r3, #0
 800208a:	e006      	b.n	800209a <_close+0x26>

  errno = EBADF;
 800208c:	f004 fabe 	bl	800660c <__errno>
 8002090:	4603      	mov	r3, r0
 8002092:	2209      	movs	r2, #9
 8002094:	601a      	str	r2, [r3, #0]
  return -1;
 8002096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800209a:	4618      	mov	r0, r3
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b084      	sub	sp, #16
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]

  (void) fd;
  (void) ptr;
  (void) dir;
  errno = EBADF;
 80020ae:	f004 faad 	bl	800660c <__errno>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2209      	movs	r2, #9
 80020b6:	601a      	str	r2, [r3, #0]
  return -1;
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <_read>:

int _read(int fd, char* ptr, int len) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDIN_FILENO) {
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d110      	bne.n	80020f8 <_read+0x34>
    response = UART_Receive(Printer, (uint8_t*) ptr, len);
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <_read+0x4c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 fba2 	bl	800282a <UART_Receive>
 80020e6:	4603      	mov	r3, r0
 80020e8:	75fb      	strb	r3, [r7, #23]
    if (response == UART_OK)
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <_read+0x30>
      return 1;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e008      	b.n	8002106 <_read+0x42>
    else
      return EIO;
 80020f4:	2305      	movs	r3, #5
 80020f6:	e006      	b.n	8002106 <_read+0x42>
  }

  errno = EBADF;
 80020f8:	f004 fa88 	bl	800660c <__errno>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2209      	movs	r2, #9
 8002100:	601a      	str	r2, [r3, #0]
  return -1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002106:	4618      	mov	r0, r3
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000065c 	.word	0x2000065c

08002114 <_fstat>:


int _fstat(int fd, struct stat* st) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	db08      	blt.n	8002136 <_fstat+0x22>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b02      	cmp	r3, #2
 8002128:	dc05      	bgt.n	8002136 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002130:	605a      	str	r2, [r3, #4]
    return 0;
 8002132:	2300      	movs	r3, #0
 8002134:	e005      	b.n	8002142 <_fstat+0x2e>
  }

  errno = EBADF;
 8002136:	f004 fa69 	bl	800660c <__errno>
 800213a:	4603      	mov	r3, r0
 800213c:	2209      	movs	r2, #9
 800213e:	601a      	str	r2, [r3, #0]
  return 0;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <HAL_MspInit+0x44>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	4a0e      	ldr	r2, [pc, #56]	; (8002190 <HAL_MspInit+0x44>)
 8002158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800215c:	6413      	str	r3, [r2, #64]	; 0x40
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <HAL_MspInit+0x44>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <HAL_MspInit+0x44>)
 800216c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <HAL_MspInit+0x44>)
 8002170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002174:	6453      	str	r3, [r2, #68]	; 0x44
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <HAL_MspInit+0x44>)
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800

08002194 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08c      	sub	sp, #48	; 0x30
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a2a      	ldr	r2, [pc, #168]	; (800225c <HAL_ADC_MspInit+0xc8>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d124      	bne.n	8002200 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021b6:	4b2a      	ldr	r3, [pc, #168]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ba:	4a29      	ldr	r2, [pc, #164]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c0:	6453      	str	r3, [r2, #68]	; 0x44
 80021c2:	4b27      	ldr	r3, [pc, #156]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	61bb      	str	r3, [r7, #24]
 80021cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ce:	4b24      	ldr	r3, [pc, #144]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	4a23      	ldr	r2, [pc, #140]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6313      	str	r3, [r2, #48]	; 0x30
 80021da:	4b21      	ldr	r3, [pc, #132]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021e6:	2301      	movs	r3, #1
 80021e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ea:	2303      	movs	r3, #3
 80021ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f2:	f107 031c 	add.w	r3, r7, #28
 80021f6:	4619      	mov	r1, r3
 80021f8:	481a      	ldr	r0, [pc, #104]	; (8002264 <HAL_ADC_MspInit+0xd0>)
 80021fa:	f001 fcf3 	bl	8003be4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80021fe:	e028      	b.n	8002252 <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a18      	ldr	r2, [pc, #96]	; (8002268 <HAL_ADC_MspInit+0xd4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d123      	bne.n	8002252 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800220a:	4b15      	ldr	r3, [pc, #84]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	4a14      	ldr	r2, [pc, #80]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 8002210:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002214:	6453      	str	r3, [r2, #68]	; 0x44
 8002216:	4b12      	ldr	r3, [pc, #72]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	4a0e      	ldr	r2, [pc, #56]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6313      	str	r3, [r2, #48]	; 0x30
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <HAL_ADC_MspInit+0xcc>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800223a:	2302      	movs	r3, #2
 800223c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800223e:	2303      	movs	r3, #3
 8002240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002246:	f107 031c 	add.w	r3, r7, #28
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	; (8002264 <HAL_ADC_MspInit+0xd0>)
 800224e:	f001 fcc9 	bl	8003be4 <HAL_GPIO_Init>
}
 8002252:	bf00      	nop
 8002254:	3730      	adds	r7, #48	; 0x30
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40012000 	.word	0x40012000
 8002260:	40023800 	.word	0x40023800
 8002264:	40020000 	.word	0x40020000
 8002268:	40012100 	.word	0x40012100

0800226c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a1f      	ldr	r2, [pc, #124]	; (8002308 <HAL_CAN_MspInit+0x9c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d137      	bne.n	80022fe <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800228e:	4b1f      	ldr	r3, [pc, #124]	; (800230c <HAL_CAN_MspInit+0xa0>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	4a1e      	ldr	r2, [pc, #120]	; (800230c <HAL_CAN_MspInit+0xa0>)
 8002294:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002298:	6413      	str	r3, [r2, #64]	; 0x40
 800229a:	4b1c      	ldr	r3, [pc, #112]	; (800230c <HAL_CAN_MspInit+0xa0>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_CAN_MspInit+0xa0>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	4a18      	ldr	r2, [pc, #96]	; (800230c <HAL_CAN_MspInit+0xa0>)
 80022ac:	f043 0308 	orr.w	r3, r3, #8
 80022b0:	6313      	str	r3, [r2, #48]	; 0x30
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_CAN_MspInit+0xa0>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	f003 0308 	and.w	r3, r3, #8
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022be:	2303      	movs	r3, #3
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80022ce:	2309      	movs	r3, #9
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	480d      	ldr	r0, [pc, #52]	; (8002310 <HAL_CAN_MspInit+0xa4>)
 80022da:	f001 fc83 	bl	8003be4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2100      	movs	r1, #0
 80022e2:	2013      	movs	r0, #19
 80022e4:	f001 fc47 	bl	8003b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80022e8:	2013      	movs	r0, #19
 80022ea:	f001 fc60 	bl	8003bae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2100      	movs	r1, #0
 80022f2:	2014      	movs	r0, #20
 80022f4:	f001 fc3f 	bl	8003b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80022f8:	2014      	movs	r0, #20
 80022fa:	f001 fc58 	bl	8003bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022fe:	bf00      	nop
 8002300:	3728      	adds	r7, #40	; 0x28
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40006400 	.word	0x40006400
 800230c:	40023800 	.word	0x40023800
 8002310:	40020c00 	.word	0x40020c00

08002314 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002324:	d113      	bne.n	800234e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002326:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <HAL_TIM_Base_MspInit+0x44>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	4a0b      	ldr	r2, [pc, #44]	; (8002358 <HAL_TIM_Base_MspInit+0x44>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6413      	str	r3, [r2, #64]	; 0x40
 8002332:	4b09      	ldr	r3, [pc, #36]	; (8002358 <HAL_TIM_Base_MspInit+0x44>)
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	201c      	movs	r0, #28
 8002344:	f001 fc17 	bl	8003b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002348:	201c      	movs	r0, #28
 800234a:	f001 fc30 	bl	8003bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40023800 	.word	0x40023800

0800235c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b0ae      	sub	sp, #184	; 0xb8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	2290      	movs	r2, #144	; 0x90
 800237a:	2100      	movs	r1, #0
 800237c:	4618      	mov	r0, r3
 800237e:	f004 f96f 	bl	8006660 <memset>
  if(huart->Instance==USART3)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a22      	ldr	r2, [pc, #136]	; (8002410 <HAL_UART_MspInit+0xb4>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d13c      	bne.n	8002406 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800238c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002390:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002392:	2300      	movs	r3, #0
 8002394:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002396:	f107 0314 	add.w	r3, r7, #20
 800239a:	4618      	mov	r0, r3
 800239c:	f002 fa96 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80023a6:	f7ff fdfd 	bl	8001fa4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80023aa:	4b1a      	ldr	r3, [pc, #104]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a19      	ldr	r2, [pc, #100]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	4b17      	ldr	r3, [pc, #92]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023c2:	4b14      	ldr	r3, [pc, #80]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a13      	ldr	r2, [pc, #76]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023c8:	f043 0308 	orr.w	r3, r3, #8
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_UART_MspInit+0xb8>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ee:	2303      	movs	r3, #3
 80023f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023f4:	2307      	movs	r3, #7
 80023f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80023fe:	4619      	mov	r1, r3
 8002400:	4805      	ldr	r0, [pc, #20]	; (8002418 <HAL_UART_MspInit+0xbc>)
 8002402:	f001 fbef 	bl	8003be4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002406:	bf00      	nop
 8002408:	37b8      	adds	r7, #184	; 0xb8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40004800 	.word	0x40004800
 8002414:	40023800 	.word	0x40023800
 8002418:	40020c00 	.word	0x40020c00

0800241c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002420:	e7fe      	b.n	8002420 <NMI_Handler+0x4>

08002422 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002426:	e7fe      	b.n	8002426 <HardFault_Handler+0x4>

08002428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800242c:	e7fe      	b.n	800242c <MemManage_Handler+0x4>

0800242e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002432:	e7fe      	b.n	8002432 <BusFault_Handler+0x4>

08002434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002438:	e7fe      	b.n	8002438 <UsageFault_Handler+0x4>

0800243a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002456:	b480      	push	{r7}
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002468:	f000 fa62 	bl	8002930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	bd80      	pop	{r7, pc}

08002470 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8002474:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002478:	4803      	ldr	r0, [pc, #12]	; (8002488 <CAN1_TX_IRQHandler+0x18>)
 800247a:	f001 fd78 	bl	8003f6e <HAL_GPIO_TogglePin>
  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800247e:	4803      	ldr	r0, [pc, #12]	; (800248c <CAN1_TX_IRQHandler+0x1c>)
 8002480:	f001 f86e 	bl	8003560 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40020400 	.word	0x40020400
 800248c:	20000490 	.word	0x20000490

08002490 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <CAN1_RX0_IRQHandler+0x10>)
 8002496:	f001 f863 	bl	8003560 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000490 	.word	0x20000490

080024a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <TIM2_IRQHandler+0x10>)
 80024aa:	f002 ff07 	bl	80052bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200004b8 	.word	0x200004b8

080024b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024c0:	4a14      	ldr	r2, [pc, #80]	; (8002514 <_sbrk+0x5c>)
 80024c2:	4b15      	ldr	r3, [pc, #84]	; (8002518 <_sbrk+0x60>)
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024cc:	4b13      	ldr	r3, [pc, #76]	; (800251c <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024d4:	4b11      	ldr	r3, [pc, #68]	; (800251c <_sbrk+0x64>)
 80024d6:	4a12      	ldr	r2, [pc, #72]	; (8002520 <_sbrk+0x68>)
 80024d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024da:	4b10      	ldr	r3, [pc, #64]	; (800251c <_sbrk+0x64>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4413      	add	r3, r2
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d207      	bcs.n	80024f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024e8:	f004 f890 	bl	800660c <__errno>
 80024ec:	4603      	mov	r3, r0
 80024ee:	220c      	movs	r2, #12
 80024f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024f6:	e009      	b.n	800250c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <_sbrk+0x64>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024fe:	4b07      	ldr	r3, [pc, #28]	; (800251c <_sbrk+0x64>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	4a05      	ldr	r2, [pc, #20]	; (800251c <_sbrk+0x64>)
 8002508:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800250a:	68fb      	ldr	r3, [r7, #12]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20080000 	.word	0x20080000
 8002518:	00000400 	.word	0x00000400
 800251c:	20000660 	.word	0x20000660
 8002520:	20000678 	.word	0x20000678

08002524 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <SystemInit+0x20>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252e:	4a05      	ldr	r2, [pc, #20]	; (8002544 <SystemInit+0x20>)
 8002530:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <UART_Select>:

/*------------- PRIVATE FUNCTION DEFINITIONS ------------ */

// UART_Select configures the corresponding UART number from a UART_st
static UART_Return_et UART_Select(UART_st* uart)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
	// Switch case for selection of 8 UARTS
	switch(uart->uart_num)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	791b      	ldrb	r3, [r3, #4]
 8002554:	3b01      	subs	r3, #1
 8002556:	2b07      	cmp	r3, #7
 8002558:	d83a      	bhi.n	80025d0 <UART_Select+0x88>
 800255a:	a201      	add	r2, pc, #4	; (adr r2, 8002560 <UART_Select+0x18>)
 800255c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002560:	08002581 	.word	0x08002581
 8002564:	0800258b 	.word	0x0800258b
 8002568:	08002595 	.word	0x08002595
 800256c:	0800259f 	.word	0x0800259f
 8002570:	080025a9 	.word	0x080025a9
 8002574:	080025b3 	.word	0x080025b3
 8002578:	080025bd 	.word	0x080025bd
 800257c:	080025c7 	.word	0x080025c7
	{
		case 1:
			uart->huart -> Instance = USART1;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <UART_Select+0x9c>)
 8002586:	601a      	str	r2, [r3, #0]
			break;
 8002588:	e024      	b.n	80025d4 <UART_Select+0x8c>
		case 2:
			uart->huart -> Instance = USART2;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a16      	ldr	r2, [pc, #88]	; (80025e8 <UART_Select+0xa0>)
 8002590:	601a      	str	r2, [r3, #0]
			break;
 8002592:	e01f      	b.n	80025d4 <UART_Select+0x8c>
		case 3:
			uart->huart -> Instance = USART3;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a14      	ldr	r2, [pc, #80]	; (80025ec <UART_Select+0xa4>)
 800259a:	601a      	str	r2, [r3, #0]
			break;
 800259c:	e01a      	b.n	80025d4 <UART_Select+0x8c>
		case 4:
			uart->huart -> Instance = UART4;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a13      	ldr	r2, [pc, #76]	; (80025f0 <UART_Select+0xa8>)
 80025a4:	601a      	str	r2, [r3, #0]
			break;
 80025a6:	e015      	b.n	80025d4 <UART_Select+0x8c>
		case 5:
			uart->huart -> Instance = UART5;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a11      	ldr	r2, [pc, #68]	; (80025f4 <UART_Select+0xac>)
 80025ae:	601a      	str	r2, [r3, #0]
			break;
 80025b0:	e010      	b.n	80025d4 <UART_Select+0x8c>
		case 6:
			uart->huart -> Instance = USART6;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a10      	ldr	r2, [pc, #64]	; (80025f8 <UART_Select+0xb0>)
 80025b8:	601a      	str	r2, [r3, #0]
			break;
 80025ba:	e00b      	b.n	80025d4 <UART_Select+0x8c>
		case 7:
			uart->huart -> Instance = UART7;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <UART_Select+0xb4>)
 80025c2:	601a      	str	r2, [r3, #0]
			break;
 80025c4:	e006      	b.n	80025d4 <UART_Select+0x8c>
		case 8:
			uart->huart -> Instance = UART8;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a0d      	ldr	r2, [pc, #52]	; (8002600 <UART_Select+0xb8>)
 80025cc:	601a      	str	r2, [r3, #0]
			break;
 80025ce:	e001      	b.n	80025d4 <UART_Select+0x8c>
		default:
			return INVALID_UART_NUM;
 80025d0:	2305      	movs	r3, #5
 80025d2:	e000      	b.n	80025d6 <UART_Select+0x8e>
	}

	return UART_OK;
 80025d4:	2301      	movs	r3, #1
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40011000 	.word	0x40011000
 80025e8:	40004400 	.word	0x40004400
 80025ec:	40004800 	.word	0x40004800
 80025f0:	40004c00 	.word	0x40004c00
 80025f4:	40005000 	.word	0x40005000
 80025f8:	40011400 	.word	0x40011400
 80025fc:	40007800 	.word	0x40007800
 8002600:	40007c00 	.word	0x40007c00

08002604 <UART_Baud_Rate_Select>:

// UART_Baud_Rate_Select configures the baud rate from the one specified in baudrate
static UART_Return_et UART_Baud_Rate_Select(UART_st* uart)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
	// Baud rate must be between 123 Bits/s and 500 KBits/s, stated in .ioc requirements
	if(uart->baudrate < MIN_UART_BAUDRATE || uart->baudrate > MAX_UART_BAUDRATE){
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2b7a      	cmp	r3, #122	; 0x7a
 8002612:	d904      	bls.n	800261e <UART_Baud_Rate_Select+0x1a>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a08      	ldr	r2, [pc, #32]	; (800263c <UART_Baud_Rate_Select+0x38>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d901      	bls.n	8002622 <UART_Baud_Rate_Select+0x1e>
		return BAUDRATE_OUT_OF_BOUNDS;
 800261e:	2302      	movs	r3, #2
 8002620:	e005      	b.n	800262e <UART_Baud_Rate_Select+0x2a>
	}

	uart->huart->Init.BaudRate = uart->baudrate;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6892      	ldr	r2, [r2, #8]
 800262a:	605a      	str	r2, [r3, #4]

	return UART_OK;
 800262c:	2301      	movs	r3, #1
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	0007a120 	.word	0x0007a120

08002640 <UART_Datasize_Select>:

// UART_Datasize_Select configures the data size from a UART_Datasize_et
static UART_Return_et UART_Datasize_Select(UART_st* uart)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	switch(uart->datasize)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	7b1b      	ldrb	r3, [r3, #12]
 800264c:	2b09      	cmp	r3, #9
 800264e:	d011      	beq.n	8002674 <UART_Datasize_Select+0x34>
 8002650:	2b09      	cmp	r3, #9
 8002652:	dc15      	bgt.n	8002680 <UART_Datasize_Select+0x40>
 8002654:	2b07      	cmp	r3, #7
 8002656:	d002      	beq.n	800265e <UART_Datasize_Select+0x1e>
 8002658:	2b08      	cmp	r3, #8
 800265a:	d006      	beq.n	800266a <UART_Datasize_Select+0x2a>
 800265c:	e010      	b.n	8002680 <UART_Datasize_Select+0x40>
	{
		case UART_Datasize_7:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_7B;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002666:	609a      	str	r2, [r3, #8]
			break;
 8002668:	e00c      	b.n	8002684 <UART_Datasize_Select+0x44>
		case UART_Datasize_8:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_8B;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
			break;
 8002672:	e007      	b.n	8002684 <UART_Datasize_Select+0x44>
		case UART_Datasize_9:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_9B;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800267c:	609a      	str	r2, [r3, #8]
			break;
 800267e:	e001      	b.n	8002684 <UART_Datasize_Select+0x44>
		default:
			return INVALID_DATASIZE;
 8002680:	2306      	movs	r3, #6
 8002682:	e000      	b.n	8002686 <UART_Datasize_Select+0x46>
	}

	return UART_OK;
 8002684:	2301      	movs	r3, #1
}
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <UART_Mode_Select>:

// UART_Mode_Select configures the mode based on a UART_Mode_et
static UART_Return_et UART_Mode_Select(UART_st* uart)
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
	switch(uart->mode)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7b5b      	ldrb	r3, [r3, #13]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d010      	beq.n	80026c4 <UART_Mode_Select+0x32>
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	dc13      	bgt.n	80026ce <UART_Mode_Select+0x3c>
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d002      	beq.n	80026b0 <UART_Mode_Select+0x1e>
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d005      	beq.n	80026ba <UART_Mode_Select+0x28>
 80026ae:	e00e      	b.n	80026ce <UART_Mode_Select+0x3c>
	{
		case UART_RX:
			uart->huart -> Init.Mode = UART_MODE_RX;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2204      	movs	r2, #4
 80026b6:	615a      	str	r2, [r3, #20]
			break;
 80026b8:	e00b      	b.n	80026d2 <UART_Mode_Select+0x40>
		case UART_TX:
			uart->huart -> Init.Mode = UART_MODE_TX;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2208      	movs	r2, #8
 80026c0:	615a      	str	r2, [r3, #20]
			break;
 80026c2:	e006      	b.n	80026d2 <UART_Mode_Select+0x40>
		case UART_TX_RX:
			uart->huart -> Init.Mode = UART_MODE_TX_RX;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	220c      	movs	r2, #12
 80026ca:	615a      	str	r2, [r3, #20]
			break;
 80026cc:	e001      	b.n	80026d2 <UART_Mode_Select+0x40>
		default:
			return INVALID_MODE;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e000      	b.n	80026d4 <UART_Mode_Select+0x42>
	}

	return UART_OK;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <UART_MSB_Select>:

// UART_MSB_Select configures the bit position based on a UART_Bit_Position_et
static UART_Return_et UART_MSB_Select(UART_st* uart)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	switch(uart->bit_position){
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	7b9b      	ldrb	r3, [r3, #14]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d002      	beq.n	80026f6 <UART_MSB_Select+0x16>
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d005      	beq.n	8002700 <UART_MSB_Select+0x20>
 80026f4:	e00e      	b.n	8002714 <UART_MSB_Select+0x34>
		case LSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2200      	movs	r2, #0
 80026fc:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80026fe:	e00b      	b.n	8002718 <UART_MSB_Select+0x38>
		case MSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2280      	movs	r2, #128	; 0x80
 8002706:	625a      	str	r2, [r3, #36]	; 0x24
			uart->huart -> AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002710:	649a      	str	r2, [r3, #72]	; 0x48
			break;
 8002712:	e001      	b.n	8002718 <UART_MSB_Select+0x38>
		default:
			return INVALID_BIT_POSITION;
 8002714:	2304      	movs	r3, #4
 8002716:	e000      	b.n	800271a <UART_MSB_Select+0x3a>
	}

	return UART_OK;
 8002718:	2301      	movs	r3, #1
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <UART_Default_Configs>:

// Current configurations that are not being modified
static void UART_Default_Configs(UART_st* uart)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
	uart->huart -> Init.StopBits = UART_STOPBITS_1;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
	uart->huart -> Init.Parity = UART_PARITY_NONE;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
	uart->huart -> Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2200      	movs	r2, #0
 8002744:	619a      	str	r2, [r3, #24]
	uart->huart -> Init.OverSampling = UART_OVERSAMPLING_16;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
	uart->huart -> Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2200      	movs	r2, #0
 8002754:	621a      	str	r2, [r3, #32]
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <UART_Init>:

/*------------- PUBLIC FUNCTION DEFINITIONS ------------- */

UART_Return_et UART_Init(UART_st* uart)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b084      	sub	sp, #16
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
	UART_Return_et response;

	response = UART_Select(uart);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff feec 	bl	8002548 <UART_Select>
 8002770:	4603      	mov	r3, r0
 8002772:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d001      	beq.n	800277e <UART_Init+0x1c>
		return response;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	e035      	b.n	80027ea <UART_Init+0x88>
	}

	response = UART_Baud_Rate_Select(uart);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f7ff ff40 	bl	8002604 <UART_Baud_Rate_Select>
 8002784:	4603      	mov	r3, r0
 8002786:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d001      	beq.n	8002792 <UART_Init+0x30>
		return response;
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	e02b      	b.n	80027ea <UART_Init+0x88>
	}

	response = UART_Datasize_Select(uart);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ff54 	bl	8002640 <UART_Datasize_Select>
 8002798:	4603      	mov	r3, r0
 800279a:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d001      	beq.n	80027a6 <UART_Init+0x44>
		return response;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	e021      	b.n	80027ea <UART_Init+0x88>
	}

	response = UART_Mode_Select(uart);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ff73 	bl	8002692 <UART_Mode_Select>
 80027ac:	4603      	mov	r3, r0
 80027ae:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d001      	beq.n	80027ba <UART_Init+0x58>
		return response;
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	e017      	b.n	80027ea <UART_Init+0x88>
	}

	response = UART_MSB_Select(uart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ff90 	bl	80026e0 <UART_MSB_Select>
 80027c0:	4603      	mov	r3, r0
 80027c2:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d001      	beq.n	80027ce <UART_Init+0x6c>
		return response;
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	e00d      	b.n	80027ea <UART_Init+0x88>
	}

	UART_Default_Configs(uart);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff ffa9 	bl	8002726 <UART_Default_Configs>

	if (HAL_UART_Init(uart->huart) != HAL_OK) { Error_Handler(); }
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f003 f967 	bl	8005aac <HAL_UART_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <UART_Init+0x86>
 80027e4:	f7ff fbde 	bl	8001fa4 <Error_Handler>

	return UART_OK;
 80027e8:	2301      	movs	r3, #1
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <UART_Transmit>:

// Uses the HAL UART Transmit to transmit a buffer's contents over the channel specified in the uart struct
UART_Return_et UART_Transmit(UART_st* uart, uint8_t tx_buf[], uint8_t buf_len)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b086      	sub	sp, #24
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	60b9      	str	r1, [r7, #8]
 80027fc:	4613      	mov	r3, r2
 80027fe:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef tx_response;

	tx_response = HAL_UART_Transmit(uart->huart, tx_buf, buf_len, TIMEOUT);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6818      	ldr	r0, [r3, #0]
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	b29a      	uxth	r2, r3
 8002808:	f241 3388 	movw	r3, #5000	; 0x1388
 800280c:	68b9      	ldr	r1, [r7, #8]
 800280e:	f003 f99b 	bl	8005b48 <HAL_UART_Transmit>
 8002812:	4603      	mov	r3, r0
 8002814:	75fb      	strb	r3, [r7, #23]
	if (tx_response != HAL_OK) {
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <UART_Transmit+0x2e>
		return TRANSMIT_FAILED;
 800281c:	2307      	movs	r3, #7
 800281e:	e000      	b.n	8002822 <UART_Transmit+0x30>
	}

	return UART_OK;
 8002820:	2301      	movs	r3, #1
}
 8002822:	4618      	mov	r0, r3
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <UART_Receive>:

// TODO: check the rx_buf dataframe being sent (casting currently)
UART_Return_et UART_Receive(UART_st* uart, uint8_t rx_buf[], uint8_t buf_len)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	60f8      	str	r0, [r7, #12]
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	4613      	mov	r3, r2
 8002836:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef rx_response;

	rx_response = HAL_UART_Receive(uart->huart, rx_buf, buf_len, TIMEOUT);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	b29a      	uxth	r2, r3
 8002840:	f241 3388 	movw	r3, #5000	; 0x1388
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	f003 fa02 	bl	8005c4e <HAL_UART_Receive>
 800284a:	4603      	mov	r3, r0
 800284c:	75fb      	strb	r3, [r7, #23]
	if (rx_response != HAL_OK) {
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <UART_Receive+0x2e>
		return RECEIVE_FAILED;
 8002854:	2308      	movs	r3, #8
 8002856:	e000      	b.n	800285a <UART_Receive+0x30>
	}

	return UART_OK;
 8002858:	2301      	movs	r3, #1
}
 800285a:	4618      	mov	r0, r3
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
	...

08002864 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002864:	f8df d034 	ldr.w	sp, [pc, #52]	; 800289c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002868:	480d      	ldr	r0, [pc, #52]	; (80028a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800286a:	490e      	ldr	r1, [pc, #56]	; (80028a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800286c:	4a0e      	ldr	r2, [pc, #56]	; (80028a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800286e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002870:	e002      	b.n	8002878 <LoopCopyDataInit>

08002872 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002872:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002874:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002876:	3304      	adds	r3, #4

08002878 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002878:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800287a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800287c:	d3f9      	bcc.n	8002872 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800287e:	4a0b      	ldr	r2, [pc, #44]	; (80028ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002880:	4c0b      	ldr	r4, [pc, #44]	; (80028b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002882:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002884:	e001      	b.n	800288a <LoopFillZerobss>

08002886 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002886:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002888:	3204      	adds	r2, #4

0800288a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800288a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800288c:	d3fb      	bcc.n	8002886 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800288e:	f7ff fe49 	bl	8002524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002892:	f003 fec1 	bl	8006618 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002896:	f7ff f86b 	bl	8001970 <main>
  bx  lr    
 800289a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800289c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80028a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028a4:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 80028a8:	08009674 	.word	0x08009674
  ldr r2, =_sbss
 80028ac:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80028b0:	20000678 	.word	0x20000678

080028b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028b4:	e7fe      	b.n	80028b4 <ADC_IRQHandler>

080028b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028ba:	2003      	movs	r0, #3
 80028bc:	f001 f950 	bl	8003b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028c0:	200f      	movs	r0, #15
 80028c2:	f000 f805 	bl	80028d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028c6:	f7ff fc41 	bl	800214c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028d8:	4b12      	ldr	r3, [pc, #72]	; (8002924 <HAL_InitTick+0x54>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b12      	ldr	r3, [pc, #72]	; (8002928 <HAL_InitTick+0x58>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4619      	mov	r1, r3
 80028e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	f001 f96b 	bl	8003bca <HAL_SYSTICK_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e00e      	b.n	800291c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b0f      	cmp	r3, #15
 8002902:	d80a      	bhi.n	800291a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002904:	2200      	movs	r2, #0
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800290c:	f001 f933 	bl	8003b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002910:	4a06      	ldr	r2, [pc, #24]	; (800292c <HAL_InitTick+0x5c>)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	e000      	b.n	800291c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	2000016c 	.word	0x2000016c
 8002928:	20000174 	.word	0x20000174
 800292c:	20000170 	.word	0x20000170

08002930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <HAL_IncTick+0x20>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	4b06      	ldr	r3, [pc, #24]	; (8002954 <HAL_IncTick+0x24>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4413      	add	r3, r2
 8002940:	4a04      	ldr	r2, [pc, #16]	; (8002954 <HAL_IncTick+0x24>)
 8002942:	6013      	str	r3, [r2, #0]
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20000174 	.word	0x20000174
 8002954:	20000664 	.word	0x20000664

08002958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <HAL_GetTick+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000664 	.word	0x20000664

08002970 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e031      	b.n	80029ea <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	2b00      	cmp	r3, #0
 800298c:	d109      	bne.n	80029a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff fc00 	bl	8002194 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d116      	bne.n	80029dc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_ADC_Init+0x84>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	f043 0202 	orr.w	r2, r3, #2
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f970 	bl	8002ca4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	f023 0303 	bic.w	r3, r3, #3
 80029d2:	f043 0201 	orr.w	r2, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	641a      	str	r2, [r3, #64]	; 0x40
 80029da:	e001      	b.n	80029e0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	ffffeefd 	.word	0xffffeefd

080029f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1c>
 8002a10:	2302      	movs	r3, #2
 8002a12:	e136      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x28a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b09      	cmp	r3, #9
 8002a22:	d93a      	bls.n	8002a9a <HAL_ADC_ConfigChannel+0xa2>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a2c:	d035      	beq.n	8002a9a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68d9      	ldr	r1, [r3, #12]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	3b1e      	subs	r3, #30
 8002a44:	2207      	movs	r2, #7
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	400a      	ands	r2, r1
 8002a52:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a8d      	ldr	r2, [pc, #564]	; (8002c90 <HAL_ADC_ConfigChannel+0x298>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d10a      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68d9      	ldr	r1, [r3, #12]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	061a      	lsls	r2, r3, #24
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a72:	e035      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68d9      	ldr	r1, [r3, #12]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	4618      	mov	r0, r3
 8002a86:	4603      	mov	r3, r0
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	4403      	add	r3, r0
 8002a8c:	3b1e      	subs	r3, #30
 8002a8e:	409a      	lsls	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a98:	e022      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6919      	ldr	r1, [r3, #16]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	4413      	add	r3, r2
 8002aae:	2207      	movs	r2, #7
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43da      	mvns	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	400a      	ands	r2, r1
 8002abc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6919      	ldr	r1, [r3, #16]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	4618      	mov	r0, r3
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4403      	add	r3, r0
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b06      	cmp	r3, #6
 8002ae6:	d824      	bhi.n	8002b32 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	3b05      	subs	r3, #5
 8002afa:	221f      	movs	r2, #31
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	43da      	mvns	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	400a      	ands	r2, r1
 8002b08:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	4618      	mov	r0, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	3b05      	subs	r3, #5
 8002b24:	fa00 f203 	lsl.w	r2, r0, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b30:	e04c      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b0c      	cmp	r3, #12
 8002b38:	d824      	bhi.n	8002b84 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	3b23      	subs	r3, #35	; 0x23
 8002b4c:	221f      	movs	r2, #31
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	43da      	mvns	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	400a      	ands	r2, r1
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	3b23      	subs	r3, #35	; 0x23
 8002b76:	fa00 f203 	lsl.w	r2, r0, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	631a      	str	r2, [r3, #48]	; 0x30
 8002b82:	e023      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	3b41      	subs	r3, #65	; 0x41
 8002b96:	221f      	movs	r2, #31
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	400a      	ands	r2, r1
 8002ba4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	3b41      	subs	r3, #65	; 0x41
 8002bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a30      	ldr	r2, [pc, #192]	; (8002c94 <HAL_ADC_ConfigChannel+0x29c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d10a      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x1f4>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002bde:	d105      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002be0:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a2c      	ldr	r2, [pc, #176]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002be6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002bea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a28      	ldr	r2, [pc, #160]	; (8002c94 <HAL_ADC_ConfigChannel+0x29c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d10f      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x21e>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b12      	cmp	r3, #18
 8002bfc:	d10b      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002bfe:	4b26      	ldr	r3, [pc, #152]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4a25      	ldr	r2, [pc, #148]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c04:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c08:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002c0a:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	4a22      	ldr	r2, [pc, #136]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c14:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a1e      	ldr	r2, [pc, #120]	; (8002c94 <HAL_ADC_ConfigChannel+0x29c>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d12b      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x280>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a1a      	ldr	r2, [pc, #104]	; (8002c90 <HAL_ADC_ConfigChannel+0x298>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d003      	beq.n	8002c32 <HAL_ADC_ConfigChannel+0x23a>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b11      	cmp	r3, #17
 8002c30:	d122      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	4a18      	ldr	r2, [pc, #96]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c38:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002c3c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002c3e:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4a15      	ldr	r2, [pc, #84]	; (8002c98 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c48:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a10      	ldr	r2, [pc, #64]	; (8002c90 <HAL_ADC_ConfigChannel+0x298>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d111      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002c54:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <HAL_ADC_ConfigChannel+0x2a4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a11      	ldr	r2, [pc, #68]	; (8002ca0 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5e:	0c9a      	lsrs	r2, r3, #18
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002c6a:	e002      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1f9      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	10000012 	.word	0x10000012
 8002c94:	40012000 	.word	0x40012000
 8002c98:	40012300 	.word	0x40012300
 8002c9c:	2000016c 	.word	0x2000016c
 8002ca0:	431bde83 	.word	0x431bde83

08002ca4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002cac:	4b78      	ldr	r3, [pc, #480]	; (8002e90 <ADC_Init+0x1ec>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	4a77      	ldr	r2, [pc, #476]	; (8002e90 <ADC_Init+0x1ec>)
 8002cb2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002cb6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002cb8:	4b75      	ldr	r3, [pc, #468]	; (8002e90 <ADC_Init+0x1ec>)
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4973      	ldr	r1, [pc, #460]	; (8002e90 <ADC_Init+0x1ec>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6859      	ldr	r1, [r3, #4]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	021a      	lsls	r2, r3, #8
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002cf8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	6859      	ldr	r1, [r3, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6899      	ldr	r1, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d32:	4a58      	ldr	r2, [pc, #352]	; (8002e94 <ADC_Init+0x1f0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d022      	beq.n	8002d7e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6899      	ldr	r1, [r3, #8]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6899      	ldr	r1, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	e00f      	b.n	8002d9e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0202 	bic.w	r2, r2, #2
 8002dac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6899      	ldr	r1, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	005a      	lsls	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d01b      	beq.n	8002e04 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002dea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6859      	ldr	r1, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df6:	3b01      	subs	r3, #1
 8002df8:	035a      	lsls	r2, r3, #13
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	605a      	str	r2, [r3, #4]
 8002e02:	e007      	b.n	8002e14 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002e22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	051a      	lsls	r2, r3, #20
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002e48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6899      	ldr	r1, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e56:	025a      	lsls	r2, r3, #9
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6899      	ldr	r1, [r3, #8]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	029a      	lsls	r2, r3, #10
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	609a      	str	r2, [r3, #8]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40012300 	.word	0x40012300
 8002e94:	0f000001 	.word	0x0f000001

08002e98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e0ed      	b.n	8003086 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d102      	bne.n	8002ebc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff f9d8 	bl	800226c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ecc:	f7ff fd44 	bl	8002958 <HAL_GetTick>
 8002ed0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ed2:	e012      	b.n	8002efa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ed4:	f7ff fd40 	bl	8002958 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b0a      	cmp	r3, #10
 8002ee0:	d90b      	bls.n	8002efa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2205      	movs	r2, #5
 8002ef2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e0c5      	b.n	8003086 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d0e5      	beq.n	8002ed4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0202 	bic.w	r2, r2, #2
 8002f16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f18:	f7ff fd1e 	bl	8002958 <HAL_GetTick>
 8002f1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f1e:	e012      	b.n	8002f46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f20:	f7ff fd1a 	bl	8002958 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b0a      	cmp	r3, #10
 8002f2c:	d90b      	bls.n	8002f46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2205      	movs	r2, #5
 8002f3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e09f      	b.n	8003086 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1e5      	bne.n	8002f20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	7e1b      	ldrb	r3, [r3, #24]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d108      	bne.n	8002f6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e007      	b.n	8002f7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	7e5b      	ldrb	r3, [r3, #25]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d108      	bne.n	8002f98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e007      	b.n	8002fa8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	7e9b      	ldrb	r3, [r3, #26]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d108      	bne.n	8002fc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0220 	orr.w	r2, r2, #32
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	e007      	b.n	8002fd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0220 	bic.w	r2, r2, #32
 8002fd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7edb      	ldrb	r3, [r3, #27]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d108      	bne.n	8002fec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0210 	bic.w	r2, r2, #16
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	e007      	b.n	8002ffc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 0210 	orr.w	r2, r2, #16
 8002ffa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	7f1b      	ldrb	r3, [r3, #28]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d108      	bne.n	8003016 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0208 	orr.w	r2, r2, #8
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	e007      	b.n	8003026 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0208 	bic.w	r2, r2, #8
 8003024:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	7f5b      	ldrb	r3, [r3, #29]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d108      	bne.n	8003040 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f042 0204 	orr.w	r2, r2, #4
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	e007      	b.n	8003050 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0204 	bic.w	r2, r2, #4
 800304e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	431a      	orrs	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	ea42 0103 	orr.w	r1, r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	1e5a      	subs	r2, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003090:	b480      	push	{r7}
 8003092:	b087      	sub	sp, #28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80030a8:	7cfb      	ldrb	r3, [r7, #19]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d003      	beq.n	80030b6 <HAL_CAN_ConfigFilter+0x26>
 80030ae:	7cfb      	ldrb	r3, [r7, #19]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	f040 80c7 	bne.w	8003244 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a69      	ldr	r2, [pc, #420]	; (8003260 <HAL_CAN_ConfigFilter+0x1d0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d001      	beq.n	80030c4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80030c0:	4b68      	ldr	r3, [pc, #416]	; (8003264 <HAL_CAN_ConfigFilter+0x1d4>)
 80030c2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030ca:	f043 0201 	orr.w	r2, r3, #1
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	4a63      	ldr	r2, [pc, #396]	; (8003264 <HAL_CAN_ConfigFilter+0x1d4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d111      	bne.n	8003100 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030e2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	431a      	orrs	r2, r3
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	2201      	movs	r2, #1
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	43db      	mvns	r3, r3
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d123      	bne.n	8003172 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	43db      	mvns	r3, r3
 8003134:	401a      	ands	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800314c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	3248      	adds	r2, #72	; 0x48
 8003152:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003166:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003168:	6979      	ldr	r1, [r7, #20]
 800316a:	3348      	adds	r3, #72	; 0x48
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	440b      	add	r3, r1
 8003170:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d122      	bne.n	80031c0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	431a      	orrs	r2, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800319a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	3248      	adds	r2, #72	; 0x48
 80031a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031b6:	6979      	ldr	r1, [r7, #20]
 80031b8:	3348      	adds	r3, #72	; 0x48
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	440b      	add	r3, r1
 80031be:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d109      	bne.n	80031dc <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	43db      	mvns	r3, r3
 80031d2:	401a      	ands	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80031da:	e007      	b.n	80031ec <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	431a      	orrs	r2, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	401a      	ands	r2, r3
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003206:	e007      	b.n	8003218 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	431a      	orrs	r2, r3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d107      	bne.n	8003230 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	431a      	orrs	r2, r3
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003236:	f023 0201 	bic.w	r2, r3, #1
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	e006      	b.n	8003252 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003248:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
  }
}
 8003252:	4618      	mov	r0, r3
 8003254:	371c      	adds	r7, #28
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40003400 	.word	0x40003400
 8003264:	40006400 	.word	0x40006400

08003268 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b01      	cmp	r3, #1
 800327a:	d12e      	bne.n	80032da <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0201 	bic.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003294:	f7ff fb60 	bl	8002958 <HAL_GetTick>
 8003298:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800329a:	e012      	b.n	80032c2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800329c:	f7ff fb5c 	bl	8002958 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b0a      	cmp	r3, #10
 80032a8:	d90b      	bls.n	80032c2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2205      	movs	r2, #5
 80032ba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e012      	b.n	80032e8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1e5      	bne.n	800329c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	e006      	b.n	80032e8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
  }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003304:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d003      	beq.n	8003314 <HAL_CAN_GetRxMessage+0x24>
 800330c:	7dfb      	ldrb	r3, [r7, #23]
 800330e:	2b02      	cmp	r3, #2
 8003310:	f040 80f3 	bne.w	80034fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10e      	bne.n	8003338 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d116      	bne.n	8003356 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0e7      	b.n	8003508 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d107      	bne.n	8003356 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e0d8      	b.n	8003508 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	331b      	adds	r3, #27
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	4413      	add	r3, r2
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0204 	and.w	r2, r3, #4
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d10c      	bne.n	800338e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	331b      	adds	r3, #27
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	4413      	add	r3, r2
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0d5b      	lsrs	r3, r3, #21
 8003384:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	e00b      	b.n	80033a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	331b      	adds	r3, #27
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	4413      	add	r3, r2
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	08db      	lsrs	r3, r3, #3
 800339e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	331b      	adds	r3, #27
 80033ae:	011b      	lsls	r3, r3, #4
 80033b0:	4413      	add	r3, r2
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0202 	and.w	r2, r3, #2
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	331b      	adds	r3, #27
 80033c4:	011b      	lsls	r3, r3, #4
 80033c6:	4413      	add	r3, r2
 80033c8:	3304      	adds	r3, #4
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 020f 	and.w	r2, r3, #15
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	331b      	adds	r3, #27
 80033dc:	011b      	lsls	r3, r3, #4
 80033de:	4413      	add	r3, r2
 80033e0:	3304      	adds	r3, #4
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0a1b      	lsrs	r3, r3, #8
 80033e6:	b2da      	uxtb	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	331b      	adds	r3, #27
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	4413      	add	r3, r2
 80033f8:	3304      	adds	r3, #4
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	0c1b      	lsrs	r3, r3, #16
 80033fe:	b29a      	uxth	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	4413      	add	r3, r2
 800340e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	b2da      	uxtb	r2, r3
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	4413      	add	r3, r2
 8003424:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	0a1a      	lsrs	r2, r3, #8
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	3301      	adds	r3, #1
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	4413      	add	r3, r2
 800343e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0c1a      	lsrs	r2, r3, #16
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	3302      	adds	r3, #2
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	4413      	add	r3, r2
 8003458:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	0e1a      	lsrs	r2, r3, #24
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	3303      	adds	r3, #3
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	4413      	add	r3, r2
 8003472:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	3304      	adds	r3, #4
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	4413      	add	r3, r2
 800348a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	0a1a      	lsrs	r2, r3, #8
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	3305      	adds	r3, #5
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0c1a      	lsrs	r2, r3, #16
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	3306      	adds	r3, #6
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	4413      	add	r3, r2
 80034be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	0e1a      	lsrs	r2, r3, #24
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	3307      	adds	r3, #7
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d108      	bne.n	80034e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0220 	orr.w	r2, r2, #32
 80034e2:	60da      	str	r2, [r3, #12]
 80034e4:	e007      	b.n	80034f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f042 0220 	orr.w	r2, r2, #32
 80034f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e006      	b.n	8003508 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
  }
}
 8003508:	4618      	mov	r0, r3
 800350a:	371c      	adds	r7, #28
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003524:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d002      	beq.n	8003532 <HAL_CAN_ActivateNotification+0x1e>
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d109      	bne.n	8003546 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6959      	ldr	r1, [r3, #20]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	e006      	b.n	8003554 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
  }
}
 8003554:	4618      	mov	r0, r3
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b08a      	sub	sp, #40	; 0x28
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003568:	2300      	movs	r3, #0
 800356a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d07c      	beq.n	80036a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d023      	beq.n	80035f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2201      	movs	r2, #1
 80035b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f983 	bl	80038ce <HAL_CAN_TxMailbox0CompleteCallback>
 80035c8:	e016      	b.n	80035f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80035d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035da:	627b      	str	r3, [r7, #36]	; 0x24
 80035dc:	e00c      	b.n	80035f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d004      	beq.n	80035f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80035e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035ee:	627b      	str	r3, [r7, #36]	; 0x24
 80035f0:	e002      	b.n	80035f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f989 	bl	800390a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d024      	beq.n	800364c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f44f 7280 	mov.w	r2, #256	; 0x100
 800360a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f963 	bl	80038e2 <HAL_CAN_TxMailbox1CompleteCallback>
 800361c:	e016      	b.n	800364c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003624:	2b00      	cmp	r3, #0
 8003626:	d004      	beq.n	8003632 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
 8003630:	e00c      	b.n	800364c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003638:	2b00      	cmp	r3, #0
 800363a:	d004      	beq.n	8003646 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003642:	627b      	str	r3, [r7, #36]	; 0x24
 8003644:	e002      	b.n	800364c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f969 	bl	800391e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d024      	beq.n	80036a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800365e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f943 	bl	80038f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8003670:	e016      	b.n	80036a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d004      	beq.n	8003686 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
 8003684:	e00c      	b.n	80036a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003696:	627b      	str	r3, [r7, #36]	; 0x24
 8003698:	e002      	b.n	80036a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f949 	bl	8003932 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	f003 0308 	and.w	r3, r3, #8
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00c      	beq.n	80036c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d007      	beq.n	80036c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2210      	movs	r2, #16
 80036c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80036c4:	6a3b      	ldr	r3, [r7, #32]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00b      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d006      	beq.n	80036e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2208      	movs	r2, #8
 80036de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f930 	bl	8003946 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d009      	beq.n	8003704 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7fe fc32 	bl	8001f68 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003704:	6a3b      	ldr	r3, [r7, #32]
 8003706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00c      	beq.n	8003728 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	f003 0310 	and.w	r3, r3, #16
 8003714:	2b00      	cmp	r3, #0
 8003716:	d007      	beq.n	8003728 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800371e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2210      	movs	r2, #16
 8003726:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003728:	6a3b      	ldr	r3, [r7, #32]
 800372a:	f003 0320 	and.w	r3, r3, #32
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00b      	beq.n	800374a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d006      	beq.n	800374a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2208      	movs	r2, #8
 8003742:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f912 	bl	800396e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b00      	cmp	r3, #0
 8003752:	d009      	beq.n	8003768 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d002      	beq.n	8003768 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 f8f9 	bl	800395a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00b      	beq.n	800378a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	f003 0310 	and.w	r3, r3, #16
 8003778:	2b00      	cmp	r3, #0
 800377a:	d006      	beq.n	800378a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2210      	movs	r2, #16
 8003782:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 f8fc 	bl	8003982 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00b      	beq.n	80037ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d006      	beq.n	80037ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2208      	movs	r2, #8
 80037a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f8f5 	bl	8003996 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d07b      	beq.n	80038ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d072      	beq.n	80038a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d008      	beq.n	80037dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	f043 0301 	orr.w	r3, r3, #1
 80037da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d008      	beq.n	80037f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	f043 0302 	orr.w	r3, r3, #2
 80037f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d008      	beq.n	8003814 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	f043 0304 	orr.w	r3, r3, #4
 8003812:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800381a:	2b00      	cmp	r3, #0
 800381c:	d043      	beq.n	80038a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003824:	2b00      	cmp	r3, #0
 8003826:	d03e      	beq.n	80038a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800382e:	2b60      	cmp	r3, #96	; 0x60
 8003830:	d02b      	beq.n	800388a <HAL_CAN_IRQHandler+0x32a>
 8003832:	2b60      	cmp	r3, #96	; 0x60
 8003834:	d82e      	bhi.n	8003894 <HAL_CAN_IRQHandler+0x334>
 8003836:	2b50      	cmp	r3, #80	; 0x50
 8003838:	d022      	beq.n	8003880 <HAL_CAN_IRQHandler+0x320>
 800383a:	2b50      	cmp	r3, #80	; 0x50
 800383c:	d82a      	bhi.n	8003894 <HAL_CAN_IRQHandler+0x334>
 800383e:	2b40      	cmp	r3, #64	; 0x40
 8003840:	d019      	beq.n	8003876 <HAL_CAN_IRQHandler+0x316>
 8003842:	2b40      	cmp	r3, #64	; 0x40
 8003844:	d826      	bhi.n	8003894 <HAL_CAN_IRQHandler+0x334>
 8003846:	2b30      	cmp	r3, #48	; 0x30
 8003848:	d010      	beq.n	800386c <HAL_CAN_IRQHandler+0x30c>
 800384a:	2b30      	cmp	r3, #48	; 0x30
 800384c:	d822      	bhi.n	8003894 <HAL_CAN_IRQHandler+0x334>
 800384e:	2b10      	cmp	r3, #16
 8003850:	d002      	beq.n	8003858 <HAL_CAN_IRQHandler+0x2f8>
 8003852:	2b20      	cmp	r3, #32
 8003854:	d005      	beq.n	8003862 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003856:	e01d      	b.n	8003894 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385a:	f043 0308 	orr.w	r3, r3, #8
 800385e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003860:	e019      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003864:	f043 0310 	orr.w	r3, r3, #16
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800386a:	e014      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	f043 0320 	orr.w	r3, r3, #32
 8003872:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003874:	e00f      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800387c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800387e:	e00a      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003886:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003888:	e005      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003892:	e000      	b.n	8003896 <HAL_CAN_IRQHandler+0x336>
            break;
 8003894:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699a      	ldr	r2, [r3, #24]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80038a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2204      	movs	r2, #4
 80038ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80038ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d008      	beq.n	80038c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f872 	bl	80039aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80038c6:	bf00      	nop
 80038c8:	3728      	adds	r7, #40	; 0x28
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b083      	sub	sp, #12
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80038ea:	bf00      	nop
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
	...

080039c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d0:	4b0b      	ldr	r3, [pc, #44]	; (8003a00 <__NVIC_SetPriorityGrouping+0x40>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039dc:	4013      	ands	r3, r2
 80039de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80039e8:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <__NVIC_SetPriorityGrouping+0x44>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ee:	4a04      	ldr	r2, [pc, #16]	; (8003a00 <__NVIC_SetPriorityGrouping+0x40>)
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	60d3      	str	r3, [r2, #12]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	e000ed00 	.word	0xe000ed00
 8003a04:	05fa0000 	.word	0x05fa0000

08003a08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a0c:	4b04      	ldr	r3, [pc, #16]	; (8003a20 <__NVIC_GetPriorityGrouping+0x18>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	0a1b      	lsrs	r3, r3, #8
 8003a12:	f003 0307 	and.w	r3, r3, #7
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr
 8003a20:	e000ed00 	.word	0xe000ed00

08003a24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	db0b      	blt.n	8003a4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a36:	79fb      	ldrb	r3, [r7, #7]
 8003a38:	f003 021f 	and.w	r2, r3, #31
 8003a3c:	4907      	ldr	r1, [pc, #28]	; (8003a5c <__NVIC_EnableIRQ+0x38>)
 8003a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a42:	095b      	lsrs	r3, r3, #5
 8003a44:	2001      	movs	r0, #1
 8003a46:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	e000e100 	.word	0xe000e100

08003a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	6039      	str	r1, [r7, #0]
 8003a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	db0a      	blt.n	8003a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	490c      	ldr	r1, [pc, #48]	; (8003aac <__NVIC_SetPriority+0x4c>)
 8003a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7e:	0112      	lsls	r2, r2, #4
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	440b      	add	r3, r1
 8003a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a88:	e00a      	b.n	8003aa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4908      	ldr	r1, [pc, #32]	; (8003ab0 <__NVIC_SetPriority+0x50>)
 8003a90:	79fb      	ldrb	r3, [r7, #7]
 8003a92:	f003 030f 	and.w	r3, r3, #15
 8003a96:	3b04      	subs	r3, #4
 8003a98:	0112      	lsls	r2, r2, #4
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	761a      	strb	r2, [r3, #24]
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	e000e100 	.word	0xe000e100
 8003ab0:	e000ed00 	.word	0xe000ed00

08003ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b089      	sub	sp, #36	; 0x24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f1c3 0307 	rsb	r3, r3, #7
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	bf28      	it	cs
 8003ad2:	2304      	movcs	r3, #4
 8003ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	3304      	adds	r3, #4
 8003ada:	2b06      	cmp	r3, #6
 8003adc:	d902      	bls.n	8003ae4 <NVIC_EncodePriority+0x30>
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	3b03      	subs	r3, #3
 8003ae2:	e000      	b.n	8003ae6 <NVIC_EncodePriority+0x32>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43da      	mvns	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	401a      	ands	r2, r3
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003afc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	fa01 f303 	lsl.w	r3, r1, r3
 8003b06:	43d9      	mvns	r1, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b0c:	4313      	orrs	r3, r2
         );
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3724      	adds	r7, #36	; 0x24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
	...

08003b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b2c:	d301      	bcc.n	8003b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e00f      	b.n	8003b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b32:	4a0a      	ldr	r2, [pc, #40]	; (8003b5c <SysTick_Config+0x40>)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b3a:	210f      	movs	r1, #15
 8003b3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b40:	f7ff ff8e 	bl	8003a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <SysTick_Config+0x40>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b4a:	4b04      	ldr	r3, [pc, #16]	; (8003b5c <SysTick_Config+0x40>)
 8003b4c:	2207      	movs	r2, #7
 8003b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	e000e010 	.word	0xe000e010

08003b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f7ff ff29 	bl	80039c0 <__NVIC_SetPriorityGrouping>
}
 8003b6e:	bf00      	nop
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b086      	sub	sp, #24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
 8003b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b84:	2300      	movs	r3, #0
 8003b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b88:	f7ff ff3e 	bl	8003a08 <__NVIC_GetPriorityGrouping>
 8003b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	68b9      	ldr	r1, [r7, #8]
 8003b92:	6978      	ldr	r0, [r7, #20]
 8003b94:	f7ff ff8e 	bl	8003ab4 <NVIC_EncodePriority>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b9e:	4611      	mov	r1, r2
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff ff5d 	bl	8003a60 <__NVIC_SetPriority>
}
 8003ba6:	bf00      	nop
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b082      	sub	sp, #8
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff ff31 	bl	8003a24 <__NVIC_EnableIRQ>
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b082      	sub	sp, #8
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7ff ffa2 	bl	8003b1c <SysTick_Config>
 8003bd8:	4603      	mov	r3, r0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
	...

08003be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b089      	sub	sp, #36	; 0x24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
 8003c02:	e175      	b.n	8003ef0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003c04:	2201      	movs	r2, #1
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	4013      	ands	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	f040 8164 	bne.w	8003eea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d005      	beq.n	8003c3a <HAL_GPIO_Init+0x56>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d130      	bne.n	8003c9c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	2203      	movs	r2, #3
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68da      	ldr	r2, [r3, #12]
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	69ba      	ldr	r2, [r7, #24]
 8003c68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c70:	2201      	movs	r2, #1
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	091b      	lsrs	r3, r3, #4
 8003c86:	f003 0201 	and.w	r2, r3, #1
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 0303 	and.w	r3, r3, #3
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d017      	beq.n	8003cd8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	2203      	movs	r2, #3
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 0303 	and.w	r3, r3, #3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d123      	bne.n	8003d2c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	08da      	lsrs	r2, r3, #3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3208      	adds	r2, #8
 8003cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	220f      	movs	r2, #15
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43db      	mvns	r3, r3
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4013      	ands	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	08da      	lsrs	r2, r3, #3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	3208      	adds	r2, #8
 8003d26:	69b9      	ldr	r1, [r7, #24]
 8003d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	2203      	movs	r2, #3
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	4013      	ands	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0203 	and.w	r2, r3, #3
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80be 	beq.w	8003eea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d6e:	4b66      	ldr	r3, [pc, #408]	; (8003f08 <HAL_GPIO_Init+0x324>)
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	4a65      	ldr	r2, [pc, #404]	; (8003f08 <HAL_GPIO_Init+0x324>)
 8003d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d78:	6453      	str	r3, [r2, #68]	; 0x44
 8003d7a:	4b63      	ldr	r3, [pc, #396]	; (8003f08 <HAL_GPIO_Init+0x324>)
 8003d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d86:	4a61      	ldr	r2, [pc, #388]	; (8003f0c <HAL_GPIO_Init+0x328>)
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	220f      	movs	r2, #15
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	43db      	mvns	r3, r3
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4013      	ands	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a58      	ldr	r2, [pc, #352]	; (8003f10 <HAL_GPIO_Init+0x32c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d037      	beq.n	8003e22 <HAL_GPIO_Init+0x23e>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a57      	ldr	r2, [pc, #348]	; (8003f14 <HAL_GPIO_Init+0x330>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d031      	beq.n	8003e1e <HAL_GPIO_Init+0x23a>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a56      	ldr	r2, [pc, #344]	; (8003f18 <HAL_GPIO_Init+0x334>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d02b      	beq.n	8003e1a <HAL_GPIO_Init+0x236>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a55      	ldr	r2, [pc, #340]	; (8003f1c <HAL_GPIO_Init+0x338>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d025      	beq.n	8003e16 <HAL_GPIO_Init+0x232>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a54      	ldr	r2, [pc, #336]	; (8003f20 <HAL_GPIO_Init+0x33c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d01f      	beq.n	8003e12 <HAL_GPIO_Init+0x22e>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a53      	ldr	r2, [pc, #332]	; (8003f24 <HAL_GPIO_Init+0x340>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d019      	beq.n	8003e0e <HAL_GPIO_Init+0x22a>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a52      	ldr	r2, [pc, #328]	; (8003f28 <HAL_GPIO_Init+0x344>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d013      	beq.n	8003e0a <HAL_GPIO_Init+0x226>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a51      	ldr	r2, [pc, #324]	; (8003f2c <HAL_GPIO_Init+0x348>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d00d      	beq.n	8003e06 <HAL_GPIO_Init+0x222>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a50      	ldr	r2, [pc, #320]	; (8003f30 <HAL_GPIO_Init+0x34c>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d007      	beq.n	8003e02 <HAL_GPIO_Init+0x21e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a4f      	ldr	r2, [pc, #316]	; (8003f34 <HAL_GPIO_Init+0x350>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d101      	bne.n	8003dfe <HAL_GPIO_Init+0x21a>
 8003dfa:	2309      	movs	r3, #9
 8003dfc:	e012      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003dfe:	230a      	movs	r3, #10
 8003e00:	e010      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e02:	2308      	movs	r3, #8
 8003e04:	e00e      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e06:	2307      	movs	r3, #7
 8003e08:	e00c      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e0a:	2306      	movs	r3, #6
 8003e0c:	e00a      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e0e:	2305      	movs	r3, #5
 8003e10:	e008      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e12:	2304      	movs	r3, #4
 8003e14:	e006      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e16:	2303      	movs	r3, #3
 8003e18:	e004      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e002      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e000      	b.n	8003e24 <HAL_GPIO_Init+0x240>
 8003e22:	2300      	movs	r3, #0
 8003e24:	69fa      	ldr	r2, [r7, #28]
 8003e26:	f002 0203 	and.w	r2, r2, #3
 8003e2a:	0092      	lsls	r2, r2, #2
 8003e2c:	4093      	lsls	r3, r2
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003e34:	4935      	ldr	r1, [pc, #212]	; (8003f0c <HAL_GPIO_Init+0x328>)
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	3302      	adds	r3, #2
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e42:	4b3d      	ldr	r3, [pc, #244]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e66:	4a34      	ldr	r2, [pc, #208]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e6c:	4b32      	ldr	r3, [pc, #200]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	43db      	mvns	r3, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e90:	4a29      	ldr	r2, [pc, #164]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e96:	4b28      	ldr	r3, [pc, #160]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003eba:	4a1f      	ldr	r2, [pc, #124]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ec0:	4b1d      	ldr	r3, [pc, #116]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ee4:	4a14      	ldr	r2, [pc, #80]	; (8003f38 <HAL_GPIO_Init+0x354>)
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	3301      	adds	r3, #1
 8003eee:	61fb      	str	r3, [r7, #28]
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	2b0f      	cmp	r3, #15
 8003ef4:	f67f ae86 	bls.w	8003c04 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003ef8:	bf00      	nop
 8003efa:	bf00      	nop
 8003efc:	3724      	adds	r7, #36	; 0x24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	40013800 	.word	0x40013800
 8003f10:	40020000 	.word	0x40020000
 8003f14:	40020400 	.word	0x40020400
 8003f18:	40020800 	.word	0x40020800
 8003f1c:	40020c00 	.word	0x40020c00
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40021400 	.word	0x40021400
 8003f28:	40021800 	.word	0x40021800
 8003f2c:	40021c00 	.word	0x40021c00
 8003f30:	40022000 	.word	0x40022000
 8003f34:	40022400 	.word	0x40022400
 8003f38:	40013c00 	.word	0x40013c00

08003f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	807b      	strh	r3, [r7, #2]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f4c:	787b      	ldrb	r3, [r7, #1]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f52:	887a      	ldrh	r2, [r7, #2]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f58:	e003      	b.n	8003f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f5a:	887b      	ldrh	r3, [r7, #2]
 8003f5c:	041a      	lsls	r2, r3, #16
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	619a      	str	r2, [r3, #24]
}
 8003f62:	bf00      	nop
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b085      	sub	sp, #20
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
 8003f76:	460b      	mov	r3, r1
 8003f78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f80:	887a      	ldrh	r2, [r7, #2]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	4013      	ands	r3, r2
 8003f86:	041a      	lsls	r2, r3, #16
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	43d9      	mvns	r1, r3
 8003f8c:	887b      	ldrh	r3, [r7, #2]
 8003f8e:	400b      	ands	r3, r1
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	619a      	str	r2, [r3, #24]
}
 8003f96:	bf00      	nop
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
	...

08003fa4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003fac:	2300      	movs	r3, #0
 8003fae:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e29b      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 8087 	beq.w	80040d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fc8:	4b96      	ldr	r3, [pc, #600]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f003 030c 	and.w	r3, r3, #12
 8003fd0:	2b04      	cmp	r3, #4
 8003fd2:	d00c      	beq.n	8003fee <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fd4:	4b93      	ldr	r3, [pc, #588]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 030c 	and.w	r3, r3, #12
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d112      	bne.n	8004006 <HAL_RCC_OscConfig+0x62>
 8003fe0:	4b90      	ldr	r3, [pc, #576]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fe8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fec:	d10b      	bne.n	8004006 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fee:	4b8d      	ldr	r3, [pc, #564]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d06c      	beq.n	80040d4 <HAL_RCC_OscConfig+0x130>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d168      	bne.n	80040d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e275      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800400e:	d106      	bne.n	800401e <HAL_RCC_OscConfig+0x7a>
 8004010:	4b84      	ldr	r3, [pc, #528]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a83      	ldr	r2, [pc, #524]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	e02e      	b.n	800407c <HAL_RCC_OscConfig+0xd8>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10c      	bne.n	8004040 <HAL_RCC_OscConfig+0x9c>
 8004026:	4b7f      	ldr	r3, [pc, #508]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a7e      	ldr	r2, [pc, #504]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800402c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4b7c      	ldr	r3, [pc, #496]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a7b      	ldr	r2, [pc, #492]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004038:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	e01d      	b.n	800407c <HAL_RCC_OscConfig+0xd8>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0xc0>
 800404a:	4b76      	ldr	r3, [pc, #472]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a75      	ldr	r2, [pc, #468]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	4b73      	ldr	r3, [pc, #460]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a72      	ldr	r2, [pc, #456]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800405c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	e00b      	b.n	800407c <HAL_RCC_OscConfig+0xd8>
 8004064:	4b6f      	ldr	r3, [pc, #444]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a6e      	ldr	r2, [pc, #440]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800406a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	4b6c      	ldr	r3, [pc, #432]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a6b      	ldr	r2, [pc, #428]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800407a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d013      	beq.n	80040ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004084:	f7fe fc68 	bl	8002958 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800408c:	f7fe fc64 	bl	8002958 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b64      	cmp	r3, #100	; 0x64
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e229      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409e:	4b61      	ldr	r3, [pc, #388]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f0      	beq.n	800408c <HAL_RCC_OscConfig+0xe8>
 80040aa:	e014      	b.n	80040d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ac:	f7fe fc54 	bl	8002958 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b4:	f7fe fc50 	bl	8002958 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b64      	cmp	r3, #100	; 0x64
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e215      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040c6:	4b57      	ldr	r3, [pc, #348]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1f0      	bne.n	80040b4 <HAL_RCC_OscConfig+0x110>
 80040d2:	e000      	b.n	80040d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d069      	beq.n	80041b6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040e2:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 030c 	and.w	r3, r3, #12
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00b      	beq.n	8004106 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ee:	4b4d      	ldr	r3, [pc, #308]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
 80040f6:	2b08      	cmp	r3, #8
 80040f8:	d11c      	bne.n	8004134 <HAL_RCC_OscConfig+0x190>
 80040fa:	4b4a      	ldr	r3, [pc, #296]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d116      	bne.n	8004134 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004106:	4b47      	ldr	r3, [pc, #284]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d005      	beq.n	800411e <HAL_RCC_OscConfig+0x17a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d001      	beq.n	800411e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e1e9      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800411e:	4b41      	ldr	r3, [pc, #260]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	493d      	ldr	r1, [pc, #244]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800412e:	4313      	orrs	r3, r2
 8004130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004132:	e040      	b.n	80041b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d023      	beq.n	8004184 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800413c:	4b39      	ldr	r3, [pc, #228]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a38      	ldr	r2, [pc, #224]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004148:	f7fe fc06 	bl	8002958 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004150:	f7fe fc02 	bl	8002958 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e1c7      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004162:	4b30      	ldr	r3, [pc, #192]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800416e:	4b2d      	ldr	r3, [pc, #180]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4929      	ldr	r1, [pc, #164]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800417e:	4313      	orrs	r3, r2
 8004180:	600b      	str	r3, [r1, #0]
 8004182:	e018      	b.n	80041b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004184:	4b27      	ldr	r3, [pc, #156]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a26      	ldr	r2, [pc, #152]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004190:	f7fe fbe2 	bl	8002958 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004198:	f7fe fbde 	bl	8002958 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e1a3      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041aa:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f0      	bne.n	8004198 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d038      	beq.n	8004234 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d019      	beq.n	80041fe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ca:	4b16      	ldr	r3, [pc, #88]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80041cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ce:	4a15      	ldr	r2, [pc, #84]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d6:	f7fe fbbf 	bl	8002958 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041de:	f7fe fbbb 	bl	8002958 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e180      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f0:	4b0c      	ldr	r3, [pc, #48]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 80041f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d0f0      	beq.n	80041de <HAL_RCC_OscConfig+0x23a>
 80041fc:	e01a      	b.n	8004234 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041fe:	4b09      	ldr	r3, [pc, #36]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004202:	4a08      	ldr	r2, [pc, #32]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 8004204:	f023 0301 	bic.w	r3, r3, #1
 8004208:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420a:	f7fe fba5 	bl	8002958 <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004210:	e00a      	b.n	8004228 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004212:	f7fe fba1 	bl	8002958 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d903      	bls.n	8004228 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e166      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
 8004224:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004228:	4b92      	ldr	r3, [pc, #584]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 800422a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1ee      	bne.n	8004212 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a4 	beq.w	800438a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004242:	4b8c      	ldr	r3, [pc, #560]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10d      	bne.n	800426a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800424e:	4b89      	ldr	r3, [pc, #548]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	4a88      	ldr	r2, [pc, #544]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004258:	6413      	str	r3, [r2, #64]	; 0x40
 800425a:	4b86      	ldr	r3, [pc, #536]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004266:	2301      	movs	r3, #1
 8004268:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426a:	4b83      	ldr	r3, [pc, #524]	; (8004478 <HAL_RCC_OscConfig+0x4d4>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004272:	2b00      	cmp	r3, #0
 8004274:	d118      	bne.n	80042a8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004276:	4b80      	ldr	r3, [pc, #512]	; (8004478 <HAL_RCC_OscConfig+0x4d4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a7f      	ldr	r2, [pc, #508]	; (8004478 <HAL_RCC_OscConfig+0x4d4>)
 800427c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004280:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004282:	f7fe fb69 	bl	8002958 <HAL_GetTick>
 8004286:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004288:	e008      	b.n	800429c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800428a:	f7fe fb65 	bl	8002958 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b64      	cmp	r3, #100	; 0x64
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e12a      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800429c:	4b76      	ldr	r3, [pc, #472]	; (8004478 <HAL_RCC_OscConfig+0x4d4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0f0      	beq.n	800428a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x31a>
 80042b0:	4b70      	ldr	r3, [pc, #448]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b4:	4a6f      	ldr	r2, [pc, #444]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042b6:	f043 0301 	orr.w	r3, r3, #1
 80042ba:	6713      	str	r3, [r2, #112]	; 0x70
 80042bc:	e02d      	b.n	800431a <HAL_RCC_OscConfig+0x376>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x33c>
 80042c6:	4b6b      	ldr	r3, [pc, #428]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ca:	4a6a      	ldr	r2, [pc, #424]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	6713      	str	r3, [r2, #112]	; 0x70
 80042d2:	4b68      	ldr	r3, [pc, #416]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042d6:	4a67      	ldr	r2, [pc, #412]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042d8:	f023 0304 	bic.w	r3, r3, #4
 80042dc:	6713      	str	r3, [r2, #112]	; 0x70
 80042de:	e01c      	b.n	800431a <HAL_RCC_OscConfig+0x376>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	2b05      	cmp	r3, #5
 80042e6:	d10c      	bne.n	8004302 <HAL_RCC_OscConfig+0x35e>
 80042e8:	4b62      	ldr	r3, [pc, #392]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ec:	4a61      	ldr	r2, [pc, #388]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042ee:	f043 0304 	orr.w	r3, r3, #4
 80042f2:	6713      	str	r3, [r2, #112]	; 0x70
 80042f4:	4b5f      	ldr	r3, [pc, #380]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f8:	4a5e      	ldr	r2, [pc, #376]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80042fa:	f043 0301 	orr.w	r3, r3, #1
 80042fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004300:	e00b      	b.n	800431a <HAL_RCC_OscConfig+0x376>
 8004302:	4b5c      	ldr	r3, [pc, #368]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004306:	4a5b      	ldr	r2, [pc, #364]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004308:	f023 0301 	bic.w	r3, r3, #1
 800430c:	6713      	str	r3, [r2, #112]	; 0x70
 800430e:	4b59      	ldr	r3, [pc, #356]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004312:	4a58      	ldr	r2, [pc, #352]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004314:	f023 0304 	bic.w	r3, r3, #4
 8004318:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d015      	beq.n	800434e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004322:	f7fe fb19 	bl	8002958 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004328:	e00a      	b.n	8004340 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432a:	f7fe fb15 	bl	8002958 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	f241 3288 	movw	r2, #5000	; 0x1388
 8004338:	4293      	cmp	r3, r2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e0d8      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004340:	4b4c      	ldr	r3, [pc, #304]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0ee      	beq.n	800432a <HAL_RCC_OscConfig+0x386>
 800434c:	e014      	b.n	8004378 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434e:	f7fe fb03 	bl	8002958 <HAL_GetTick>
 8004352:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004354:	e00a      	b.n	800436c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004356:	f7fe faff 	bl	8002958 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	f241 3288 	movw	r2, #5000	; 0x1388
 8004364:	4293      	cmp	r3, r2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e0c2      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800436c:	4b41      	ldr	r3, [pc, #260]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 800436e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1ee      	bne.n	8004356 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004378:	7dfb      	ldrb	r3, [r7, #23]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d105      	bne.n	800438a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800437e:	4b3d      	ldr	r3, [pc, #244]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	4a3c      	ldr	r2, [pc, #240]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004388:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 80ae 	beq.w	80044f0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004394:	4b37      	ldr	r3, [pc, #220]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f003 030c 	and.w	r3, r3, #12
 800439c:	2b08      	cmp	r3, #8
 800439e:	d06d      	beq.n	800447c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d14b      	bne.n	8004440 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a8:	4b32      	ldr	r3, [pc, #200]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a31      	ldr	r2, [pc, #196]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80043ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fe fad0 	bl	8002958 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043bc:	f7fe facc 	bl	8002958 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e091      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ce:	4b29      	ldr	r3, [pc, #164]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69da      	ldr	r2, [r3, #28]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	019b      	lsls	r3, r3, #6
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f0:	085b      	lsrs	r3, r3, #1
 80043f2:	3b01      	subs	r3, #1
 80043f4:	041b      	lsls	r3, r3, #16
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fc:	061b      	lsls	r3, r3, #24
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004404:	071b      	lsls	r3, r3, #28
 8004406:	491b      	ldr	r1, [pc, #108]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800440c:	4b19      	ldr	r3, [pc, #100]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a18      	ldr	r2, [pc, #96]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004412:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fe fa9e 	bl	8002958 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004420:	f7fe fa9a 	bl	8002958 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e05f      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004432:	4b10      	ldr	r3, [pc, #64]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0x47c>
 800443e:	e057      	b.n	80044f0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004440:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a0b      	ldr	r2, [pc, #44]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004446:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800444a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444c:	f7fe fa84 	bl	8002958 <HAL_GetTick>
 8004450:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004452:	e008      	b.n	8004466 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004454:	f7fe fa80 	bl	8002958 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e045      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	4b03      	ldr	r3, [pc, #12]	; (8004474 <HAL_RCC_OscConfig+0x4d0>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1f0      	bne.n	8004454 <HAL_RCC_OscConfig+0x4b0>
 8004472:	e03d      	b.n	80044f0 <HAL_RCC_OscConfig+0x54c>
 8004474:	40023800 	.word	0x40023800
 8004478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800447c:	4b1f      	ldr	r3, [pc, #124]	; (80044fc <HAL_RCC_OscConfig+0x558>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d030      	beq.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004494:	429a      	cmp	r2, r3
 8004496:	d129      	bne.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d122      	bne.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044ac:	4013      	ands	r3, r2
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044b2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d119      	bne.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c2:	085b      	lsrs	r3, r3, #1
 80044c4:	3b01      	subs	r3, #1
 80044c6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d10f      	bne.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80044d8:	429a      	cmp	r2, r3
 80044da:	d107      	bne.n	80044ec <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d001      	beq.n	80044f0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40023800 	.word	0x40023800

08004500 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0d0      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004518:	4b6a      	ldr	r3, [pc, #424]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d910      	bls.n	8004548 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004526:	4b67      	ldr	r3, [pc, #412]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 020f 	bic.w	r2, r3, #15
 800452e:	4965      	ldr	r1, [pc, #404]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	4313      	orrs	r3, r2
 8004534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004536:	4b63      	ldr	r3, [pc, #396]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	429a      	cmp	r2, r3
 8004542:	d001      	beq.n	8004548 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0b8      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d020      	beq.n	8004596 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	d005      	beq.n	800456c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004560:	4b59      	ldr	r3, [pc, #356]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	4a58      	ldr	r2, [pc, #352]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004566:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800456a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0308 	and.w	r3, r3, #8
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004578:	4b53      	ldr	r3, [pc, #332]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	4a52      	ldr	r2, [pc, #328]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 800457e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004582:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004584:	4b50      	ldr	r3, [pc, #320]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	494d      	ldr	r1, [pc, #308]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004592:	4313      	orrs	r3, r2
 8004594:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d040      	beq.n	8004624 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d107      	bne.n	80045ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045aa:	4b47      	ldr	r3, [pc, #284]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d115      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e07f      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d107      	bne.n	80045d2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c2:	4b41      	ldr	r3, [pc, #260]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d109      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e073      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d2:	4b3d      	ldr	r3, [pc, #244]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e06b      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e2:	4b39      	ldr	r3, [pc, #228]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f023 0203 	bic.w	r2, r3, #3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	4936      	ldr	r1, [pc, #216]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f4:	f7fe f9b0 	bl	8002958 <HAL_GetTick>
 80045f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fa:	e00a      	b.n	8004612 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045fc:	f7fe f9ac 	bl	8002958 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	; 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e053      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004612:	4b2d      	ldr	r3, [pc, #180]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 020c 	and.w	r2, r3, #12
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	429a      	cmp	r2, r3
 8004622:	d1eb      	bne.n	80045fc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004624:	4b27      	ldr	r3, [pc, #156]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d210      	bcs.n	8004654 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004632:	4b24      	ldr	r3, [pc, #144]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f023 020f 	bic.w	r2, r3, #15
 800463a:	4922      	ldr	r1, [pc, #136]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	4313      	orrs	r3, r2
 8004640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004642:	4b20      	ldr	r3, [pc, #128]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 030f 	and.w	r3, r3, #15
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	429a      	cmp	r2, r3
 800464e:	d001      	beq.n	8004654 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e032      	b.n	80046ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0304 	and.w	r3, r3, #4
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004660:	4b19      	ldr	r3, [pc, #100]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	4916      	ldr	r1, [pc, #88]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 800466e:	4313      	orrs	r3, r2
 8004670:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d009      	beq.n	8004692 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800467e:	4b12      	ldr	r3, [pc, #72]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	490e      	ldr	r1, [pc, #56]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 800468e:	4313      	orrs	r3, r2
 8004690:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004692:	f000 f821 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 8004696:	4602      	mov	r2, r0
 8004698:	4b0b      	ldr	r3, [pc, #44]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	091b      	lsrs	r3, r3, #4
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	490a      	ldr	r1, [pc, #40]	; (80046cc <HAL_RCC_ClockConfig+0x1cc>)
 80046a4:	5ccb      	ldrb	r3, [r1, r3]
 80046a6:	fa22 f303 	lsr.w	r3, r2, r3
 80046aa:	4a09      	ldr	r2, [pc, #36]	; (80046d0 <HAL_RCC_ClockConfig+0x1d0>)
 80046ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046ae:	4b09      	ldr	r3, [pc, #36]	; (80046d4 <HAL_RCC_ClockConfig+0x1d4>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fe f90c 	bl	80028d0 <HAL_InitTick>

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40023c00 	.word	0x40023c00
 80046c8:	40023800 	.word	0x40023800
 80046cc:	08009274 	.word	0x08009274
 80046d0:	2000016c 	.word	0x2000016c
 80046d4:	20000170 	.word	0x20000170

080046d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046dc:	b090      	sub	sp, #64	; 0x40
 80046de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80046e0:	2300      	movs	r3, #0
 80046e2:	637b      	str	r3, [r7, #52]	; 0x34
 80046e4:	2300      	movs	r3, #0
 80046e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046e8:	2300      	movs	r3, #0
 80046ea:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f0:	4b59      	ldr	r3, [pc, #356]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 030c 	and.w	r3, r3, #12
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d00d      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x40>
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	f200 80a1 	bhi.w	8004844 <HAL_RCC_GetSysClockFreq+0x16c>
 8004702:	2b00      	cmp	r3, #0
 8004704:	d002      	beq.n	800470c <HAL_RCC_GetSysClockFreq+0x34>
 8004706:	2b04      	cmp	r3, #4
 8004708:	d003      	beq.n	8004712 <HAL_RCC_GetSysClockFreq+0x3a>
 800470a:	e09b      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800470c:	4b53      	ldr	r3, [pc, #332]	; (800485c <HAL_RCC_GetSysClockFreq+0x184>)
 800470e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004710:	e09b      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004712:	4b53      	ldr	r3, [pc, #332]	; (8004860 <HAL_RCC_GetSysClockFreq+0x188>)
 8004714:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004716:	e098      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004718:	4b4f      	ldr	r3, [pc, #316]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004720:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004722:	4b4d      	ldr	r3, [pc, #308]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d028      	beq.n	8004780 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472e:	4b4a      	ldr	r3, [pc, #296]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	099b      	lsrs	r3, r3, #6
 8004734:	2200      	movs	r2, #0
 8004736:	623b      	str	r3, [r7, #32]
 8004738:	627a      	str	r2, [r7, #36]	; 0x24
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004740:	2100      	movs	r1, #0
 8004742:	4b47      	ldr	r3, [pc, #284]	; (8004860 <HAL_RCC_GetSysClockFreq+0x188>)
 8004744:	fb03 f201 	mul.w	r2, r3, r1
 8004748:	2300      	movs	r3, #0
 800474a:	fb00 f303 	mul.w	r3, r0, r3
 800474e:	4413      	add	r3, r2
 8004750:	4a43      	ldr	r2, [pc, #268]	; (8004860 <HAL_RCC_GetSysClockFreq+0x188>)
 8004752:	fba0 1202 	umull	r1, r2, r0, r2
 8004756:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004758:	460a      	mov	r2, r1
 800475a:	62ba      	str	r2, [r7, #40]	; 0x28
 800475c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800475e:	4413      	add	r3, r2
 8004760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004764:	2200      	movs	r2, #0
 8004766:	61bb      	str	r3, [r7, #24]
 8004768:	61fa      	str	r2, [r7, #28]
 800476a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800476e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004772:	f7fb fdbd 	bl	80002f0 <__aeabi_uldivmod>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	4613      	mov	r3, r2
 800477c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800477e:	e053      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004780:	4b35      	ldr	r3, [pc, #212]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	099b      	lsrs	r3, r3, #6
 8004786:	2200      	movs	r2, #0
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	617a      	str	r2, [r7, #20]
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004792:	f04f 0b00 	mov.w	fp, #0
 8004796:	4652      	mov	r2, sl
 8004798:	465b      	mov	r3, fp
 800479a:	f04f 0000 	mov.w	r0, #0
 800479e:	f04f 0100 	mov.w	r1, #0
 80047a2:	0159      	lsls	r1, r3, #5
 80047a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047a8:	0150      	lsls	r0, r2, #5
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	ebb2 080a 	subs.w	r8, r2, sl
 80047b2:	eb63 090b 	sbc.w	r9, r3, fp
 80047b6:	f04f 0200 	mov.w	r2, #0
 80047ba:	f04f 0300 	mov.w	r3, #0
 80047be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047ca:	ebb2 0408 	subs.w	r4, r2, r8
 80047ce:	eb63 0509 	sbc.w	r5, r3, r9
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	00eb      	lsls	r3, r5, #3
 80047dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e0:	00e2      	lsls	r2, r4, #3
 80047e2:	4614      	mov	r4, r2
 80047e4:	461d      	mov	r5, r3
 80047e6:	eb14 030a 	adds.w	r3, r4, sl
 80047ea:	603b      	str	r3, [r7, #0]
 80047ec:	eb45 030b 	adc.w	r3, r5, fp
 80047f0:	607b      	str	r3, [r7, #4]
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047fe:	4629      	mov	r1, r5
 8004800:	028b      	lsls	r3, r1, #10
 8004802:	4621      	mov	r1, r4
 8004804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004808:	4621      	mov	r1, r4
 800480a:	028a      	lsls	r2, r1, #10
 800480c:	4610      	mov	r0, r2
 800480e:	4619      	mov	r1, r3
 8004810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004812:	2200      	movs	r2, #0
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	60fa      	str	r2, [r7, #12]
 8004818:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800481c:	f7fb fd68 	bl	80002f0 <__aeabi_uldivmod>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4613      	mov	r3, r2
 8004826:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004828:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <HAL_RCC_GetSysClockFreq+0x180>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	0c1b      	lsrs	r3, r3, #16
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	3301      	adds	r3, #1
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004838:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800483a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004842:	e002      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <HAL_RCC_GetSysClockFreq+0x184>)
 8004846:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800484c:	4618      	mov	r0, r3
 800484e:	3740      	adds	r7, #64	; 0x40
 8004850:	46bd      	mov	sp, r7
 8004852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004856:	bf00      	nop
 8004858:	40023800 	.word	0x40023800
 800485c:	00f42400 	.word	0x00f42400
 8004860:	017d7840 	.word	0x017d7840

08004864 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004864:	b480      	push	{r7}
 8004866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <HAL_RCC_GetHCLKFreq+0x14>)
 800486a:	681b      	ldr	r3, [r3, #0]
}
 800486c:	4618      	mov	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	2000016c 	.word	0x2000016c

0800487c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004880:	f7ff fff0 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 8004884:	4602      	mov	r2, r0
 8004886:	4b05      	ldr	r3, [pc, #20]	; (800489c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	0a9b      	lsrs	r3, r3, #10
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	4903      	ldr	r1, [pc, #12]	; (80048a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004892:	5ccb      	ldrb	r3, [r1, r3]
 8004894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004898:	4618      	mov	r0, r3
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40023800 	.word	0x40023800
 80048a0:	08009284 	.word	0x08009284

080048a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048a8:	f7ff ffdc 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 80048ac:	4602      	mov	r2, r0
 80048ae:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	0b5b      	lsrs	r3, r3, #13
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	4903      	ldr	r1, [pc, #12]	; (80048c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ba:	5ccb      	ldrb	r3, [r1, r3]
 80048bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40023800 	.word	0x40023800
 80048c8:	08009284 	.word	0x08009284

080048cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80048e0:	2300      	movs	r3, #0
 80048e2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d012      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048f4:	4b69      	ldr	r3, [pc, #420]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a68      	ldr	r2, [pc, #416]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048fa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80048fe:	6093      	str	r3, [r2, #8]
 8004900:	4b66      	ldr	r3, [pc, #408]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004908:	4964      	ldr	r1, [pc, #400]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800490a:	4313      	orrs	r3, r2
 800490c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004916:	2301      	movs	r3, #1
 8004918:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d017      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004926:	4b5d      	ldr	r3, [pc, #372]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004928:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800492c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004934:	4959      	ldr	r1, [pc, #356]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004936:	4313      	orrs	r3, r2
 8004938:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004940:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004944:	d101      	bne.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004946:	2301      	movs	r3, #1
 8004948:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004952:	2301      	movs	r3, #1
 8004954:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d017      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004962:	4b4e      	ldr	r3, [pc, #312]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004964:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004968:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004970:	494a      	ldr	r1, [pc, #296]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004972:	4313      	orrs	r3, r2
 8004974:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004980:	d101      	bne.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004982:	2301      	movs	r3, #1
 8004984:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800498e:	2301      	movs	r3, #1
 8004990:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800499e:	2301      	movs	r3, #1
 80049a0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0320 	and.w	r3, r3, #32
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f000 808b 	beq.w	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80049b0:	4b3a      	ldr	r3, [pc, #232]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	4a39      	ldr	r2, [pc, #228]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ba:	6413      	str	r3, [r2, #64]	; 0x40
 80049bc:	4b37      	ldr	r3, [pc, #220]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c4:	60bb      	str	r3, [r7, #8]
 80049c6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80049c8:	4b35      	ldr	r3, [pc, #212]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a34      	ldr	r2, [pc, #208]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049d4:	f7fd ffc0 	bl	8002958 <HAL_GetTick>
 80049d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80049da:	e008      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049dc:	f7fd ffbc 	bl	8002958 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	2b64      	cmp	r3, #100	; 0x64
 80049e8:	d901      	bls.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e38f      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80049ee:	4b2c      	ldr	r3, [pc, #176]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d0f0      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049fa:	4b28      	ldr	r3, [pc, #160]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a02:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d035      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d02e      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a18:	4b20      	ldr	r3, [pc, #128]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a20:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a22:	4b1e      	ldr	r3, [pc, #120]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a26:	4a1d      	ldr	r2, [pc, #116]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a2c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a2e:	4b1b      	ldr	r3, [pc, #108]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a32:	4a1a      	ldr	r2, [pc, #104]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a38:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004a3a:	4a18      	ldr	r2, [pc, #96]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a40:	4b16      	ldr	r3, [pc, #88]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d114      	bne.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4c:	f7fd ff84 	bl	8002958 <HAL_GetTick>
 8004a50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a52:	e00a      	b.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a54:	f7fd ff80 	bl	8002958 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d901      	bls.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e351      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a6a:	4b0c      	ldr	r3, [pc, #48]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0ee      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a82:	d111      	bne.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004a84:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a90:	4b04      	ldr	r3, [pc, #16]	; (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a92:	400b      	ands	r3, r1
 8004a94:	4901      	ldr	r1, [pc, #4]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	608b      	str	r3, [r1, #8]
 8004a9a:	e00b      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	40007000 	.word	0x40007000
 8004aa4:	0ffffcff 	.word	0x0ffffcff
 8004aa8:	4bac      	ldr	r3, [pc, #688]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	4aab      	ldr	r2, [pc, #684]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004ab2:	6093      	str	r3, [r2, #8]
 8004ab4:	4ba9      	ldr	r3, [pc, #676]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ac0:	49a6      	ldr	r1, [pc, #664]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0310 	and.w	r3, r3, #16
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d010      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ad2:	4ba2      	ldr	r3, [pc, #648]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ad8:	4aa0      	ldr	r2, [pc, #640]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ada:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ade:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004ae2:	4b9e      	ldr	r3, [pc, #632]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ae4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aec:	499b      	ldr	r1, [pc, #620]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b00:	4b96      	ldr	r3, [pc, #600]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b0e:	4993      	ldr	r1, [pc, #588]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b22:	4b8e      	ldr	r3, [pc, #568]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b30:	498a      	ldr	r1, [pc, #552]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b44:	4b85      	ldr	r3, [pc, #532]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b52:	4982      	ldr	r1, [pc, #520]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b66:	4b7d      	ldr	r3, [pc, #500]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b74:	4979      	ldr	r1, [pc, #484]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b88:	4b74      	ldr	r3, [pc, #464]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8e:	f023 0203 	bic.w	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b96:	4971      	ldr	r1, [pc, #452]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004baa:	4b6c      	ldr	r3, [pc, #432]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb0:	f023 020c 	bic.w	r2, r3, #12
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb8:	4968      	ldr	r1, [pc, #416]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bcc:	4b63      	ldr	r3, [pc, #396]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bda:	4960      	ldr	r1, [pc, #384]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004bee:	4b5b      	ldr	r3, [pc, #364]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bf4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bfc:	4957      	ldr	r1, [pc, #348]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c10:	4b52      	ldr	r3, [pc, #328]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1e:	494f      	ldr	r1, [pc, #316]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00a      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004c32:	4b4a      	ldr	r3, [pc, #296]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c38:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c40:	4946      	ldr	r1, [pc, #280]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004c54:	4b41      	ldr	r3, [pc, #260]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c5a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c62:	493e      	ldr	r1, [pc, #248]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004c76:	4b39      	ldr	r3, [pc, #228]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c84:	4935      	ldr	r1, [pc, #212]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c98:	4b30      	ldr	r3, [pc, #192]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ca6:	492d      	ldr	r1, [pc, #180]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d011      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004cba:	4b28      	ldr	r3, [pc, #160]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc8:	4924      	ldr	r1, [pc, #144]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cd8:	d101      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004cea:	2301      	movs	r3, #1
 8004cec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cfa:	4b18      	ldr	r3, [pc, #96]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d00:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d08:	4914      	ldr	r1, [pc, #80]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00b      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d1c:	4b0f      	ldr	r3, [pc, #60]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d22:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d2c:	490b      	ldr	r1, [pc, #44]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00f      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004d40:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d46:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d50:	4902      	ldr	r1, [pc, #8]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d58:	e002      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004d5a:	bf00      	nop
 8004d5c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00b      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d6c:	4b8a      	ldr	r3, [pc, #552]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d72:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7c:	4986      	ldr	r1, [pc, #536]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00b      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004d90:	4b81      	ldr	r3, [pc, #516]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d96:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004da0:	497d      	ldr	r1, [pc, #500]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d006      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 80d6 	beq.w	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004dbc:	4b76      	ldr	r3, [pc, #472]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a75      	ldr	r2, [pc, #468]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dc2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc8:	f7fd fdc6 	bl	8002958 <HAL_GetTick>
 8004dcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dd0:	f7fd fdc2 	bl	8002958 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b64      	cmp	r3, #100	; 0x64
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e195      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004de2:	4b6d      	ldr	r3, [pc, #436]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1f0      	bne.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d021      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d11d      	bne.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e02:	4b65      	ldr	r3, [pc, #404]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e08:	0c1b      	lsrs	r3, r3, #16
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e10:	4b61      	ldr	r3, [pc, #388]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e16:	0e1b      	lsrs	r3, r3, #24
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	019a      	lsls	r2, r3, #6
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	041b      	lsls	r3, r3, #16
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	061b      	lsls	r3, r3, #24
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	071b      	lsls	r3, r3, #28
 8004e36:	4958      	ldr	r1, [pc, #352]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d004      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e52:	d00a      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d02e      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e68:	d129      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e6a:	4b4b      	ldr	r3, [pc, #300]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e70:	0c1b      	lsrs	r3, r3, #16
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e78:	4b47      	ldr	r3, [pc, #284]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e7e:	0f1b      	lsrs	r3, r3, #28
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	019a      	lsls	r2, r3, #6
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	041b      	lsls	r3, r3, #16
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	061b      	lsls	r3, r3, #24
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	071b      	lsls	r3, r3, #28
 8004e9e:	493e      	ldr	r1, [pc, #248]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004ea6:	4b3c      	ldr	r3, [pc, #240]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ea8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004eac:	f023 021f 	bic.w	r2, r3, #31
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	4938      	ldr	r1, [pc, #224]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d01d      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004eca:	4b33      	ldr	r3, [pc, #204]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ed0:	0e1b      	lsrs	r3, r3, #24
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ed8:	4b2f      	ldr	r3, [pc, #188]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ede:	0f1b      	lsrs	r3, r3, #28
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	019a      	lsls	r2, r3, #6
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	041b      	lsls	r3, r3, #16
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	061b      	lsls	r3, r3, #24
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	071b      	lsls	r3, r3, #28
 8004efe:	4926      	ldr	r1, [pc, #152]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d011      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	019a      	lsls	r2, r3, #6
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	041b      	lsls	r3, r3, #16
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	061b      	lsls	r3, r3, #24
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	071b      	lsls	r3, r3, #28
 8004f2e:	491a      	ldr	r1, [pc, #104]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f36:	4b18      	ldr	r3, [pc, #96]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a17      	ldr	r2, [pc, #92]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f3c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f42:	f7fd fd09 	bl	8002958 <HAL_GetTick>
 8004f46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f48:	e008      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f4a:	f7fd fd05 	bl	8002958 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b64      	cmp	r3, #100	; 0x64
 8004f56:	d901      	bls.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e0d8      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0f0      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	f040 80ce 	bne.w	800510c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f70:	4b09      	ldr	r3, [pc, #36]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a08      	ldr	r2, [pc, #32]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f7c:	f7fd fcec 	bl	8002958 <HAL_GetTick>
 8004f80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f82:	e00b      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f84:	f7fd fce8 	bl	8002958 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b64      	cmp	r3, #100	; 0x64
 8004f90:	d904      	bls.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e0bb      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004f96:	bf00      	nop
 8004f98:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f9c:	4b5e      	ldr	r3, [pc, #376]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fa8:	d0ec      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d009      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d02e      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d12a      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004fd2:	4b51      	ldr	r3, [pc, #324]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd8:	0c1b      	lsrs	r3, r3, #16
 8004fda:	f003 0303 	and.w	r3, r3, #3
 8004fde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004fe0:	4b4d      	ldr	r3, [pc, #308]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe6:	0f1b      	lsrs	r3, r3, #28
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	019a      	lsls	r2, r3, #6
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	061b      	lsls	r3, r3, #24
 8005000:	431a      	orrs	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	071b      	lsls	r3, r3, #28
 8005006:	4944      	ldr	r1, [pc, #272]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800500e:	4b42      	ldr	r3, [pc, #264]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005014:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	3b01      	subs	r3, #1
 800501e:	021b      	lsls	r3, r3, #8
 8005020:	493d      	ldr	r1, [pc, #244]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d022      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005038:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800503c:	d11d      	bne.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800503e:	4b36      	ldr	r3, [pc, #216]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005044:	0e1b      	lsrs	r3, r3, #24
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800504c:	4b32      	ldr	r3, [pc, #200]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005052:	0f1b      	lsrs	r3, r3, #28
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	019a      	lsls	r2, r3, #6
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	041b      	lsls	r3, r3, #16
 8005066:	431a      	orrs	r2, r3
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	061b      	lsls	r3, r3, #24
 800506c:	431a      	orrs	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	071b      	lsls	r3, r3, #28
 8005072:	4929      	ldr	r1, [pc, #164]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d028      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005086:	4b24      	ldr	r3, [pc, #144]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508c:	0e1b      	lsrs	r3, r3, #24
 800508e:	f003 030f 	and.w	r3, r3, #15
 8005092:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005094:	4b20      	ldr	r3, [pc, #128]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509a:	0c1b      	lsrs	r3, r3, #16
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	019a      	lsls	r2, r3, #6
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	041b      	lsls	r3, r3, #16
 80050ac:	431a      	orrs	r2, r3
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	061b      	lsls	r3, r3, #24
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	69db      	ldr	r3, [r3, #28]
 80050b8:	071b      	lsls	r3, r3, #28
 80050ba:	4917      	ldr	r1, [pc, #92]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80050c2:	4b15      	ldr	r3, [pc, #84]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d0:	4911      	ldr	r1, [pc, #68]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80050d8:	4b0f      	ldr	r3, [pc, #60]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a0e      	ldr	r2, [pc, #56]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e4:	f7fd fc38 	bl	8002958 <HAL_GetTick>
 80050e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80050ec:	f7fd fc34 	bl	8002958 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b64      	cmp	r3, #100	; 0x64
 80050f8:	d901      	bls.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e007      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80050fe:	4b06      	ldr	r3, [pc, #24]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005106:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800510a:	d1ef      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3720      	adds	r7, #32
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40023800 	.word	0x40023800

0800511c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e049      	b.n	80051c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b00      	cmp	r3, #0
 8005138:	d106      	bne.n	8005148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fd f8e6 	bl	8002314 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3304      	adds	r3, #4
 8005158:	4619      	mov	r1, r3
 800515a:	4610      	mov	r0, r2
 800515c:	f000 fac0 	bl	80056e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
	...

080051cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d001      	beq.n	80051e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e054      	b.n	800528e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68da      	ldr	r2, [r3, #12]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0201 	orr.w	r2, r2, #1
 80051fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a26      	ldr	r2, [pc, #152]	; (800529c <HAL_TIM_Base_Start_IT+0xd0>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d022      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800520e:	d01d      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a22      	ldr	r2, [pc, #136]	; (80052a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d018      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a21      	ldr	r2, [pc, #132]	; (80052a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d013      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a1f      	ldr	r2, [pc, #124]	; (80052a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00e      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a1e      	ldr	r2, [pc, #120]	; (80052ac <HAL_TIM_Base_Start_IT+0xe0>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a1c      	ldr	r2, [pc, #112]	; (80052b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a1b      	ldr	r2, [pc, #108]	; (80052b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d115      	bne.n	8005278 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	4b19      	ldr	r3, [pc, #100]	; (80052b8 <HAL_TIM_Base_Start_IT+0xec>)
 8005254:	4013      	ands	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b06      	cmp	r3, #6
 800525c:	d015      	beq.n	800528a <HAL_TIM_Base_Start_IT+0xbe>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005264:	d011      	beq.n	800528a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005276:	e008      	b.n	800528a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	e000      	b.n	800528c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40010000 	.word	0x40010000
 80052a0:	40000400 	.word	0x40000400
 80052a4:	40000800 	.word	0x40000800
 80052a8:	40000c00 	.word	0x40000c00
 80052ac:	40010400 	.word	0x40010400
 80052b0:	40014000 	.word	0x40014000
 80052b4:	40001800 	.word	0x40001800
 80052b8:	00010007 	.word	0x00010007

080052bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d122      	bne.n	8005318 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d11b      	bne.n	8005318 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0202 	mvn.w	r2, #2
 80052e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f9d0 	bl	80056a4 <HAL_TIM_IC_CaptureCallback>
 8005304:	e005      	b.n	8005312 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f9c2 	bl	8005690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f9d3 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f003 0304 	and.w	r3, r3, #4
 8005322:	2b04      	cmp	r3, #4
 8005324:	d122      	bne.n	800536c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b04      	cmp	r3, #4
 8005332:	d11b      	bne.n	800536c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0204 	mvn.w	r2, #4
 800533c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2202      	movs	r2, #2
 8005342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f9a6 	bl	80056a4 <HAL_TIM_IC_CaptureCallback>
 8005358:	e005      	b.n	8005366 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f998 	bl	8005690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f9a9 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	f003 0308 	and.w	r3, r3, #8
 8005376:	2b08      	cmp	r3, #8
 8005378:	d122      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0308 	and.w	r3, r3, #8
 8005384:	2b08      	cmp	r3, #8
 8005386:	d11b      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0208 	mvn.w	r2, #8
 8005390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2204      	movs	r2, #4
 8005396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f97c 	bl	80056a4 <HAL_TIM_IC_CaptureCallback>
 80053ac:	e005      	b.n	80053ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f96e 	bl	8005690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f97f 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f003 0310 	and.w	r3, r3, #16
 80053ca:	2b10      	cmp	r3, #16
 80053cc:	d122      	bne.n	8005414 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d11b      	bne.n	8005414 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0210 	mvn.w	r2, #16
 80053e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2208      	movs	r2, #8
 80053ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f952 	bl	80056a4 <HAL_TIM_IC_CaptureCallback>
 8005400:	e005      	b.n	800540e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 f944 	bl	8005690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f955 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b01      	cmp	r3, #1
 8005420:	d10e      	bne.n	8005440 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b01      	cmp	r3, #1
 800542e:	d107      	bne.n	8005440 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0201 	mvn.w	r2, #1
 8005438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fc fcd2 	bl	8001de4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800544a:	2b80      	cmp	r3, #128	; 0x80
 800544c:	d10e      	bne.n	800546c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005458:	2b80      	cmp	r3, #128	; 0x80
 800545a:	d107      	bne.n	800546c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fb0c 	bl	8005a84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800547a:	d10e      	bne.n	800549a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005486:	2b80      	cmp	r3, #128	; 0x80
 8005488:	d107      	bne.n	800549a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 faff 	bl	8005a98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a4:	2b40      	cmp	r3, #64	; 0x40
 80054a6:	d10e      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b2:	2b40      	cmp	r3, #64	; 0x40
 80054b4:	d107      	bne.n	80054c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f903 	bl	80056cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b20      	cmp	r3, #32
 80054d2:	d10e      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d107      	bne.n	80054f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f06f 0220 	mvn.w	r2, #32
 80054ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fabf 	bl	8005a70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054f2:	bf00      	nop
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
	...

080054fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005506:	2300      	movs	r3, #0
 8005508:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_TIM_ConfigClockSource+0x1c>
 8005514:	2302      	movs	r3, #2
 8005516:	e0b4      	b.n	8005682 <HAL_TIM_ConfigClockSource+0x186>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2202      	movs	r2, #2
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	4b56      	ldr	r3, [pc, #344]	; (800568c <HAL_TIM_ConfigClockSource+0x190>)
 8005534:	4013      	ands	r3, r2
 8005536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800553e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68ba      	ldr	r2, [r7, #8]
 8005546:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005550:	d03e      	beq.n	80055d0 <HAL_TIM_ConfigClockSource+0xd4>
 8005552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005556:	f200 8087 	bhi.w	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 800555a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800555e:	f000 8086 	beq.w	800566e <HAL_TIM_ConfigClockSource+0x172>
 8005562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005566:	d87f      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005568:	2b70      	cmp	r3, #112	; 0x70
 800556a:	d01a      	beq.n	80055a2 <HAL_TIM_ConfigClockSource+0xa6>
 800556c:	2b70      	cmp	r3, #112	; 0x70
 800556e:	d87b      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005570:	2b60      	cmp	r3, #96	; 0x60
 8005572:	d050      	beq.n	8005616 <HAL_TIM_ConfigClockSource+0x11a>
 8005574:	2b60      	cmp	r3, #96	; 0x60
 8005576:	d877      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005578:	2b50      	cmp	r3, #80	; 0x50
 800557a:	d03c      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0xfa>
 800557c:	2b50      	cmp	r3, #80	; 0x50
 800557e:	d873      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d058      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x13a>
 8005584:	2b40      	cmp	r3, #64	; 0x40
 8005586:	d86f      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005588:	2b30      	cmp	r3, #48	; 0x30
 800558a:	d064      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x15a>
 800558c:	2b30      	cmp	r3, #48	; 0x30
 800558e:	d86b      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005590:	2b20      	cmp	r3, #32
 8005592:	d060      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x15a>
 8005594:	2b20      	cmp	r3, #32
 8005596:	d867      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
 8005598:	2b00      	cmp	r3, #0
 800559a:	d05c      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x15a>
 800559c:	2b10      	cmp	r3, #16
 800559e:	d05a      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x15a>
 80055a0:	e062      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	6899      	ldr	r1, [r3, #8]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f000 f9af 	bl	8005914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80055c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	609a      	str	r2, [r3, #8]
      break;
 80055ce:	e04f      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6818      	ldr	r0, [r3, #0]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	6899      	ldr	r1, [r3, #8]
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f000 f998 	bl	8005914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055f2:	609a      	str	r2, [r3, #8]
      break;
 80055f4:	e03c      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6859      	ldr	r1, [r3, #4]
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	461a      	mov	r2, r3
 8005604:	f000 f90c 	bl	8005820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2150      	movs	r1, #80	; 0x50
 800560e:	4618      	mov	r0, r3
 8005610:	f000 f965 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 8005614:	e02c      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6818      	ldr	r0, [r3, #0]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	6859      	ldr	r1, [r3, #4]
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	461a      	mov	r2, r3
 8005624:	f000 f92b 	bl	800587e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2160      	movs	r1, #96	; 0x60
 800562e:	4618      	mov	r0, r3
 8005630:	f000 f955 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 8005634:	e01c      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	6859      	ldr	r1, [r3, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	461a      	mov	r2, r3
 8005644:	f000 f8ec 	bl	8005820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2140      	movs	r1, #64	; 0x40
 800564e:	4618      	mov	r0, r3
 8005650:	f000 f945 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 8005654:	e00c      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4619      	mov	r1, r3
 8005660:	4610      	mov	r0, r2
 8005662:	f000 f93c 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 8005666:	e003      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
      break;
 800566c:	e000      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800566e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005680:	7bfb      	ldrb	r3, [r7, #15]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	fffeff88 	.word	0xfffeff88

08005690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056ac:	bf00      	nop
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a40      	ldr	r2, [pc, #256]	; (80057f4 <TIM_Base_SetConfig+0x114>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d013      	beq.n	8005720 <TIM_Base_SetConfig+0x40>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056fe:	d00f      	beq.n	8005720 <TIM_Base_SetConfig+0x40>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a3d      	ldr	r2, [pc, #244]	; (80057f8 <TIM_Base_SetConfig+0x118>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d00b      	beq.n	8005720 <TIM_Base_SetConfig+0x40>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a3c      	ldr	r2, [pc, #240]	; (80057fc <TIM_Base_SetConfig+0x11c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d007      	beq.n	8005720 <TIM_Base_SetConfig+0x40>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a3b      	ldr	r2, [pc, #236]	; (8005800 <TIM_Base_SetConfig+0x120>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d003      	beq.n	8005720 <TIM_Base_SetConfig+0x40>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a3a      	ldr	r2, [pc, #232]	; (8005804 <TIM_Base_SetConfig+0x124>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d108      	bne.n	8005732 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005726:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	4313      	orrs	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a2f      	ldr	r2, [pc, #188]	; (80057f4 <TIM_Base_SetConfig+0x114>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d02b      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005740:	d027      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a2c      	ldr	r2, [pc, #176]	; (80057f8 <TIM_Base_SetConfig+0x118>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d023      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a2b      	ldr	r2, [pc, #172]	; (80057fc <TIM_Base_SetConfig+0x11c>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d01f      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a2a      	ldr	r2, [pc, #168]	; (8005800 <TIM_Base_SetConfig+0x120>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d01b      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a29      	ldr	r2, [pc, #164]	; (8005804 <TIM_Base_SetConfig+0x124>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d017      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a28      	ldr	r2, [pc, #160]	; (8005808 <TIM_Base_SetConfig+0x128>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d013      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a27      	ldr	r2, [pc, #156]	; (800580c <TIM_Base_SetConfig+0x12c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d00f      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a26      	ldr	r2, [pc, #152]	; (8005810 <TIM_Base_SetConfig+0x130>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d00b      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a25      	ldr	r2, [pc, #148]	; (8005814 <TIM_Base_SetConfig+0x134>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d007      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a24      	ldr	r2, [pc, #144]	; (8005818 <TIM_Base_SetConfig+0x138>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d003      	beq.n	8005792 <TIM_Base_SetConfig+0xb2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a23      	ldr	r2, [pc, #140]	; (800581c <TIM_Base_SetConfig+0x13c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d108      	bne.n	80057a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	689a      	ldr	r2, [r3, #8]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a0a      	ldr	r2, [pc, #40]	; (80057f4 <TIM_Base_SetConfig+0x114>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d003      	beq.n	80057d8 <TIM_Base_SetConfig+0xf8>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a0c      	ldr	r2, [pc, #48]	; (8005804 <TIM_Base_SetConfig+0x124>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d103      	bne.n	80057e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	615a      	str	r2, [r3, #20]
}
 80057e6:	bf00      	nop
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40010000 	.word	0x40010000
 80057f8:	40000400 	.word	0x40000400
 80057fc:	40000800 	.word	0x40000800
 8005800:	40000c00 	.word	0x40000c00
 8005804:	40010400 	.word	0x40010400
 8005808:	40014000 	.word	0x40014000
 800580c:	40014400 	.word	0x40014400
 8005810:	40014800 	.word	0x40014800
 8005814:	40001800 	.word	0x40001800
 8005818:	40001c00 	.word	0x40001c00
 800581c:	40002000 	.word	0x40002000

08005820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6a1b      	ldr	r3, [r3, #32]
 8005830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	f023 0201 	bic.w	r2, r3, #1
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800584a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 030a 	bic.w	r3, r3, #10
 800585c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	621a      	str	r2, [r3, #32]
}
 8005872:	bf00      	nop
 8005874:	371c      	adds	r7, #28
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800587e:	b480      	push	{r7}
 8005880:	b087      	sub	sp, #28
 8005882:	af00      	add	r7, sp, #0
 8005884:	60f8      	str	r0, [r7, #12]
 8005886:	60b9      	str	r1, [r7, #8]
 8005888:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f023 0210 	bic.w	r2, r3, #16
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	031b      	lsls	r3, r3, #12
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	621a      	str	r2, [r3, #32]
}
 80058d2:	bf00      	nop
 80058d4:	371c      	adds	r7, #28
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr

080058de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058de:	b480      	push	{r7}
 80058e0:	b085      	sub	sp, #20
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
 80058e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f043 0307 	orr.w	r3, r3, #7
 8005900:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	609a      	str	r2, [r3, #8]
}
 8005908:	bf00      	nop
 800590a:	3714      	adds	r7, #20
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800592e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	021a      	lsls	r2, r3, #8
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	431a      	orrs	r2, r3
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	4313      	orrs	r3, r2
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	609a      	str	r2, [r3, #8]
}
 8005948:	bf00      	nop
 800594a:	371c      	adds	r7, #28
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005968:	2302      	movs	r3, #2
 800596a:	e06d      	b.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a30      	ldr	r2, [pc, #192]	; (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d004      	beq.n	80059a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a2f      	ldr	r2, [pc, #188]	; (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d108      	bne.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80059a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a20      	ldr	r2, [pc, #128]	; (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d022      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059de:	d01d      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1d      	ldr	r2, [pc, #116]	; (8005a5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d018      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a1c      	ldr	r2, [pc, #112]	; (8005a60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a1a      	ldr	r2, [pc, #104]	; (8005a64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00e      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a15      	ldr	r2, [pc, #84]	; (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d009      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a16      	ldr	r2, [pc, #88]	; (8005a68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d004      	beq.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a15      	ldr	r2, [pc, #84]	; (8005a6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d10c      	bne.n	8005a36 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	40010000 	.word	0x40010000
 8005a58:	40010400 	.word	0x40010400
 8005a5c:	40000400 	.word	0x40000400
 8005a60:	40000800 	.word	0x40000800
 8005a64:	40000c00 	.word	0x40000c00
 8005a68:	40014000 	.word	0x40014000
 8005a6c:	40001800 	.word	0x40001800

08005a70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e040      	b.n	8005b40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d106      	bne.n	8005ad4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f7fc fc44 	bl	800235c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2224      	movs	r2, #36	; 0x24
 8005ad8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0201 	bic.w	r2, r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f974 	bl	8005dd8 <UART_SetConfig>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e022      	b.n	8005b40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fbcc 	bl	80062a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0201 	orr.w	r2, r2, #1
 8005b36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 fc53 	bl	80063e4 <UART_CheckIdleState>
 8005b3e:	4603      	mov	r3, r0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08a      	sub	sp, #40	; 0x28
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b5c:	2b20      	cmp	r3, #32
 8005b5e:	d171      	bne.n	8005c44 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <HAL_UART_Transmit+0x24>
 8005b66:	88fb      	ldrh	r3, [r7, #6]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e06a      	b.n	8005c46 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2221      	movs	r2, #33	; 0x21
 8005b7c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b7e:	f7fc feeb 	bl	8002958 <HAL_GetTick>
 8005b82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	88fa      	ldrh	r2, [r7, #6]
 8005b88:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9c:	d108      	bne.n	8005bb0 <HAL_UART_Transmit+0x68>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d104      	bne.n	8005bb0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	61bb      	str	r3, [r7, #24]
 8005bae:	e003      	b.n	8005bb8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bb8:	e02c      	b.n	8005c14 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2180      	movs	r1, #128	; 0x80
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 fc5a 	bl	800647e <UART_WaitOnFlagUntilTimeout>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e038      	b.n	8005c46 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10b      	bne.n	8005bf2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	461a      	mov	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	3302      	adds	r3, #2
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	e007      	b.n	8005c02 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	781a      	ldrb	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1cc      	bne.n	8005bba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	2200      	movs	r2, #0
 8005c28:	2140      	movs	r1, #64	; 0x40
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 fc27 	bl	800647e <UART_WaitOnFlagUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e005      	b.n	8005c46 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005c40:	2300      	movs	r3, #0
 8005c42:	e000      	b.n	8005c46 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005c44:	2302      	movs	r3, #2
  }
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3720      	adds	r7, #32
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b08a      	sub	sp, #40	; 0x28
 8005c52:	af02      	add	r7, sp, #8
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	603b      	str	r3, [r7, #0]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c64:	2b20      	cmp	r3, #32
 8005c66:	f040 80b1 	bne.w	8005dcc <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_UART_Receive+0x28>
 8005c70:	88fb      	ldrh	r3, [r7, #6]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e0a9      	b.n	8005dce <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2222      	movs	r2, #34	; 0x22
 8005c86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c90:	f7fc fe62 	bl	8002958 <HAL_GetTick>
 8005c94:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	88fa      	ldrh	r2, [r7, #6]
 8005c9a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	88fa      	ldrh	r2, [r7, #6]
 8005ca2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cae:	d10e      	bne.n	8005cce <HAL_UART_Receive+0x80>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d105      	bne.n	8005cc4 <HAL_UART_Receive+0x76>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005cbe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005cc2:	e02d      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	22ff      	movs	r2, #255	; 0xff
 8005cc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ccc:	e028      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10d      	bne.n	8005cf2 <HAL_UART_Receive+0xa4>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d104      	bne.n	8005ce8 <HAL_UART_Receive+0x9a>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	22ff      	movs	r2, #255	; 0xff
 8005ce2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ce6:	e01b      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	227f      	movs	r2, #127	; 0x7f
 8005cec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005cf0:	e016      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cfa:	d10d      	bne.n	8005d18 <HAL_UART_Receive+0xca>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d104      	bne.n	8005d0e <HAL_UART_Receive+0xc0>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	227f      	movs	r2, #127	; 0x7f
 8005d08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d0c:	e008      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	223f      	movs	r2, #63	; 0x3f
 8005d12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d16:	e003      	b.n	8005d20 <HAL_UART_Receive+0xd2>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005d26:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d30:	d108      	bne.n	8005d44 <HAL_UART_Receive+0xf6>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d104      	bne.n	8005d44 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	e003      	b.n	8005d4c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005d4c:	e032      	b.n	8005db4 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2200      	movs	r2, #0
 8005d56:	2120      	movs	r1, #32
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f000 fb90 	bl	800647e <UART_WaitOnFlagUntilTimeout>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d001      	beq.n	8005d68 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e032      	b.n	8005dce <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10c      	bne.n	8005d88 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	8a7b      	ldrh	r3, [r7, #18]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	b29a      	uxth	r2, r3
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	3302      	adds	r3, #2
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	e00c      	b.n	8005da2 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	8a7b      	ldrh	r3, [r7, #18]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	4013      	ands	r3, r2
 8005d96:	b2da      	uxtb	r2, r3
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	3301      	adds	r3, #1
 8005da0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1c6      	bne.n	8005d4e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	e000      	b.n	8005dce <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8005dcc:	2302      	movs	r3, #2
  }
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3720      	adds	r7, #32
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
	...

08005dd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b088      	sub	sp, #32
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005de0:	2300      	movs	r3, #0
 8005de2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689a      	ldr	r2, [r3, #8]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	431a      	orrs	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	431a      	orrs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4ba6      	ldr	r3, [pc, #664]	; (800609c <UART_SetConfig+0x2c4>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	6979      	ldr	r1, [r7, #20]
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68da      	ldr	r2, [r3, #12]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a94      	ldr	r2, [pc, #592]	; (80060a0 <UART_SetConfig+0x2c8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d120      	bne.n	8005e96 <UART_SetConfig+0xbe>
 8005e54:	4b93      	ldr	r3, [pc, #588]	; (80060a4 <UART_SetConfig+0x2cc>)
 8005e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e5a:	f003 0303 	and.w	r3, r3, #3
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d816      	bhi.n	8005e90 <UART_SetConfig+0xb8>
 8005e62:	a201      	add	r2, pc, #4	; (adr r2, 8005e68 <UART_SetConfig+0x90>)
 8005e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e68:	08005e79 	.word	0x08005e79
 8005e6c:	08005e85 	.word	0x08005e85
 8005e70:	08005e7f 	.word	0x08005e7f
 8005e74:	08005e8b 	.word	0x08005e8b
 8005e78:	2301      	movs	r3, #1
 8005e7a:	77fb      	strb	r3, [r7, #31]
 8005e7c:	e150      	b.n	8006120 <UART_SetConfig+0x348>
 8005e7e:	2302      	movs	r3, #2
 8005e80:	77fb      	strb	r3, [r7, #31]
 8005e82:	e14d      	b.n	8006120 <UART_SetConfig+0x348>
 8005e84:	2304      	movs	r3, #4
 8005e86:	77fb      	strb	r3, [r7, #31]
 8005e88:	e14a      	b.n	8006120 <UART_SetConfig+0x348>
 8005e8a:	2308      	movs	r3, #8
 8005e8c:	77fb      	strb	r3, [r7, #31]
 8005e8e:	e147      	b.n	8006120 <UART_SetConfig+0x348>
 8005e90:	2310      	movs	r3, #16
 8005e92:	77fb      	strb	r3, [r7, #31]
 8005e94:	e144      	b.n	8006120 <UART_SetConfig+0x348>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a83      	ldr	r2, [pc, #524]	; (80060a8 <UART_SetConfig+0x2d0>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d132      	bne.n	8005f06 <UART_SetConfig+0x12e>
 8005ea0:	4b80      	ldr	r3, [pc, #512]	; (80060a4 <UART_SetConfig+0x2cc>)
 8005ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea6:	f003 030c 	and.w	r3, r3, #12
 8005eaa:	2b0c      	cmp	r3, #12
 8005eac:	d828      	bhi.n	8005f00 <UART_SetConfig+0x128>
 8005eae:	a201      	add	r2, pc, #4	; (adr r2, 8005eb4 <UART_SetConfig+0xdc>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ee9 	.word	0x08005ee9
 8005eb8:	08005f01 	.word	0x08005f01
 8005ebc:	08005f01 	.word	0x08005f01
 8005ec0:	08005f01 	.word	0x08005f01
 8005ec4:	08005ef5 	.word	0x08005ef5
 8005ec8:	08005f01 	.word	0x08005f01
 8005ecc:	08005f01 	.word	0x08005f01
 8005ed0:	08005f01 	.word	0x08005f01
 8005ed4:	08005eef 	.word	0x08005eef
 8005ed8:	08005f01 	.word	0x08005f01
 8005edc:	08005f01 	.word	0x08005f01
 8005ee0:	08005f01 	.word	0x08005f01
 8005ee4:	08005efb 	.word	0x08005efb
 8005ee8:	2300      	movs	r3, #0
 8005eea:	77fb      	strb	r3, [r7, #31]
 8005eec:	e118      	b.n	8006120 <UART_SetConfig+0x348>
 8005eee:	2302      	movs	r3, #2
 8005ef0:	77fb      	strb	r3, [r7, #31]
 8005ef2:	e115      	b.n	8006120 <UART_SetConfig+0x348>
 8005ef4:	2304      	movs	r3, #4
 8005ef6:	77fb      	strb	r3, [r7, #31]
 8005ef8:	e112      	b.n	8006120 <UART_SetConfig+0x348>
 8005efa:	2308      	movs	r3, #8
 8005efc:	77fb      	strb	r3, [r7, #31]
 8005efe:	e10f      	b.n	8006120 <UART_SetConfig+0x348>
 8005f00:	2310      	movs	r3, #16
 8005f02:	77fb      	strb	r3, [r7, #31]
 8005f04:	e10c      	b.n	8006120 <UART_SetConfig+0x348>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a68      	ldr	r2, [pc, #416]	; (80060ac <UART_SetConfig+0x2d4>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d120      	bne.n	8005f52 <UART_SetConfig+0x17a>
 8005f10:	4b64      	ldr	r3, [pc, #400]	; (80060a4 <UART_SetConfig+0x2cc>)
 8005f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f16:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f1a:	2b30      	cmp	r3, #48	; 0x30
 8005f1c:	d013      	beq.n	8005f46 <UART_SetConfig+0x16e>
 8005f1e:	2b30      	cmp	r3, #48	; 0x30
 8005f20:	d814      	bhi.n	8005f4c <UART_SetConfig+0x174>
 8005f22:	2b20      	cmp	r3, #32
 8005f24:	d009      	beq.n	8005f3a <UART_SetConfig+0x162>
 8005f26:	2b20      	cmp	r3, #32
 8005f28:	d810      	bhi.n	8005f4c <UART_SetConfig+0x174>
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <UART_SetConfig+0x15c>
 8005f2e:	2b10      	cmp	r3, #16
 8005f30:	d006      	beq.n	8005f40 <UART_SetConfig+0x168>
 8005f32:	e00b      	b.n	8005f4c <UART_SetConfig+0x174>
 8005f34:	2300      	movs	r3, #0
 8005f36:	77fb      	strb	r3, [r7, #31]
 8005f38:	e0f2      	b.n	8006120 <UART_SetConfig+0x348>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	77fb      	strb	r3, [r7, #31]
 8005f3e:	e0ef      	b.n	8006120 <UART_SetConfig+0x348>
 8005f40:	2304      	movs	r3, #4
 8005f42:	77fb      	strb	r3, [r7, #31]
 8005f44:	e0ec      	b.n	8006120 <UART_SetConfig+0x348>
 8005f46:	2308      	movs	r3, #8
 8005f48:	77fb      	strb	r3, [r7, #31]
 8005f4a:	e0e9      	b.n	8006120 <UART_SetConfig+0x348>
 8005f4c:	2310      	movs	r3, #16
 8005f4e:	77fb      	strb	r3, [r7, #31]
 8005f50:	e0e6      	b.n	8006120 <UART_SetConfig+0x348>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a56      	ldr	r2, [pc, #344]	; (80060b0 <UART_SetConfig+0x2d8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d120      	bne.n	8005f9e <UART_SetConfig+0x1c6>
 8005f5c:	4b51      	ldr	r3, [pc, #324]	; (80060a4 <UART_SetConfig+0x2cc>)
 8005f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f66:	2bc0      	cmp	r3, #192	; 0xc0
 8005f68:	d013      	beq.n	8005f92 <UART_SetConfig+0x1ba>
 8005f6a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f6c:	d814      	bhi.n	8005f98 <UART_SetConfig+0x1c0>
 8005f6e:	2b80      	cmp	r3, #128	; 0x80
 8005f70:	d009      	beq.n	8005f86 <UART_SetConfig+0x1ae>
 8005f72:	2b80      	cmp	r3, #128	; 0x80
 8005f74:	d810      	bhi.n	8005f98 <UART_SetConfig+0x1c0>
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <UART_SetConfig+0x1a8>
 8005f7a:	2b40      	cmp	r3, #64	; 0x40
 8005f7c:	d006      	beq.n	8005f8c <UART_SetConfig+0x1b4>
 8005f7e:	e00b      	b.n	8005f98 <UART_SetConfig+0x1c0>
 8005f80:	2300      	movs	r3, #0
 8005f82:	77fb      	strb	r3, [r7, #31]
 8005f84:	e0cc      	b.n	8006120 <UART_SetConfig+0x348>
 8005f86:	2302      	movs	r3, #2
 8005f88:	77fb      	strb	r3, [r7, #31]
 8005f8a:	e0c9      	b.n	8006120 <UART_SetConfig+0x348>
 8005f8c:	2304      	movs	r3, #4
 8005f8e:	77fb      	strb	r3, [r7, #31]
 8005f90:	e0c6      	b.n	8006120 <UART_SetConfig+0x348>
 8005f92:	2308      	movs	r3, #8
 8005f94:	77fb      	strb	r3, [r7, #31]
 8005f96:	e0c3      	b.n	8006120 <UART_SetConfig+0x348>
 8005f98:	2310      	movs	r3, #16
 8005f9a:	77fb      	strb	r3, [r7, #31]
 8005f9c:	e0c0      	b.n	8006120 <UART_SetConfig+0x348>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a44      	ldr	r2, [pc, #272]	; (80060b4 <UART_SetConfig+0x2dc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d125      	bne.n	8005ff4 <UART_SetConfig+0x21c>
 8005fa8:	4b3e      	ldr	r3, [pc, #248]	; (80060a4 <UART_SetConfig+0x2cc>)
 8005faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fb6:	d017      	beq.n	8005fe8 <UART_SetConfig+0x210>
 8005fb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fbc:	d817      	bhi.n	8005fee <UART_SetConfig+0x216>
 8005fbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fc2:	d00b      	beq.n	8005fdc <UART_SetConfig+0x204>
 8005fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fc8:	d811      	bhi.n	8005fee <UART_SetConfig+0x216>
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <UART_SetConfig+0x1fe>
 8005fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fd2:	d006      	beq.n	8005fe2 <UART_SetConfig+0x20a>
 8005fd4:	e00b      	b.n	8005fee <UART_SetConfig+0x216>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	77fb      	strb	r3, [r7, #31]
 8005fda:	e0a1      	b.n	8006120 <UART_SetConfig+0x348>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	77fb      	strb	r3, [r7, #31]
 8005fe0:	e09e      	b.n	8006120 <UART_SetConfig+0x348>
 8005fe2:	2304      	movs	r3, #4
 8005fe4:	77fb      	strb	r3, [r7, #31]
 8005fe6:	e09b      	b.n	8006120 <UART_SetConfig+0x348>
 8005fe8:	2308      	movs	r3, #8
 8005fea:	77fb      	strb	r3, [r7, #31]
 8005fec:	e098      	b.n	8006120 <UART_SetConfig+0x348>
 8005fee:	2310      	movs	r3, #16
 8005ff0:	77fb      	strb	r3, [r7, #31]
 8005ff2:	e095      	b.n	8006120 <UART_SetConfig+0x348>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a2f      	ldr	r2, [pc, #188]	; (80060b8 <UART_SetConfig+0x2e0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d125      	bne.n	800604a <UART_SetConfig+0x272>
 8005ffe:	4b29      	ldr	r3, [pc, #164]	; (80060a4 <UART_SetConfig+0x2cc>)
 8006000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006004:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006008:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800600c:	d017      	beq.n	800603e <UART_SetConfig+0x266>
 800600e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006012:	d817      	bhi.n	8006044 <UART_SetConfig+0x26c>
 8006014:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006018:	d00b      	beq.n	8006032 <UART_SetConfig+0x25a>
 800601a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800601e:	d811      	bhi.n	8006044 <UART_SetConfig+0x26c>
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <UART_SetConfig+0x254>
 8006024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006028:	d006      	beq.n	8006038 <UART_SetConfig+0x260>
 800602a:	e00b      	b.n	8006044 <UART_SetConfig+0x26c>
 800602c:	2301      	movs	r3, #1
 800602e:	77fb      	strb	r3, [r7, #31]
 8006030:	e076      	b.n	8006120 <UART_SetConfig+0x348>
 8006032:	2302      	movs	r3, #2
 8006034:	77fb      	strb	r3, [r7, #31]
 8006036:	e073      	b.n	8006120 <UART_SetConfig+0x348>
 8006038:	2304      	movs	r3, #4
 800603a:	77fb      	strb	r3, [r7, #31]
 800603c:	e070      	b.n	8006120 <UART_SetConfig+0x348>
 800603e:	2308      	movs	r3, #8
 8006040:	77fb      	strb	r3, [r7, #31]
 8006042:	e06d      	b.n	8006120 <UART_SetConfig+0x348>
 8006044:	2310      	movs	r3, #16
 8006046:	77fb      	strb	r3, [r7, #31]
 8006048:	e06a      	b.n	8006120 <UART_SetConfig+0x348>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a1b      	ldr	r2, [pc, #108]	; (80060bc <UART_SetConfig+0x2e4>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d138      	bne.n	80060c6 <UART_SetConfig+0x2ee>
 8006054:	4b13      	ldr	r3, [pc, #76]	; (80060a4 <UART_SetConfig+0x2cc>)
 8006056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800605a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800605e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006062:	d017      	beq.n	8006094 <UART_SetConfig+0x2bc>
 8006064:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006068:	d82a      	bhi.n	80060c0 <UART_SetConfig+0x2e8>
 800606a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800606e:	d00b      	beq.n	8006088 <UART_SetConfig+0x2b0>
 8006070:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006074:	d824      	bhi.n	80060c0 <UART_SetConfig+0x2e8>
 8006076:	2b00      	cmp	r3, #0
 8006078:	d003      	beq.n	8006082 <UART_SetConfig+0x2aa>
 800607a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800607e:	d006      	beq.n	800608e <UART_SetConfig+0x2b6>
 8006080:	e01e      	b.n	80060c0 <UART_SetConfig+0x2e8>
 8006082:	2300      	movs	r3, #0
 8006084:	77fb      	strb	r3, [r7, #31]
 8006086:	e04b      	b.n	8006120 <UART_SetConfig+0x348>
 8006088:	2302      	movs	r3, #2
 800608a:	77fb      	strb	r3, [r7, #31]
 800608c:	e048      	b.n	8006120 <UART_SetConfig+0x348>
 800608e:	2304      	movs	r3, #4
 8006090:	77fb      	strb	r3, [r7, #31]
 8006092:	e045      	b.n	8006120 <UART_SetConfig+0x348>
 8006094:	2308      	movs	r3, #8
 8006096:	77fb      	strb	r3, [r7, #31]
 8006098:	e042      	b.n	8006120 <UART_SetConfig+0x348>
 800609a:	bf00      	nop
 800609c:	efff69f3 	.word	0xefff69f3
 80060a0:	40011000 	.word	0x40011000
 80060a4:	40023800 	.word	0x40023800
 80060a8:	40004400 	.word	0x40004400
 80060ac:	40004800 	.word	0x40004800
 80060b0:	40004c00 	.word	0x40004c00
 80060b4:	40005000 	.word	0x40005000
 80060b8:	40011400 	.word	0x40011400
 80060bc:	40007800 	.word	0x40007800
 80060c0:	2310      	movs	r3, #16
 80060c2:	77fb      	strb	r3, [r7, #31]
 80060c4:	e02c      	b.n	8006120 <UART_SetConfig+0x348>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a72      	ldr	r2, [pc, #456]	; (8006294 <UART_SetConfig+0x4bc>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d125      	bne.n	800611c <UART_SetConfig+0x344>
 80060d0:	4b71      	ldr	r3, [pc, #452]	; (8006298 <UART_SetConfig+0x4c0>)
 80060d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80060da:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060de:	d017      	beq.n	8006110 <UART_SetConfig+0x338>
 80060e0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060e4:	d817      	bhi.n	8006116 <UART_SetConfig+0x33e>
 80060e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060ea:	d00b      	beq.n	8006104 <UART_SetConfig+0x32c>
 80060ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060f0:	d811      	bhi.n	8006116 <UART_SetConfig+0x33e>
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <UART_SetConfig+0x326>
 80060f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060fa:	d006      	beq.n	800610a <UART_SetConfig+0x332>
 80060fc:	e00b      	b.n	8006116 <UART_SetConfig+0x33e>
 80060fe:	2300      	movs	r3, #0
 8006100:	77fb      	strb	r3, [r7, #31]
 8006102:	e00d      	b.n	8006120 <UART_SetConfig+0x348>
 8006104:	2302      	movs	r3, #2
 8006106:	77fb      	strb	r3, [r7, #31]
 8006108:	e00a      	b.n	8006120 <UART_SetConfig+0x348>
 800610a:	2304      	movs	r3, #4
 800610c:	77fb      	strb	r3, [r7, #31]
 800610e:	e007      	b.n	8006120 <UART_SetConfig+0x348>
 8006110:	2308      	movs	r3, #8
 8006112:	77fb      	strb	r3, [r7, #31]
 8006114:	e004      	b.n	8006120 <UART_SetConfig+0x348>
 8006116:	2310      	movs	r3, #16
 8006118:	77fb      	strb	r3, [r7, #31]
 800611a:	e001      	b.n	8006120 <UART_SetConfig+0x348>
 800611c:	2310      	movs	r3, #16
 800611e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006128:	d15b      	bne.n	80061e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800612a:	7ffb      	ldrb	r3, [r7, #31]
 800612c:	2b08      	cmp	r3, #8
 800612e:	d828      	bhi.n	8006182 <UART_SetConfig+0x3aa>
 8006130:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <UART_SetConfig+0x360>)
 8006132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006136:	bf00      	nop
 8006138:	0800615d 	.word	0x0800615d
 800613c:	08006165 	.word	0x08006165
 8006140:	0800616d 	.word	0x0800616d
 8006144:	08006183 	.word	0x08006183
 8006148:	08006173 	.word	0x08006173
 800614c:	08006183 	.word	0x08006183
 8006150:	08006183 	.word	0x08006183
 8006154:	08006183 	.word	0x08006183
 8006158:	0800617b 	.word	0x0800617b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800615c:	f7fe fb8e 	bl	800487c <HAL_RCC_GetPCLK1Freq>
 8006160:	61b8      	str	r0, [r7, #24]
        break;
 8006162:	e013      	b.n	800618c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006164:	f7fe fb9e 	bl	80048a4 <HAL_RCC_GetPCLK2Freq>
 8006168:	61b8      	str	r0, [r7, #24]
        break;
 800616a:	e00f      	b.n	800618c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800616c:	4b4b      	ldr	r3, [pc, #300]	; (800629c <UART_SetConfig+0x4c4>)
 800616e:	61bb      	str	r3, [r7, #24]
        break;
 8006170:	e00c      	b.n	800618c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006172:	f7fe fab1 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 8006176:	61b8      	str	r0, [r7, #24]
        break;
 8006178:	e008      	b.n	800618c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800617e:	61bb      	str	r3, [r7, #24]
        break;
 8006180:	e004      	b.n	800618c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	77bb      	strb	r3, [r7, #30]
        break;
 800618a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d074      	beq.n	800627c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	005a      	lsls	r2, r3, #1
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	085b      	lsrs	r3, r3, #1
 800619c:	441a      	add	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	2b0f      	cmp	r3, #15
 80061ac:	d916      	bls.n	80061dc <UART_SetConfig+0x404>
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061b4:	d212      	bcs.n	80061dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	f023 030f 	bic.w	r3, r3, #15
 80061be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	085b      	lsrs	r3, r3, #1
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f003 0307 	and.w	r3, r3, #7
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	89fb      	ldrh	r3, [r7, #14]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	89fa      	ldrh	r2, [r7, #14]
 80061d8:	60da      	str	r2, [r3, #12]
 80061da:	e04f      	b.n	800627c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	77bb      	strb	r3, [r7, #30]
 80061e0:	e04c      	b.n	800627c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061e2:	7ffb      	ldrb	r3, [r7, #31]
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d828      	bhi.n	800623a <UART_SetConfig+0x462>
 80061e8:	a201      	add	r2, pc, #4	; (adr r2, 80061f0 <UART_SetConfig+0x418>)
 80061ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ee:	bf00      	nop
 80061f0:	08006215 	.word	0x08006215
 80061f4:	0800621d 	.word	0x0800621d
 80061f8:	08006225 	.word	0x08006225
 80061fc:	0800623b 	.word	0x0800623b
 8006200:	0800622b 	.word	0x0800622b
 8006204:	0800623b 	.word	0x0800623b
 8006208:	0800623b 	.word	0x0800623b
 800620c:	0800623b 	.word	0x0800623b
 8006210:	08006233 	.word	0x08006233
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006214:	f7fe fb32 	bl	800487c <HAL_RCC_GetPCLK1Freq>
 8006218:	61b8      	str	r0, [r7, #24]
        break;
 800621a:	e013      	b.n	8006244 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800621c:	f7fe fb42 	bl	80048a4 <HAL_RCC_GetPCLK2Freq>
 8006220:	61b8      	str	r0, [r7, #24]
        break;
 8006222:	e00f      	b.n	8006244 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006224:	4b1d      	ldr	r3, [pc, #116]	; (800629c <UART_SetConfig+0x4c4>)
 8006226:	61bb      	str	r3, [r7, #24]
        break;
 8006228:	e00c      	b.n	8006244 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800622a:	f7fe fa55 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 800622e:	61b8      	str	r0, [r7, #24]
        break;
 8006230:	e008      	b.n	8006244 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006236:	61bb      	str	r3, [r7, #24]
        break;
 8006238:	e004      	b.n	8006244 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800623a:	2300      	movs	r3, #0
 800623c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	77bb      	strb	r3, [r7, #30]
        break;
 8006242:	bf00      	nop
    }

    if (pclk != 0U)
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d018      	beq.n	800627c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	085a      	lsrs	r2, r3, #1
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	441a      	add	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	fbb2 f3f3 	udiv	r3, r2, r3
 800625c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	2b0f      	cmp	r3, #15
 8006262:	d909      	bls.n	8006278 <UART_SetConfig+0x4a0>
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800626a:	d205      	bcs.n	8006278 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	b29a      	uxth	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	60da      	str	r2, [r3, #12]
 8006276:	e001      	b.n	800627c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006288:	7fbb      	ldrb	r3, [r7, #30]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3720      	adds	r7, #32
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40007c00 	.word	0x40007c00
 8006298:	40023800 	.word	0x40023800
 800629c:	00f42400 	.word	0x00f42400

080062a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	430a      	orrs	r2, r1
 800632e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	430a      	orrs	r2, r1
 8006350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	430a      	orrs	r2, r1
 8006372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01a      	beq.n	80063b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	430a      	orrs	r2, r1
 8006394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800639e:	d10a      	bne.n	80063b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	605a      	str	r2, [r3, #4]
  }
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063f4:	f7fc fab0 	bl	8002958 <HAL_GetTick>
 80063f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b08      	cmp	r3, #8
 8006406:	d10e      	bne.n	8006426 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006408:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f831 	bl	800647e <UART_WaitOnFlagUntilTimeout>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e027      	b.n	8006476 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b04      	cmp	r3, #4
 8006432:	d10e      	bne.n	8006452 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006434:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f81b 	bl	800647e <UART_WaitOnFlagUntilTimeout>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e011      	b.n	8006476 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2220      	movs	r2, #32
 800645c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b09c      	sub	sp, #112	; 0x70
 8006482:	af00      	add	r7, sp, #0
 8006484:	60f8      	str	r0, [r7, #12]
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	603b      	str	r3, [r7, #0]
 800648a:	4613      	mov	r3, r2
 800648c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800648e:	e0a7      	b.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006492:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006496:	f000 80a3 	beq.w	80065e0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649a:	f7fc fa5d 	bl	8002958 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d302      	bcc.n	80064b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80064aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d13f      	bne.n	8006530 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064b8:	e853 3f00 	ldrex	r3, [r3]
 80064bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c4:	667b      	str	r3, [r7, #100]	; 0x64
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80064d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80064dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1e6      	bne.n	80064b0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	3308      	adds	r3, #8
 80064e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f4:	f023 0301 	bic.w	r3, r3, #1
 80064f8:	663b      	str	r3, [r7, #96]	; 0x60
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	3308      	adds	r3, #8
 8006500:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006502:	64ba      	str	r2, [r7, #72]	; 0x48
 8006504:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006506:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006508:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800650a:	e841 2300 	strex	r3, r2, [r1]
 800650e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1e5      	bne.n	80064e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2220      	movs	r2, #32
 8006520:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e068      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0304 	and.w	r3, r3, #4
 800653a:	2b00      	cmp	r3, #0
 800653c:	d050      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006548:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654c:	d148      	bne.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006556:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006560:	e853 3f00 	ldrex	r3, [r3]
 8006564:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006568:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800656c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006576:	637b      	str	r3, [r7, #52]	; 0x34
 8006578:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800657c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800657e:	e841 2300 	strex	r3, r2, [r1]
 8006582:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1e6      	bne.n	8006558 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3308      	adds	r3, #8
 8006590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	613b      	str	r3, [r7, #16]
   return(result);
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	f023 0301 	bic.w	r3, r3, #1
 80065a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	3308      	adds	r3, #8
 80065a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065aa:	623a      	str	r2, [r7, #32]
 80065ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	69f9      	ldr	r1, [r7, #28]
 80065b0:	6a3a      	ldr	r2, [r7, #32]
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e5      	bne.n	800658a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2220      	movs	r2, #32
 80065c2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e010      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69da      	ldr	r2, [r3, #28]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4013      	ands	r3, r2
 80065ea:	68ba      	ldr	r2, [r7, #8]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	bf0c      	ite	eq
 80065f0:	2301      	moveq	r3, #1
 80065f2:	2300      	movne	r3, #0
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	461a      	mov	r2, r3
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	f43f af48 	beq.w	8006490 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3770      	adds	r7, #112	; 0x70
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <__errno>:
 800660c:	4b01      	ldr	r3, [pc, #4]	; (8006614 <__errno+0x8>)
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000178 	.word	0x20000178

08006618 <__libc_init_array>:
 8006618:	b570      	push	{r4, r5, r6, lr}
 800661a:	4d0d      	ldr	r5, [pc, #52]	; (8006650 <__libc_init_array+0x38>)
 800661c:	4c0d      	ldr	r4, [pc, #52]	; (8006654 <__libc_init_array+0x3c>)
 800661e:	1b64      	subs	r4, r4, r5
 8006620:	10a4      	asrs	r4, r4, #2
 8006622:	2600      	movs	r6, #0
 8006624:	42a6      	cmp	r6, r4
 8006626:	d109      	bne.n	800663c <__libc_init_array+0x24>
 8006628:	4d0b      	ldr	r5, [pc, #44]	; (8006658 <__libc_init_array+0x40>)
 800662a:	4c0c      	ldr	r4, [pc, #48]	; (800665c <__libc_init_array+0x44>)
 800662c:	f002 fdda 	bl	80091e4 <_init>
 8006630:	1b64      	subs	r4, r4, r5
 8006632:	10a4      	asrs	r4, r4, #2
 8006634:	2600      	movs	r6, #0
 8006636:	42a6      	cmp	r6, r4
 8006638:	d105      	bne.n	8006646 <__libc_init_array+0x2e>
 800663a:	bd70      	pop	{r4, r5, r6, pc}
 800663c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006640:	4798      	blx	r3
 8006642:	3601      	adds	r6, #1
 8006644:	e7ee      	b.n	8006624 <__libc_init_array+0xc>
 8006646:	f855 3b04 	ldr.w	r3, [r5], #4
 800664a:	4798      	blx	r3
 800664c:	3601      	adds	r6, #1
 800664e:	e7f2      	b.n	8006636 <__libc_init_array+0x1e>
 8006650:	0800966c 	.word	0x0800966c
 8006654:	0800966c 	.word	0x0800966c
 8006658:	0800966c 	.word	0x0800966c
 800665c:	08009670 	.word	0x08009670

08006660 <memset>:
 8006660:	4402      	add	r2, r0
 8006662:	4603      	mov	r3, r0
 8006664:	4293      	cmp	r3, r2
 8006666:	d100      	bne.n	800666a <memset+0xa>
 8006668:	4770      	bx	lr
 800666a:	f803 1b01 	strb.w	r1, [r3], #1
 800666e:	e7f9      	b.n	8006664 <memset+0x4>

08006670 <__cvt>:
 8006670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006672:	ed2d 8b02 	vpush	{d8}
 8006676:	eeb0 8b40 	vmov.f64	d8, d0
 800667a:	b085      	sub	sp, #20
 800667c:	4617      	mov	r7, r2
 800667e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006680:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006682:	ee18 2a90 	vmov	r2, s17
 8006686:	f025 0520 	bic.w	r5, r5, #32
 800668a:	2a00      	cmp	r2, #0
 800668c:	bfb6      	itet	lt
 800668e:	222d      	movlt	r2, #45	; 0x2d
 8006690:	2200      	movge	r2, #0
 8006692:	eeb1 8b40 	vneglt.f64	d8, d0
 8006696:	2d46      	cmp	r5, #70	; 0x46
 8006698:	460c      	mov	r4, r1
 800669a:	701a      	strb	r2, [r3, #0]
 800669c:	d004      	beq.n	80066a8 <__cvt+0x38>
 800669e:	2d45      	cmp	r5, #69	; 0x45
 80066a0:	d100      	bne.n	80066a4 <__cvt+0x34>
 80066a2:	3401      	adds	r4, #1
 80066a4:	2102      	movs	r1, #2
 80066a6:	e000      	b.n	80066aa <__cvt+0x3a>
 80066a8:	2103      	movs	r1, #3
 80066aa:	ab03      	add	r3, sp, #12
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	ab02      	add	r3, sp, #8
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	4622      	mov	r2, r4
 80066b4:	4633      	mov	r3, r6
 80066b6:	eeb0 0b48 	vmov.f64	d0, d8
 80066ba:	f000 fd6d 	bl	8007198 <_dtoa_r>
 80066be:	2d47      	cmp	r5, #71	; 0x47
 80066c0:	d101      	bne.n	80066c6 <__cvt+0x56>
 80066c2:	07fb      	lsls	r3, r7, #31
 80066c4:	d51a      	bpl.n	80066fc <__cvt+0x8c>
 80066c6:	2d46      	cmp	r5, #70	; 0x46
 80066c8:	eb00 0204 	add.w	r2, r0, r4
 80066cc:	d10c      	bne.n	80066e8 <__cvt+0x78>
 80066ce:	7803      	ldrb	r3, [r0, #0]
 80066d0:	2b30      	cmp	r3, #48	; 0x30
 80066d2:	d107      	bne.n	80066e4 <__cvt+0x74>
 80066d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	bf1c      	itt	ne
 80066de:	f1c4 0401 	rsbne	r4, r4, #1
 80066e2:	6034      	strne	r4, [r6, #0]
 80066e4:	6833      	ldr	r3, [r6, #0]
 80066e6:	441a      	add	r2, r3
 80066e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80066ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066f0:	bf08      	it	eq
 80066f2:	9203      	streq	r2, [sp, #12]
 80066f4:	2130      	movs	r1, #48	; 0x30
 80066f6:	9b03      	ldr	r3, [sp, #12]
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d307      	bcc.n	800670c <__cvt+0x9c>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006700:	1a1b      	subs	r3, r3, r0
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	b005      	add	sp, #20
 8006706:	ecbd 8b02 	vpop	{d8}
 800670a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800670c:	1c5c      	adds	r4, r3, #1
 800670e:	9403      	str	r4, [sp, #12]
 8006710:	7019      	strb	r1, [r3, #0]
 8006712:	e7f0      	b.n	80066f6 <__cvt+0x86>

08006714 <__exponent>:
 8006714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006716:	4603      	mov	r3, r0
 8006718:	2900      	cmp	r1, #0
 800671a:	bfb8      	it	lt
 800671c:	4249      	neglt	r1, r1
 800671e:	f803 2b02 	strb.w	r2, [r3], #2
 8006722:	bfb4      	ite	lt
 8006724:	222d      	movlt	r2, #45	; 0x2d
 8006726:	222b      	movge	r2, #43	; 0x2b
 8006728:	2909      	cmp	r1, #9
 800672a:	7042      	strb	r2, [r0, #1]
 800672c:	dd2a      	ble.n	8006784 <__exponent+0x70>
 800672e:	f10d 0407 	add.w	r4, sp, #7
 8006732:	46a4      	mov	ip, r4
 8006734:	270a      	movs	r7, #10
 8006736:	46a6      	mov	lr, r4
 8006738:	460a      	mov	r2, r1
 800673a:	fb91 f6f7 	sdiv	r6, r1, r7
 800673e:	fb07 1516 	mls	r5, r7, r6, r1
 8006742:	3530      	adds	r5, #48	; 0x30
 8006744:	2a63      	cmp	r2, #99	; 0x63
 8006746:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800674a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800674e:	4631      	mov	r1, r6
 8006750:	dcf1      	bgt.n	8006736 <__exponent+0x22>
 8006752:	3130      	adds	r1, #48	; 0x30
 8006754:	f1ae 0502 	sub.w	r5, lr, #2
 8006758:	f804 1c01 	strb.w	r1, [r4, #-1]
 800675c:	1c44      	adds	r4, r0, #1
 800675e:	4629      	mov	r1, r5
 8006760:	4561      	cmp	r1, ip
 8006762:	d30a      	bcc.n	800677a <__exponent+0x66>
 8006764:	f10d 0209 	add.w	r2, sp, #9
 8006768:	eba2 020e 	sub.w	r2, r2, lr
 800676c:	4565      	cmp	r5, ip
 800676e:	bf88      	it	hi
 8006770:	2200      	movhi	r2, #0
 8006772:	4413      	add	r3, r2
 8006774:	1a18      	subs	r0, r3, r0
 8006776:	b003      	add	sp, #12
 8006778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800677a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800677e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006782:	e7ed      	b.n	8006760 <__exponent+0x4c>
 8006784:	2330      	movs	r3, #48	; 0x30
 8006786:	3130      	adds	r1, #48	; 0x30
 8006788:	7083      	strb	r3, [r0, #2]
 800678a:	70c1      	strb	r1, [r0, #3]
 800678c:	1d03      	adds	r3, r0, #4
 800678e:	e7f1      	b.n	8006774 <__exponent+0x60>

08006790 <_printf_float>:
 8006790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006794:	b08b      	sub	sp, #44	; 0x2c
 8006796:	460c      	mov	r4, r1
 8006798:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800679c:	4616      	mov	r6, r2
 800679e:	461f      	mov	r7, r3
 80067a0:	4605      	mov	r5, r0
 80067a2:	f001 fc1f 	bl	8007fe4 <_localeconv_r>
 80067a6:	f8d0 b000 	ldr.w	fp, [r0]
 80067aa:	4658      	mov	r0, fp
 80067ac:	f7f9 fd48 	bl	8000240 <strlen>
 80067b0:	2300      	movs	r3, #0
 80067b2:	9308      	str	r3, [sp, #32]
 80067b4:	f8d8 3000 	ldr.w	r3, [r8]
 80067b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80067bc:	6822      	ldr	r2, [r4, #0]
 80067be:	3307      	adds	r3, #7
 80067c0:	f023 0307 	bic.w	r3, r3, #7
 80067c4:	f103 0108 	add.w	r1, r3, #8
 80067c8:	f8c8 1000 	str.w	r1, [r8]
 80067cc:	4682      	mov	sl, r0
 80067ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80067d2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80067d6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006a38 <_printf_float+0x2a8>
 80067da:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80067de:	eeb0 6bc0 	vabs.f64	d6, d0
 80067e2:	eeb4 6b47 	vcmp.f64	d6, d7
 80067e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ea:	dd24      	ble.n	8006836 <_printf_float+0xa6>
 80067ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80067f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f4:	d502      	bpl.n	80067fc <_printf_float+0x6c>
 80067f6:	232d      	movs	r3, #45	; 0x2d
 80067f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067fc:	4b90      	ldr	r3, [pc, #576]	; (8006a40 <_printf_float+0x2b0>)
 80067fe:	4891      	ldr	r0, [pc, #580]	; (8006a44 <_printf_float+0x2b4>)
 8006800:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006804:	bf94      	ite	ls
 8006806:	4698      	movls	r8, r3
 8006808:	4680      	movhi	r8, r0
 800680a:	2303      	movs	r3, #3
 800680c:	6123      	str	r3, [r4, #16]
 800680e:	f022 0204 	bic.w	r2, r2, #4
 8006812:	2300      	movs	r3, #0
 8006814:	6022      	str	r2, [r4, #0]
 8006816:	9304      	str	r3, [sp, #16]
 8006818:	9700      	str	r7, [sp, #0]
 800681a:	4633      	mov	r3, r6
 800681c:	aa09      	add	r2, sp, #36	; 0x24
 800681e:	4621      	mov	r1, r4
 8006820:	4628      	mov	r0, r5
 8006822:	f000 f9d3 	bl	8006bcc <_printf_common>
 8006826:	3001      	adds	r0, #1
 8006828:	f040 808a 	bne.w	8006940 <_printf_float+0x1b0>
 800682c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006830:	b00b      	add	sp, #44	; 0x2c
 8006832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006836:	eeb4 0b40 	vcmp.f64	d0, d0
 800683a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683e:	d709      	bvc.n	8006854 <_printf_float+0xc4>
 8006840:	ee10 3a90 	vmov	r3, s1
 8006844:	2b00      	cmp	r3, #0
 8006846:	bfbc      	itt	lt
 8006848:	232d      	movlt	r3, #45	; 0x2d
 800684a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800684e:	487e      	ldr	r0, [pc, #504]	; (8006a48 <_printf_float+0x2b8>)
 8006850:	4b7e      	ldr	r3, [pc, #504]	; (8006a4c <_printf_float+0x2bc>)
 8006852:	e7d5      	b.n	8006800 <_printf_float+0x70>
 8006854:	6863      	ldr	r3, [r4, #4]
 8006856:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800685a:	9104      	str	r1, [sp, #16]
 800685c:	1c59      	adds	r1, r3, #1
 800685e:	d13c      	bne.n	80068da <_printf_float+0x14a>
 8006860:	2306      	movs	r3, #6
 8006862:	6063      	str	r3, [r4, #4]
 8006864:	2300      	movs	r3, #0
 8006866:	9303      	str	r3, [sp, #12]
 8006868:	ab08      	add	r3, sp, #32
 800686a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800686e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006872:	ab07      	add	r3, sp, #28
 8006874:	6861      	ldr	r1, [r4, #4]
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	6022      	str	r2, [r4, #0]
 800687a:	f10d 031b 	add.w	r3, sp, #27
 800687e:	4628      	mov	r0, r5
 8006880:	f7ff fef6 	bl	8006670 <__cvt>
 8006884:	9b04      	ldr	r3, [sp, #16]
 8006886:	9907      	ldr	r1, [sp, #28]
 8006888:	2b47      	cmp	r3, #71	; 0x47
 800688a:	4680      	mov	r8, r0
 800688c:	d108      	bne.n	80068a0 <_printf_float+0x110>
 800688e:	1cc8      	adds	r0, r1, #3
 8006890:	db02      	blt.n	8006898 <_printf_float+0x108>
 8006892:	6863      	ldr	r3, [r4, #4]
 8006894:	4299      	cmp	r1, r3
 8006896:	dd41      	ble.n	800691c <_printf_float+0x18c>
 8006898:	f1a9 0902 	sub.w	r9, r9, #2
 800689c:	fa5f f989 	uxtb.w	r9, r9
 80068a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80068a4:	d820      	bhi.n	80068e8 <_printf_float+0x158>
 80068a6:	3901      	subs	r1, #1
 80068a8:	464a      	mov	r2, r9
 80068aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80068ae:	9107      	str	r1, [sp, #28]
 80068b0:	f7ff ff30 	bl	8006714 <__exponent>
 80068b4:	9a08      	ldr	r2, [sp, #32]
 80068b6:	9004      	str	r0, [sp, #16]
 80068b8:	1813      	adds	r3, r2, r0
 80068ba:	2a01      	cmp	r2, #1
 80068bc:	6123      	str	r3, [r4, #16]
 80068be:	dc02      	bgt.n	80068c6 <_printf_float+0x136>
 80068c0:	6822      	ldr	r2, [r4, #0]
 80068c2:	07d2      	lsls	r2, r2, #31
 80068c4:	d501      	bpl.n	80068ca <_printf_float+0x13a>
 80068c6:	3301      	adds	r3, #1
 80068c8:	6123      	str	r3, [r4, #16]
 80068ca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0a2      	beq.n	8006818 <_printf_float+0x88>
 80068d2:	232d      	movs	r3, #45	; 0x2d
 80068d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068d8:	e79e      	b.n	8006818 <_printf_float+0x88>
 80068da:	9904      	ldr	r1, [sp, #16]
 80068dc:	2947      	cmp	r1, #71	; 0x47
 80068de:	d1c1      	bne.n	8006864 <_printf_float+0xd4>
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1bf      	bne.n	8006864 <_printf_float+0xd4>
 80068e4:	2301      	movs	r3, #1
 80068e6:	e7bc      	b.n	8006862 <_printf_float+0xd2>
 80068e8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80068ec:	d118      	bne.n	8006920 <_printf_float+0x190>
 80068ee:	2900      	cmp	r1, #0
 80068f0:	6863      	ldr	r3, [r4, #4]
 80068f2:	dd0b      	ble.n	800690c <_printf_float+0x17c>
 80068f4:	6121      	str	r1, [r4, #16]
 80068f6:	b913      	cbnz	r3, 80068fe <_printf_float+0x16e>
 80068f8:	6822      	ldr	r2, [r4, #0]
 80068fa:	07d0      	lsls	r0, r2, #31
 80068fc:	d502      	bpl.n	8006904 <_printf_float+0x174>
 80068fe:	3301      	adds	r3, #1
 8006900:	440b      	add	r3, r1
 8006902:	6123      	str	r3, [r4, #16]
 8006904:	2300      	movs	r3, #0
 8006906:	65a1      	str	r1, [r4, #88]	; 0x58
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	e7de      	b.n	80068ca <_printf_float+0x13a>
 800690c:	b913      	cbnz	r3, 8006914 <_printf_float+0x184>
 800690e:	6822      	ldr	r2, [r4, #0]
 8006910:	07d2      	lsls	r2, r2, #31
 8006912:	d501      	bpl.n	8006918 <_printf_float+0x188>
 8006914:	3302      	adds	r3, #2
 8006916:	e7f4      	b.n	8006902 <_printf_float+0x172>
 8006918:	2301      	movs	r3, #1
 800691a:	e7f2      	b.n	8006902 <_printf_float+0x172>
 800691c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006920:	9b08      	ldr	r3, [sp, #32]
 8006922:	4299      	cmp	r1, r3
 8006924:	db05      	blt.n	8006932 <_printf_float+0x1a2>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	6121      	str	r1, [r4, #16]
 800692a:	07d8      	lsls	r0, r3, #31
 800692c:	d5ea      	bpl.n	8006904 <_printf_float+0x174>
 800692e:	1c4b      	adds	r3, r1, #1
 8006930:	e7e7      	b.n	8006902 <_printf_float+0x172>
 8006932:	2900      	cmp	r1, #0
 8006934:	bfd4      	ite	le
 8006936:	f1c1 0202 	rsble	r2, r1, #2
 800693a:	2201      	movgt	r2, #1
 800693c:	4413      	add	r3, r2
 800693e:	e7e0      	b.n	8006902 <_printf_float+0x172>
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	055a      	lsls	r2, r3, #21
 8006944:	d407      	bmi.n	8006956 <_printf_float+0x1c6>
 8006946:	6923      	ldr	r3, [r4, #16]
 8006948:	4642      	mov	r2, r8
 800694a:	4631      	mov	r1, r6
 800694c:	4628      	mov	r0, r5
 800694e:	47b8      	blx	r7
 8006950:	3001      	adds	r0, #1
 8006952:	d12a      	bne.n	80069aa <_printf_float+0x21a>
 8006954:	e76a      	b.n	800682c <_printf_float+0x9c>
 8006956:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800695a:	f240 80e2 	bls.w	8006b22 <_printf_float+0x392>
 800695e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006962:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800696a:	d133      	bne.n	80069d4 <_printf_float+0x244>
 800696c:	4a38      	ldr	r2, [pc, #224]	; (8006a50 <_printf_float+0x2c0>)
 800696e:	2301      	movs	r3, #1
 8006970:	4631      	mov	r1, r6
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f af58 	beq.w	800682c <_printf_float+0x9c>
 800697c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006980:	429a      	cmp	r2, r3
 8006982:	db02      	blt.n	800698a <_printf_float+0x1fa>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	07d8      	lsls	r0, r3, #31
 8006988:	d50f      	bpl.n	80069aa <_printf_float+0x21a>
 800698a:	4653      	mov	r3, sl
 800698c:	465a      	mov	r2, fp
 800698e:	4631      	mov	r1, r6
 8006990:	4628      	mov	r0, r5
 8006992:	47b8      	blx	r7
 8006994:	3001      	adds	r0, #1
 8006996:	f43f af49 	beq.w	800682c <_printf_float+0x9c>
 800699a:	f04f 0800 	mov.w	r8, #0
 800699e:	f104 091a 	add.w	r9, r4, #26
 80069a2:	9b08      	ldr	r3, [sp, #32]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	4543      	cmp	r3, r8
 80069a8:	dc09      	bgt.n	80069be <_printf_float+0x22e>
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	079b      	lsls	r3, r3, #30
 80069ae:	f100 8108 	bmi.w	8006bc2 <_printf_float+0x432>
 80069b2:	68e0      	ldr	r0, [r4, #12]
 80069b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b6:	4298      	cmp	r0, r3
 80069b8:	bfb8      	it	lt
 80069ba:	4618      	movlt	r0, r3
 80069bc:	e738      	b.n	8006830 <_printf_float+0xa0>
 80069be:	2301      	movs	r3, #1
 80069c0:	464a      	mov	r2, r9
 80069c2:	4631      	mov	r1, r6
 80069c4:	4628      	mov	r0, r5
 80069c6:	47b8      	blx	r7
 80069c8:	3001      	adds	r0, #1
 80069ca:	f43f af2f 	beq.w	800682c <_printf_float+0x9c>
 80069ce:	f108 0801 	add.w	r8, r8, #1
 80069d2:	e7e6      	b.n	80069a2 <_printf_float+0x212>
 80069d4:	9b07      	ldr	r3, [sp, #28]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	dc3c      	bgt.n	8006a54 <_printf_float+0x2c4>
 80069da:	4a1d      	ldr	r2, [pc, #116]	; (8006a50 <_printf_float+0x2c0>)
 80069dc:	2301      	movs	r3, #1
 80069de:	4631      	mov	r1, r6
 80069e0:	4628      	mov	r0, r5
 80069e2:	47b8      	blx	r7
 80069e4:	3001      	adds	r0, #1
 80069e6:	f43f af21 	beq.w	800682c <_printf_float+0x9c>
 80069ea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	d102      	bne.n	80069f8 <_printf_float+0x268>
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	07d9      	lsls	r1, r3, #31
 80069f6:	d5d8      	bpl.n	80069aa <_printf_float+0x21a>
 80069f8:	4653      	mov	r3, sl
 80069fa:	465a      	mov	r2, fp
 80069fc:	4631      	mov	r1, r6
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	f43f af12 	beq.w	800682c <_printf_float+0x9c>
 8006a08:	f04f 0900 	mov.w	r9, #0
 8006a0c:	f104 0a1a 	add.w	sl, r4, #26
 8006a10:	9b07      	ldr	r3, [sp, #28]
 8006a12:	425b      	negs	r3, r3
 8006a14:	454b      	cmp	r3, r9
 8006a16:	dc01      	bgt.n	8006a1c <_printf_float+0x28c>
 8006a18:	9b08      	ldr	r3, [sp, #32]
 8006a1a:	e795      	b.n	8006948 <_printf_float+0x1b8>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	4652      	mov	r2, sl
 8006a20:	4631      	mov	r1, r6
 8006a22:	4628      	mov	r0, r5
 8006a24:	47b8      	blx	r7
 8006a26:	3001      	adds	r0, #1
 8006a28:	f43f af00 	beq.w	800682c <_printf_float+0x9c>
 8006a2c:	f109 0901 	add.w	r9, r9, #1
 8006a30:	e7ee      	b.n	8006a10 <_printf_float+0x280>
 8006a32:	bf00      	nop
 8006a34:	f3af 8000 	nop.w
 8006a38:	ffffffff 	.word	0xffffffff
 8006a3c:	7fefffff 	.word	0x7fefffff
 8006a40:	08009290 	.word	0x08009290
 8006a44:	08009294 	.word	0x08009294
 8006a48:	0800929c 	.word	0x0800929c
 8006a4c:	08009298 	.word	0x08009298
 8006a50:	080092a0 	.word	0x080092a0
 8006a54:	9a08      	ldr	r2, [sp, #32]
 8006a56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	bfa8      	it	ge
 8006a5c:	461a      	movge	r2, r3
 8006a5e:	2a00      	cmp	r2, #0
 8006a60:	4691      	mov	r9, r2
 8006a62:	dc38      	bgt.n	8006ad6 <_printf_float+0x346>
 8006a64:	2300      	movs	r3, #0
 8006a66:	9305      	str	r3, [sp, #20]
 8006a68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a6c:	f104 021a 	add.w	r2, r4, #26
 8006a70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a72:	9905      	ldr	r1, [sp, #20]
 8006a74:	9304      	str	r3, [sp, #16]
 8006a76:	eba3 0309 	sub.w	r3, r3, r9
 8006a7a:	428b      	cmp	r3, r1
 8006a7c:	dc33      	bgt.n	8006ae6 <_printf_float+0x356>
 8006a7e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	db3c      	blt.n	8006b00 <_printf_float+0x370>
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	07da      	lsls	r2, r3, #31
 8006a8a:	d439      	bmi.n	8006b00 <_printf_float+0x370>
 8006a8c:	9b08      	ldr	r3, [sp, #32]
 8006a8e:	9a04      	ldr	r2, [sp, #16]
 8006a90:	9907      	ldr	r1, [sp, #28]
 8006a92:	1a9a      	subs	r2, r3, r2
 8006a94:	eba3 0901 	sub.w	r9, r3, r1
 8006a98:	4591      	cmp	r9, r2
 8006a9a:	bfa8      	it	ge
 8006a9c:	4691      	movge	r9, r2
 8006a9e:	f1b9 0f00 	cmp.w	r9, #0
 8006aa2:	dc35      	bgt.n	8006b10 <_printf_float+0x380>
 8006aa4:	f04f 0800 	mov.w	r8, #0
 8006aa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aac:	f104 0a1a 	add.w	sl, r4, #26
 8006ab0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006ab4:	1a9b      	subs	r3, r3, r2
 8006ab6:	eba3 0309 	sub.w	r3, r3, r9
 8006aba:	4543      	cmp	r3, r8
 8006abc:	f77f af75 	ble.w	80069aa <_printf_float+0x21a>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	4652      	mov	r2, sl
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	f43f aeae 	beq.w	800682c <_printf_float+0x9c>
 8006ad0:	f108 0801 	add.w	r8, r8, #1
 8006ad4:	e7ec      	b.n	8006ab0 <_printf_float+0x320>
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4642      	mov	r2, r8
 8006adc:	4628      	mov	r0, r5
 8006ade:	47b8      	blx	r7
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	d1bf      	bne.n	8006a64 <_printf_float+0x2d4>
 8006ae4:	e6a2      	b.n	800682c <_printf_float+0x9c>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4631      	mov	r1, r6
 8006aea:	4628      	mov	r0, r5
 8006aec:	9204      	str	r2, [sp, #16]
 8006aee:	47b8      	blx	r7
 8006af0:	3001      	adds	r0, #1
 8006af2:	f43f ae9b 	beq.w	800682c <_printf_float+0x9c>
 8006af6:	9b05      	ldr	r3, [sp, #20]
 8006af8:	9a04      	ldr	r2, [sp, #16]
 8006afa:	3301      	adds	r3, #1
 8006afc:	9305      	str	r3, [sp, #20]
 8006afe:	e7b7      	b.n	8006a70 <_printf_float+0x2e0>
 8006b00:	4653      	mov	r3, sl
 8006b02:	465a      	mov	r2, fp
 8006b04:	4631      	mov	r1, r6
 8006b06:	4628      	mov	r0, r5
 8006b08:	47b8      	blx	r7
 8006b0a:	3001      	adds	r0, #1
 8006b0c:	d1be      	bne.n	8006a8c <_printf_float+0x2fc>
 8006b0e:	e68d      	b.n	800682c <_printf_float+0x9c>
 8006b10:	9a04      	ldr	r2, [sp, #16]
 8006b12:	464b      	mov	r3, r9
 8006b14:	4442      	add	r2, r8
 8006b16:	4631      	mov	r1, r6
 8006b18:	4628      	mov	r0, r5
 8006b1a:	47b8      	blx	r7
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d1c1      	bne.n	8006aa4 <_printf_float+0x314>
 8006b20:	e684      	b.n	800682c <_printf_float+0x9c>
 8006b22:	9a08      	ldr	r2, [sp, #32]
 8006b24:	2a01      	cmp	r2, #1
 8006b26:	dc01      	bgt.n	8006b2c <_printf_float+0x39c>
 8006b28:	07db      	lsls	r3, r3, #31
 8006b2a:	d537      	bpl.n	8006b9c <_printf_float+0x40c>
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	4642      	mov	r2, r8
 8006b30:	4631      	mov	r1, r6
 8006b32:	4628      	mov	r0, r5
 8006b34:	47b8      	blx	r7
 8006b36:	3001      	adds	r0, #1
 8006b38:	f43f ae78 	beq.w	800682c <_printf_float+0x9c>
 8006b3c:	4653      	mov	r3, sl
 8006b3e:	465a      	mov	r2, fp
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	f43f ae70 	beq.w	800682c <_printf_float+0x9c>
 8006b4c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006b50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b58:	d01b      	beq.n	8006b92 <_printf_float+0x402>
 8006b5a:	9b08      	ldr	r3, [sp, #32]
 8006b5c:	f108 0201 	add.w	r2, r8, #1
 8006b60:	3b01      	subs	r3, #1
 8006b62:	4631      	mov	r1, r6
 8006b64:	4628      	mov	r0, r5
 8006b66:	47b8      	blx	r7
 8006b68:	3001      	adds	r0, #1
 8006b6a:	d10e      	bne.n	8006b8a <_printf_float+0x3fa>
 8006b6c:	e65e      	b.n	800682c <_printf_float+0x9c>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	464a      	mov	r2, r9
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f ae57 	beq.w	800682c <_printf_float+0x9c>
 8006b7e:	f108 0801 	add.w	r8, r8, #1
 8006b82:	9b08      	ldr	r3, [sp, #32]
 8006b84:	3b01      	subs	r3, #1
 8006b86:	4543      	cmp	r3, r8
 8006b88:	dcf1      	bgt.n	8006b6e <_printf_float+0x3de>
 8006b8a:	9b04      	ldr	r3, [sp, #16]
 8006b8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b90:	e6db      	b.n	800694a <_printf_float+0x1ba>
 8006b92:	f04f 0800 	mov.w	r8, #0
 8006b96:	f104 091a 	add.w	r9, r4, #26
 8006b9a:	e7f2      	b.n	8006b82 <_printf_float+0x3f2>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4642      	mov	r2, r8
 8006ba0:	e7df      	b.n	8006b62 <_printf_float+0x3d2>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	464a      	mov	r2, r9
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4628      	mov	r0, r5
 8006baa:	47b8      	blx	r7
 8006bac:	3001      	adds	r0, #1
 8006bae:	f43f ae3d 	beq.w	800682c <_printf_float+0x9c>
 8006bb2:	f108 0801 	add.w	r8, r8, #1
 8006bb6:	68e3      	ldr	r3, [r4, #12]
 8006bb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bba:	1a5b      	subs	r3, r3, r1
 8006bbc:	4543      	cmp	r3, r8
 8006bbe:	dcf0      	bgt.n	8006ba2 <_printf_float+0x412>
 8006bc0:	e6f7      	b.n	80069b2 <_printf_float+0x222>
 8006bc2:	f04f 0800 	mov.w	r8, #0
 8006bc6:	f104 0919 	add.w	r9, r4, #25
 8006bca:	e7f4      	b.n	8006bb6 <_printf_float+0x426>

08006bcc <_printf_common>:
 8006bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bd0:	4616      	mov	r6, r2
 8006bd2:	4699      	mov	r9, r3
 8006bd4:	688a      	ldr	r2, [r1, #8]
 8006bd6:	690b      	ldr	r3, [r1, #16]
 8006bd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	bfb8      	it	lt
 8006be0:	4613      	movlt	r3, r2
 8006be2:	6033      	str	r3, [r6, #0]
 8006be4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006be8:	4607      	mov	r7, r0
 8006bea:	460c      	mov	r4, r1
 8006bec:	b10a      	cbz	r2, 8006bf2 <_printf_common+0x26>
 8006bee:	3301      	adds	r3, #1
 8006bf0:	6033      	str	r3, [r6, #0]
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	0699      	lsls	r1, r3, #26
 8006bf6:	bf42      	ittt	mi
 8006bf8:	6833      	ldrmi	r3, [r6, #0]
 8006bfa:	3302      	addmi	r3, #2
 8006bfc:	6033      	strmi	r3, [r6, #0]
 8006bfe:	6825      	ldr	r5, [r4, #0]
 8006c00:	f015 0506 	ands.w	r5, r5, #6
 8006c04:	d106      	bne.n	8006c14 <_printf_common+0x48>
 8006c06:	f104 0a19 	add.w	sl, r4, #25
 8006c0a:	68e3      	ldr	r3, [r4, #12]
 8006c0c:	6832      	ldr	r2, [r6, #0]
 8006c0e:	1a9b      	subs	r3, r3, r2
 8006c10:	42ab      	cmp	r3, r5
 8006c12:	dc26      	bgt.n	8006c62 <_printf_common+0x96>
 8006c14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c18:	1e13      	subs	r3, r2, #0
 8006c1a:	6822      	ldr	r2, [r4, #0]
 8006c1c:	bf18      	it	ne
 8006c1e:	2301      	movne	r3, #1
 8006c20:	0692      	lsls	r2, r2, #26
 8006c22:	d42b      	bmi.n	8006c7c <_printf_common+0xb0>
 8006c24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c28:	4649      	mov	r1, r9
 8006c2a:	4638      	mov	r0, r7
 8006c2c:	47c0      	blx	r8
 8006c2e:	3001      	adds	r0, #1
 8006c30:	d01e      	beq.n	8006c70 <_printf_common+0xa4>
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	68e5      	ldr	r5, [r4, #12]
 8006c36:	6832      	ldr	r2, [r6, #0]
 8006c38:	f003 0306 	and.w	r3, r3, #6
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	bf08      	it	eq
 8006c40:	1aad      	subeq	r5, r5, r2
 8006c42:	68a3      	ldr	r3, [r4, #8]
 8006c44:	6922      	ldr	r2, [r4, #16]
 8006c46:	bf0c      	ite	eq
 8006c48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c4c:	2500      	movne	r5, #0
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	bfc4      	itt	gt
 8006c52:	1a9b      	subgt	r3, r3, r2
 8006c54:	18ed      	addgt	r5, r5, r3
 8006c56:	2600      	movs	r6, #0
 8006c58:	341a      	adds	r4, #26
 8006c5a:	42b5      	cmp	r5, r6
 8006c5c:	d11a      	bne.n	8006c94 <_printf_common+0xc8>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	e008      	b.n	8006c74 <_printf_common+0xa8>
 8006c62:	2301      	movs	r3, #1
 8006c64:	4652      	mov	r2, sl
 8006c66:	4649      	mov	r1, r9
 8006c68:	4638      	mov	r0, r7
 8006c6a:	47c0      	blx	r8
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	d103      	bne.n	8006c78 <_printf_common+0xac>
 8006c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c78:	3501      	adds	r5, #1
 8006c7a:	e7c6      	b.n	8006c0a <_printf_common+0x3e>
 8006c7c:	18e1      	adds	r1, r4, r3
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	2030      	movs	r0, #48	; 0x30
 8006c82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c86:	4422      	add	r2, r4
 8006c88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c90:	3302      	adds	r3, #2
 8006c92:	e7c7      	b.n	8006c24 <_printf_common+0x58>
 8006c94:	2301      	movs	r3, #1
 8006c96:	4622      	mov	r2, r4
 8006c98:	4649      	mov	r1, r9
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	47c0      	blx	r8
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	d0e6      	beq.n	8006c70 <_printf_common+0xa4>
 8006ca2:	3601      	adds	r6, #1
 8006ca4:	e7d9      	b.n	8006c5a <_printf_common+0x8e>
	...

08006ca8 <_printf_i>:
 8006ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cac:	7e0f      	ldrb	r7, [r1, #24]
 8006cae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cb0:	2f78      	cmp	r7, #120	; 0x78
 8006cb2:	4691      	mov	r9, r2
 8006cb4:	4680      	mov	r8, r0
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	469a      	mov	sl, r3
 8006cba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cbe:	d807      	bhi.n	8006cd0 <_printf_i+0x28>
 8006cc0:	2f62      	cmp	r7, #98	; 0x62
 8006cc2:	d80a      	bhi.n	8006cda <_printf_i+0x32>
 8006cc4:	2f00      	cmp	r7, #0
 8006cc6:	f000 80d8 	beq.w	8006e7a <_printf_i+0x1d2>
 8006cca:	2f58      	cmp	r7, #88	; 0x58
 8006ccc:	f000 80a3 	beq.w	8006e16 <_printf_i+0x16e>
 8006cd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006cd8:	e03a      	b.n	8006d50 <_printf_i+0xa8>
 8006cda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006cde:	2b15      	cmp	r3, #21
 8006ce0:	d8f6      	bhi.n	8006cd0 <_printf_i+0x28>
 8006ce2:	a101      	add	r1, pc, #4	; (adr r1, 8006ce8 <_printf_i+0x40>)
 8006ce4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ce8:	08006d41 	.word	0x08006d41
 8006cec:	08006d55 	.word	0x08006d55
 8006cf0:	08006cd1 	.word	0x08006cd1
 8006cf4:	08006cd1 	.word	0x08006cd1
 8006cf8:	08006cd1 	.word	0x08006cd1
 8006cfc:	08006cd1 	.word	0x08006cd1
 8006d00:	08006d55 	.word	0x08006d55
 8006d04:	08006cd1 	.word	0x08006cd1
 8006d08:	08006cd1 	.word	0x08006cd1
 8006d0c:	08006cd1 	.word	0x08006cd1
 8006d10:	08006cd1 	.word	0x08006cd1
 8006d14:	08006e61 	.word	0x08006e61
 8006d18:	08006d85 	.word	0x08006d85
 8006d1c:	08006e43 	.word	0x08006e43
 8006d20:	08006cd1 	.word	0x08006cd1
 8006d24:	08006cd1 	.word	0x08006cd1
 8006d28:	08006e83 	.word	0x08006e83
 8006d2c:	08006cd1 	.word	0x08006cd1
 8006d30:	08006d85 	.word	0x08006d85
 8006d34:	08006cd1 	.word	0x08006cd1
 8006d38:	08006cd1 	.word	0x08006cd1
 8006d3c:	08006e4b 	.word	0x08006e4b
 8006d40:	682b      	ldr	r3, [r5, #0]
 8006d42:	1d1a      	adds	r2, r3, #4
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	602a      	str	r2, [r5, #0]
 8006d48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d50:	2301      	movs	r3, #1
 8006d52:	e0a3      	b.n	8006e9c <_printf_i+0x1f4>
 8006d54:	6820      	ldr	r0, [r4, #0]
 8006d56:	6829      	ldr	r1, [r5, #0]
 8006d58:	0606      	lsls	r6, r0, #24
 8006d5a:	f101 0304 	add.w	r3, r1, #4
 8006d5e:	d50a      	bpl.n	8006d76 <_printf_i+0xce>
 8006d60:	680e      	ldr	r6, [r1, #0]
 8006d62:	602b      	str	r3, [r5, #0]
 8006d64:	2e00      	cmp	r6, #0
 8006d66:	da03      	bge.n	8006d70 <_printf_i+0xc8>
 8006d68:	232d      	movs	r3, #45	; 0x2d
 8006d6a:	4276      	negs	r6, r6
 8006d6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d70:	485e      	ldr	r0, [pc, #376]	; (8006eec <_printf_i+0x244>)
 8006d72:	230a      	movs	r3, #10
 8006d74:	e019      	b.n	8006daa <_printf_i+0x102>
 8006d76:	680e      	ldr	r6, [r1, #0]
 8006d78:	602b      	str	r3, [r5, #0]
 8006d7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d7e:	bf18      	it	ne
 8006d80:	b236      	sxthne	r6, r6
 8006d82:	e7ef      	b.n	8006d64 <_printf_i+0xbc>
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	6820      	ldr	r0, [r4, #0]
 8006d88:	1d19      	adds	r1, r3, #4
 8006d8a:	6029      	str	r1, [r5, #0]
 8006d8c:	0601      	lsls	r1, r0, #24
 8006d8e:	d501      	bpl.n	8006d94 <_printf_i+0xec>
 8006d90:	681e      	ldr	r6, [r3, #0]
 8006d92:	e002      	b.n	8006d9a <_printf_i+0xf2>
 8006d94:	0646      	lsls	r6, r0, #25
 8006d96:	d5fb      	bpl.n	8006d90 <_printf_i+0xe8>
 8006d98:	881e      	ldrh	r6, [r3, #0]
 8006d9a:	4854      	ldr	r0, [pc, #336]	; (8006eec <_printf_i+0x244>)
 8006d9c:	2f6f      	cmp	r7, #111	; 0x6f
 8006d9e:	bf0c      	ite	eq
 8006da0:	2308      	moveq	r3, #8
 8006da2:	230a      	movne	r3, #10
 8006da4:	2100      	movs	r1, #0
 8006da6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006daa:	6865      	ldr	r5, [r4, #4]
 8006dac:	60a5      	str	r5, [r4, #8]
 8006dae:	2d00      	cmp	r5, #0
 8006db0:	bfa2      	ittt	ge
 8006db2:	6821      	ldrge	r1, [r4, #0]
 8006db4:	f021 0104 	bicge.w	r1, r1, #4
 8006db8:	6021      	strge	r1, [r4, #0]
 8006dba:	b90e      	cbnz	r6, 8006dc0 <_printf_i+0x118>
 8006dbc:	2d00      	cmp	r5, #0
 8006dbe:	d04d      	beq.n	8006e5c <_printf_i+0x1b4>
 8006dc0:	4615      	mov	r5, r2
 8006dc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8006dc6:	fb03 6711 	mls	r7, r3, r1, r6
 8006dca:	5dc7      	ldrb	r7, [r0, r7]
 8006dcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006dd0:	4637      	mov	r7, r6
 8006dd2:	42bb      	cmp	r3, r7
 8006dd4:	460e      	mov	r6, r1
 8006dd6:	d9f4      	bls.n	8006dc2 <_printf_i+0x11a>
 8006dd8:	2b08      	cmp	r3, #8
 8006dda:	d10b      	bne.n	8006df4 <_printf_i+0x14c>
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	07de      	lsls	r6, r3, #31
 8006de0:	d508      	bpl.n	8006df4 <_printf_i+0x14c>
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	6861      	ldr	r1, [r4, #4]
 8006de6:	4299      	cmp	r1, r3
 8006de8:	bfde      	ittt	le
 8006dea:	2330      	movle	r3, #48	; 0x30
 8006dec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006df0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006df4:	1b52      	subs	r2, r2, r5
 8006df6:	6122      	str	r2, [r4, #16]
 8006df8:	f8cd a000 	str.w	sl, [sp]
 8006dfc:	464b      	mov	r3, r9
 8006dfe:	aa03      	add	r2, sp, #12
 8006e00:	4621      	mov	r1, r4
 8006e02:	4640      	mov	r0, r8
 8006e04:	f7ff fee2 	bl	8006bcc <_printf_common>
 8006e08:	3001      	adds	r0, #1
 8006e0a:	d14c      	bne.n	8006ea6 <_printf_i+0x1fe>
 8006e0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e10:	b004      	add	sp, #16
 8006e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e16:	4835      	ldr	r0, [pc, #212]	; (8006eec <_printf_i+0x244>)
 8006e18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e1c:	6829      	ldr	r1, [r5, #0]
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e24:	6029      	str	r1, [r5, #0]
 8006e26:	061d      	lsls	r5, r3, #24
 8006e28:	d514      	bpl.n	8006e54 <_printf_i+0x1ac>
 8006e2a:	07df      	lsls	r7, r3, #31
 8006e2c:	bf44      	itt	mi
 8006e2e:	f043 0320 	orrmi.w	r3, r3, #32
 8006e32:	6023      	strmi	r3, [r4, #0]
 8006e34:	b91e      	cbnz	r6, 8006e3e <_printf_i+0x196>
 8006e36:	6823      	ldr	r3, [r4, #0]
 8006e38:	f023 0320 	bic.w	r3, r3, #32
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	2310      	movs	r3, #16
 8006e40:	e7b0      	b.n	8006da4 <_printf_i+0xfc>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f043 0320 	orr.w	r3, r3, #32
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	2378      	movs	r3, #120	; 0x78
 8006e4c:	4828      	ldr	r0, [pc, #160]	; (8006ef0 <_printf_i+0x248>)
 8006e4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e52:	e7e3      	b.n	8006e1c <_printf_i+0x174>
 8006e54:	0659      	lsls	r1, r3, #25
 8006e56:	bf48      	it	mi
 8006e58:	b2b6      	uxthmi	r6, r6
 8006e5a:	e7e6      	b.n	8006e2a <_printf_i+0x182>
 8006e5c:	4615      	mov	r5, r2
 8006e5e:	e7bb      	b.n	8006dd8 <_printf_i+0x130>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	6826      	ldr	r6, [r4, #0]
 8006e64:	6961      	ldr	r1, [r4, #20]
 8006e66:	1d18      	adds	r0, r3, #4
 8006e68:	6028      	str	r0, [r5, #0]
 8006e6a:	0635      	lsls	r5, r6, #24
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	d501      	bpl.n	8006e74 <_printf_i+0x1cc>
 8006e70:	6019      	str	r1, [r3, #0]
 8006e72:	e002      	b.n	8006e7a <_printf_i+0x1d2>
 8006e74:	0670      	lsls	r0, r6, #25
 8006e76:	d5fb      	bpl.n	8006e70 <_printf_i+0x1c8>
 8006e78:	8019      	strh	r1, [r3, #0]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	6123      	str	r3, [r4, #16]
 8006e7e:	4615      	mov	r5, r2
 8006e80:	e7ba      	b.n	8006df8 <_printf_i+0x150>
 8006e82:	682b      	ldr	r3, [r5, #0]
 8006e84:	1d1a      	adds	r2, r3, #4
 8006e86:	602a      	str	r2, [r5, #0]
 8006e88:	681d      	ldr	r5, [r3, #0]
 8006e8a:	6862      	ldr	r2, [r4, #4]
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	4628      	mov	r0, r5
 8006e90:	f7f9 f9de 	bl	8000250 <memchr>
 8006e94:	b108      	cbz	r0, 8006e9a <_printf_i+0x1f2>
 8006e96:	1b40      	subs	r0, r0, r5
 8006e98:	6060      	str	r0, [r4, #4]
 8006e9a:	6863      	ldr	r3, [r4, #4]
 8006e9c:	6123      	str	r3, [r4, #16]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ea4:	e7a8      	b.n	8006df8 <_printf_i+0x150>
 8006ea6:	6923      	ldr	r3, [r4, #16]
 8006ea8:	462a      	mov	r2, r5
 8006eaa:	4649      	mov	r1, r9
 8006eac:	4640      	mov	r0, r8
 8006eae:	47d0      	blx	sl
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d0ab      	beq.n	8006e0c <_printf_i+0x164>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	079b      	lsls	r3, r3, #30
 8006eb8:	d413      	bmi.n	8006ee2 <_printf_i+0x23a>
 8006eba:	68e0      	ldr	r0, [r4, #12]
 8006ebc:	9b03      	ldr	r3, [sp, #12]
 8006ebe:	4298      	cmp	r0, r3
 8006ec0:	bfb8      	it	lt
 8006ec2:	4618      	movlt	r0, r3
 8006ec4:	e7a4      	b.n	8006e10 <_printf_i+0x168>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	4632      	mov	r2, r6
 8006eca:	4649      	mov	r1, r9
 8006ecc:	4640      	mov	r0, r8
 8006ece:	47d0      	blx	sl
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d09b      	beq.n	8006e0c <_printf_i+0x164>
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	68e3      	ldr	r3, [r4, #12]
 8006ed8:	9903      	ldr	r1, [sp, #12]
 8006eda:	1a5b      	subs	r3, r3, r1
 8006edc:	42ab      	cmp	r3, r5
 8006ede:	dcf2      	bgt.n	8006ec6 <_printf_i+0x21e>
 8006ee0:	e7eb      	b.n	8006eba <_printf_i+0x212>
 8006ee2:	2500      	movs	r5, #0
 8006ee4:	f104 0619 	add.w	r6, r4, #25
 8006ee8:	e7f5      	b.n	8006ed6 <_printf_i+0x22e>
 8006eea:	bf00      	nop
 8006eec:	080092a2 	.word	0x080092a2
 8006ef0:	080092b3 	.word	0x080092b3

08006ef4 <setvbuf>:
 8006ef4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ef8:	461d      	mov	r5, r3
 8006efa:	4b5d      	ldr	r3, [pc, #372]	; (8007070 <setvbuf+0x17c>)
 8006efc:	681f      	ldr	r7, [r3, #0]
 8006efe:	4604      	mov	r4, r0
 8006f00:	460e      	mov	r6, r1
 8006f02:	4690      	mov	r8, r2
 8006f04:	b127      	cbz	r7, 8006f10 <setvbuf+0x1c>
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	b913      	cbnz	r3, 8006f10 <setvbuf+0x1c>
 8006f0a:	4638      	mov	r0, r7
 8006f0c:	f000 ffcc 	bl	8007ea8 <__sinit>
 8006f10:	4b58      	ldr	r3, [pc, #352]	; (8007074 <setvbuf+0x180>)
 8006f12:	429c      	cmp	r4, r3
 8006f14:	d167      	bne.n	8006fe6 <setvbuf+0xf2>
 8006f16:	687c      	ldr	r4, [r7, #4]
 8006f18:	f1b8 0f02 	cmp.w	r8, #2
 8006f1c:	d006      	beq.n	8006f2c <setvbuf+0x38>
 8006f1e:	f1b8 0f01 	cmp.w	r8, #1
 8006f22:	f200 809f 	bhi.w	8007064 <setvbuf+0x170>
 8006f26:	2d00      	cmp	r5, #0
 8006f28:	f2c0 809c 	blt.w	8007064 <setvbuf+0x170>
 8006f2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f2e:	07db      	lsls	r3, r3, #31
 8006f30:	d405      	bmi.n	8006f3e <setvbuf+0x4a>
 8006f32:	89a3      	ldrh	r3, [r4, #12]
 8006f34:	0598      	lsls	r0, r3, #22
 8006f36:	d402      	bmi.n	8006f3e <setvbuf+0x4a>
 8006f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f3a:	f001 f858 	bl	8007fee <__retarget_lock_acquire_recursive>
 8006f3e:	4621      	mov	r1, r4
 8006f40:	4638      	mov	r0, r7
 8006f42:	f000 ff1d 	bl	8007d80 <_fflush_r>
 8006f46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f48:	b141      	cbz	r1, 8006f5c <setvbuf+0x68>
 8006f4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f4e:	4299      	cmp	r1, r3
 8006f50:	d002      	beq.n	8006f58 <setvbuf+0x64>
 8006f52:	4638      	mov	r0, r7
 8006f54:	f001 fc62 	bl	800881c <_free_r>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	6363      	str	r3, [r4, #52]	; 0x34
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	61a3      	str	r3, [r4, #24]
 8006f60:	6063      	str	r3, [r4, #4]
 8006f62:	89a3      	ldrh	r3, [r4, #12]
 8006f64:	0619      	lsls	r1, r3, #24
 8006f66:	d503      	bpl.n	8006f70 <setvbuf+0x7c>
 8006f68:	6921      	ldr	r1, [r4, #16]
 8006f6a:	4638      	mov	r0, r7
 8006f6c:	f001 fc56 	bl	800881c <_free_r>
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006f76:	f023 0303 	bic.w	r3, r3, #3
 8006f7a:	f1b8 0f02 	cmp.w	r8, #2
 8006f7e:	81a3      	strh	r3, [r4, #12]
 8006f80:	d06c      	beq.n	800705c <setvbuf+0x168>
 8006f82:	ab01      	add	r3, sp, #4
 8006f84:	466a      	mov	r2, sp
 8006f86:	4621      	mov	r1, r4
 8006f88:	4638      	mov	r0, r7
 8006f8a:	f001 f832 	bl	8007ff2 <__swhatbuf_r>
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	4318      	orrs	r0, r3
 8006f92:	81a0      	strh	r0, [r4, #12]
 8006f94:	2d00      	cmp	r5, #0
 8006f96:	d130      	bne.n	8006ffa <setvbuf+0x106>
 8006f98:	9d00      	ldr	r5, [sp, #0]
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f001 f88e 	bl	80080bc <malloc>
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d155      	bne.n	8007052 <setvbuf+0x15e>
 8006fa6:	f8dd 9000 	ldr.w	r9, [sp]
 8006faa:	45a9      	cmp	r9, r5
 8006fac:	d14a      	bne.n	8007044 <setvbuf+0x150>
 8006fae:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	60a2      	str	r2, [r4, #8]
 8006fb6:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8006fba:	6022      	str	r2, [r4, #0]
 8006fbc:	6122      	str	r2, [r4, #16]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc4:	6162      	str	r2, [r4, #20]
 8006fc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fc8:	f043 0302 	orr.w	r3, r3, #2
 8006fcc:	07d2      	lsls	r2, r2, #31
 8006fce:	81a3      	strh	r3, [r4, #12]
 8006fd0:	d405      	bmi.n	8006fde <setvbuf+0xea>
 8006fd2:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006fd6:	d102      	bne.n	8006fde <setvbuf+0xea>
 8006fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fda:	f001 f809 	bl	8007ff0 <__retarget_lock_release_recursive>
 8006fde:	4628      	mov	r0, r5
 8006fe0:	b003      	add	sp, #12
 8006fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fe6:	4b24      	ldr	r3, [pc, #144]	; (8007078 <setvbuf+0x184>)
 8006fe8:	429c      	cmp	r4, r3
 8006fea:	d101      	bne.n	8006ff0 <setvbuf+0xfc>
 8006fec:	68bc      	ldr	r4, [r7, #8]
 8006fee:	e793      	b.n	8006f18 <setvbuf+0x24>
 8006ff0:	4b22      	ldr	r3, [pc, #136]	; (800707c <setvbuf+0x188>)
 8006ff2:	429c      	cmp	r4, r3
 8006ff4:	bf08      	it	eq
 8006ff6:	68fc      	ldreq	r4, [r7, #12]
 8006ff8:	e78e      	b.n	8006f18 <setvbuf+0x24>
 8006ffa:	2e00      	cmp	r6, #0
 8006ffc:	d0cd      	beq.n	8006f9a <setvbuf+0xa6>
 8006ffe:	69bb      	ldr	r3, [r7, #24]
 8007000:	b913      	cbnz	r3, 8007008 <setvbuf+0x114>
 8007002:	4638      	mov	r0, r7
 8007004:	f000 ff50 	bl	8007ea8 <__sinit>
 8007008:	f1b8 0f01 	cmp.w	r8, #1
 800700c:	bf08      	it	eq
 800700e:	89a3      	ldrheq	r3, [r4, #12]
 8007010:	6026      	str	r6, [r4, #0]
 8007012:	bf04      	itt	eq
 8007014:	f043 0301 	orreq.w	r3, r3, #1
 8007018:	81a3      	strheq	r3, [r4, #12]
 800701a:	89a2      	ldrh	r2, [r4, #12]
 800701c:	f012 0308 	ands.w	r3, r2, #8
 8007020:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007024:	d01c      	beq.n	8007060 <setvbuf+0x16c>
 8007026:	07d3      	lsls	r3, r2, #31
 8007028:	bf41      	itttt	mi
 800702a:	2300      	movmi	r3, #0
 800702c:	426d      	negmi	r5, r5
 800702e:	60a3      	strmi	r3, [r4, #8]
 8007030:	61a5      	strmi	r5, [r4, #24]
 8007032:	bf58      	it	pl
 8007034:	60a5      	strpl	r5, [r4, #8]
 8007036:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007038:	f015 0501 	ands.w	r5, r5, #1
 800703c:	d115      	bne.n	800706a <setvbuf+0x176>
 800703e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007042:	e7c8      	b.n	8006fd6 <setvbuf+0xe2>
 8007044:	4648      	mov	r0, r9
 8007046:	f001 f839 	bl	80080bc <malloc>
 800704a:	4606      	mov	r6, r0
 800704c:	2800      	cmp	r0, #0
 800704e:	d0ae      	beq.n	8006fae <setvbuf+0xba>
 8007050:	464d      	mov	r5, r9
 8007052:	89a3      	ldrh	r3, [r4, #12]
 8007054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007058:	81a3      	strh	r3, [r4, #12]
 800705a:	e7d0      	b.n	8006ffe <setvbuf+0x10a>
 800705c:	2500      	movs	r5, #0
 800705e:	e7a8      	b.n	8006fb2 <setvbuf+0xbe>
 8007060:	60a3      	str	r3, [r4, #8]
 8007062:	e7e8      	b.n	8007036 <setvbuf+0x142>
 8007064:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007068:	e7b9      	b.n	8006fde <setvbuf+0xea>
 800706a:	2500      	movs	r5, #0
 800706c:	e7b7      	b.n	8006fde <setvbuf+0xea>
 800706e:	bf00      	nop
 8007070:	20000178 	.word	0x20000178
 8007074:	08009374 	.word	0x08009374
 8007078:	08009394 	.word	0x08009394
 800707c:	08009354 	.word	0x08009354

08007080 <quorem>:
 8007080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007084:	6903      	ldr	r3, [r0, #16]
 8007086:	690c      	ldr	r4, [r1, #16]
 8007088:	42a3      	cmp	r3, r4
 800708a:	4607      	mov	r7, r0
 800708c:	f2c0 8081 	blt.w	8007192 <quorem+0x112>
 8007090:	3c01      	subs	r4, #1
 8007092:	f101 0814 	add.w	r8, r1, #20
 8007096:	f100 0514 	add.w	r5, r0, #20
 800709a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800709e:	9301      	str	r3, [sp, #4]
 80070a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070a8:	3301      	adds	r3, #1
 80070aa:	429a      	cmp	r2, r3
 80070ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80070b8:	d331      	bcc.n	800711e <quorem+0x9e>
 80070ba:	f04f 0e00 	mov.w	lr, #0
 80070be:	4640      	mov	r0, r8
 80070c0:	46ac      	mov	ip, r5
 80070c2:	46f2      	mov	sl, lr
 80070c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80070c8:	b293      	uxth	r3, r2
 80070ca:	fb06 e303 	mla	r3, r6, r3, lr
 80070ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	ebaa 0303 	sub.w	r3, sl, r3
 80070d8:	f8dc a000 	ldr.w	sl, [ip]
 80070dc:	0c12      	lsrs	r2, r2, #16
 80070de:	fa13 f38a 	uxtah	r3, r3, sl
 80070e2:	fb06 e202 	mla	r2, r6, r2, lr
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	9b00      	ldr	r3, [sp, #0]
 80070ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070ee:	b292      	uxth	r2, r2
 80070f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070f8:	f8bd 3000 	ldrh.w	r3, [sp]
 80070fc:	4581      	cmp	r9, r0
 80070fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007102:	f84c 3b04 	str.w	r3, [ip], #4
 8007106:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800710a:	d2db      	bcs.n	80070c4 <quorem+0x44>
 800710c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007110:	b92b      	cbnz	r3, 800711e <quorem+0x9e>
 8007112:	9b01      	ldr	r3, [sp, #4]
 8007114:	3b04      	subs	r3, #4
 8007116:	429d      	cmp	r5, r3
 8007118:	461a      	mov	r2, r3
 800711a:	d32e      	bcc.n	800717a <quorem+0xfa>
 800711c:	613c      	str	r4, [r7, #16]
 800711e:	4638      	mov	r0, r7
 8007120:	f001 fa64 	bl	80085ec <__mcmp>
 8007124:	2800      	cmp	r0, #0
 8007126:	db24      	blt.n	8007172 <quorem+0xf2>
 8007128:	3601      	adds	r6, #1
 800712a:	4628      	mov	r0, r5
 800712c:	f04f 0c00 	mov.w	ip, #0
 8007130:	f858 2b04 	ldr.w	r2, [r8], #4
 8007134:	f8d0 e000 	ldr.w	lr, [r0]
 8007138:	b293      	uxth	r3, r2
 800713a:	ebac 0303 	sub.w	r3, ip, r3
 800713e:	0c12      	lsrs	r2, r2, #16
 8007140:	fa13 f38e 	uxtah	r3, r3, lr
 8007144:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007148:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800714c:	b29b      	uxth	r3, r3
 800714e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007152:	45c1      	cmp	r9, r8
 8007154:	f840 3b04 	str.w	r3, [r0], #4
 8007158:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800715c:	d2e8      	bcs.n	8007130 <quorem+0xb0>
 800715e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007162:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007166:	b922      	cbnz	r2, 8007172 <quorem+0xf2>
 8007168:	3b04      	subs	r3, #4
 800716a:	429d      	cmp	r5, r3
 800716c:	461a      	mov	r2, r3
 800716e:	d30a      	bcc.n	8007186 <quorem+0x106>
 8007170:	613c      	str	r4, [r7, #16]
 8007172:	4630      	mov	r0, r6
 8007174:	b003      	add	sp, #12
 8007176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717a:	6812      	ldr	r2, [r2, #0]
 800717c:	3b04      	subs	r3, #4
 800717e:	2a00      	cmp	r2, #0
 8007180:	d1cc      	bne.n	800711c <quorem+0x9c>
 8007182:	3c01      	subs	r4, #1
 8007184:	e7c7      	b.n	8007116 <quorem+0x96>
 8007186:	6812      	ldr	r2, [r2, #0]
 8007188:	3b04      	subs	r3, #4
 800718a:	2a00      	cmp	r2, #0
 800718c:	d1f0      	bne.n	8007170 <quorem+0xf0>
 800718e:	3c01      	subs	r4, #1
 8007190:	e7eb      	b.n	800716a <quorem+0xea>
 8007192:	2000      	movs	r0, #0
 8007194:	e7ee      	b.n	8007174 <quorem+0xf4>
	...

08007198 <_dtoa_r>:
 8007198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	ed2d 8b02 	vpush	{d8}
 80071a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80071a2:	b091      	sub	sp, #68	; 0x44
 80071a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80071a8:	ec59 8b10 	vmov	r8, r9, d0
 80071ac:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80071ae:	9106      	str	r1, [sp, #24]
 80071b0:	4606      	mov	r6, r0
 80071b2:	9208      	str	r2, [sp, #32]
 80071b4:	930c      	str	r3, [sp, #48]	; 0x30
 80071b6:	b975      	cbnz	r5, 80071d6 <_dtoa_r+0x3e>
 80071b8:	2010      	movs	r0, #16
 80071ba:	f000 ff7f 	bl	80080bc <malloc>
 80071be:	4602      	mov	r2, r0
 80071c0:	6270      	str	r0, [r6, #36]	; 0x24
 80071c2:	b920      	cbnz	r0, 80071ce <_dtoa_r+0x36>
 80071c4:	4baa      	ldr	r3, [pc, #680]	; (8007470 <_dtoa_r+0x2d8>)
 80071c6:	21ea      	movs	r1, #234	; 0xea
 80071c8:	48aa      	ldr	r0, [pc, #680]	; (8007474 <_dtoa_r+0x2dc>)
 80071ca:	f001 fc6d 	bl	8008aa8 <__assert_func>
 80071ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071d2:	6005      	str	r5, [r0, #0]
 80071d4:	60c5      	str	r5, [r0, #12]
 80071d6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80071d8:	6819      	ldr	r1, [r3, #0]
 80071da:	b151      	cbz	r1, 80071f2 <_dtoa_r+0x5a>
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	604a      	str	r2, [r1, #4]
 80071e0:	2301      	movs	r3, #1
 80071e2:	4093      	lsls	r3, r2
 80071e4:	608b      	str	r3, [r1, #8]
 80071e6:	4630      	mov	r0, r6
 80071e8:	f000 ffbe 	bl	8008168 <_Bfree>
 80071ec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80071ee:	2200      	movs	r2, #0
 80071f0:	601a      	str	r2, [r3, #0]
 80071f2:	f1b9 0300 	subs.w	r3, r9, #0
 80071f6:	bfbb      	ittet	lt
 80071f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071fc:	9303      	strlt	r3, [sp, #12]
 80071fe:	2300      	movge	r3, #0
 8007200:	2201      	movlt	r2, #1
 8007202:	bfac      	ite	ge
 8007204:	6023      	strge	r3, [r4, #0]
 8007206:	6022      	strlt	r2, [r4, #0]
 8007208:	4b9b      	ldr	r3, [pc, #620]	; (8007478 <_dtoa_r+0x2e0>)
 800720a:	9c03      	ldr	r4, [sp, #12]
 800720c:	43a3      	bics	r3, r4
 800720e:	d11c      	bne.n	800724a <_dtoa_r+0xb2>
 8007210:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007212:	f242 730f 	movw	r3, #9999	; 0x270f
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800721c:	ea53 0308 	orrs.w	r3, r3, r8
 8007220:	f000 84fd 	beq.w	8007c1e <_dtoa_r+0xa86>
 8007224:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007226:	b963      	cbnz	r3, 8007242 <_dtoa_r+0xaa>
 8007228:	4b94      	ldr	r3, [pc, #592]	; (800747c <_dtoa_r+0x2e4>)
 800722a:	e01f      	b.n	800726c <_dtoa_r+0xd4>
 800722c:	4b94      	ldr	r3, [pc, #592]	; (8007480 <_dtoa_r+0x2e8>)
 800722e:	9301      	str	r3, [sp, #4]
 8007230:	3308      	adds	r3, #8
 8007232:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007234:	6013      	str	r3, [r2, #0]
 8007236:	9801      	ldr	r0, [sp, #4]
 8007238:	b011      	add	sp, #68	; 0x44
 800723a:	ecbd 8b02 	vpop	{d8}
 800723e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007242:	4b8e      	ldr	r3, [pc, #568]	; (800747c <_dtoa_r+0x2e4>)
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	3303      	adds	r3, #3
 8007248:	e7f3      	b.n	8007232 <_dtoa_r+0x9a>
 800724a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800724e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007256:	d10b      	bne.n	8007270 <_dtoa_r+0xd8>
 8007258:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800725a:	2301      	movs	r3, #1
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 84d9 	beq.w	8007c18 <_dtoa_r+0xa80>
 8007266:	4887      	ldr	r0, [pc, #540]	; (8007484 <_dtoa_r+0x2ec>)
 8007268:	6018      	str	r0, [r3, #0]
 800726a:	1e43      	subs	r3, r0, #1
 800726c:	9301      	str	r3, [sp, #4]
 800726e:	e7e2      	b.n	8007236 <_dtoa_r+0x9e>
 8007270:	a90f      	add	r1, sp, #60	; 0x3c
 8007272:	aa0e      	add	r2, sp, #56	; 0x38
 8007274:	4630      	mov	r0, r6
 8007276:	eeb0 0b48 	vmov.f64	d0, d8
 800727a:	f001 fa5d 	bl	8008738 <__d2b>
 800727e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8007282:	4605      	mov	r5, r0
 8007284:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007286:	2900      	cmp	r1, #0
 8007288:	d046      	beq.n	8007318 <_dtoa_r+0x180>
 800728a:	ee18 4a90 	vmov	r4, s17
 800728e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007292:	ec53 2b18 	vmov	r2, r3, d8
 8007296:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800729a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800729e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80072a2:	2400      	movs	r4, #0
 80072a4:	ec43 2b16 	vmov	d6, r2, r3
 80072a8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80072ac:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8007458 <_dtoa_r+0x2c0>
 80072b0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80072b4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8007460 <_dtoa_r+0x2c8>
 80072b8:	eea7 6b05 	vfma.f64	d6, d7, d5
 80072bc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8007468 <_dtoa_r+0x2d0>
 80072c0:	ee07 1a90 	vmov	s15, r1
 80072c4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80072c8:	eeb0 7b46 	vmov.f64	d7, d6
 80072cc:	eea4 7b05 	vfma.f64	d7, d4, d5
 80072d0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80072d4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80072d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072dc:	ee16 ba90 	vmov	fp, s13
 80072e0:	940a      	str	r4, [sp, #40]	; 0x28
 80072e2:	d508      	bpl.n	80072f6 <_dtoa_r+0x15e>
 80072e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80072e8:	eeb4 6b47 	vcmp.f64	d6, d7
 80072ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f0:	bf18      	it	ne
 80072f2:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 80072f6:	f1bb 0f16 	cmp.w	fp, #22
 80072fa:	d82f      	bhi.n	800735c <_dtoa_r+0x1c4>
 80072fc:	4b62      	ldr	r3, [pc, #392]	; (8007488 <_dtoa_r+0x2f0>)
 80072fe:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007302:	ed93 7b00 	vldr	d7, [r3]
 8007306:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800730a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800730e:	d501      	bpl.n	8007314 <_dtoa_r+0x17c>
 8007310:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007314:	2300      	movs	r3, #0
 8007316:	e022      	b.n	800735e <_dtoa_r+0x1c6>
 8007318:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800731a:	4401      	add	r1, r0
 800731c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8007320:	2b20      	cmp	r3, #32
 8007322:	bfc1      	itttt	gt
 8007324:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007328:	fa04 f303 	lslgt.w	r3, r4, r3
 800732c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8007330:	fa28 f804 	lsrgt.w	r8, r8, r4
 8007334:	bfd6      	itet	le
 8007336:	f1c3 0320 	rsble	r3, r3, #32
 800733a:	ea43 0808 	orrgt.w	r8, r3, r8
 800733e:	fa08 f803 	lslle.w	r8, r8, r3
 8007342:	ee07 8a90 	vmov	s15, r8
 8007346:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800734a:	3901      	subs	r1, #1
 800734c:	ee17 4a90 	vmov	r4, s15
 8007350:	ec53 2b17 	vmov	r2, r3, d7
 8007354:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007358:	2401      	movs	r4, #1
 800735a:	e7a3      	b.n	80072a4 <_dtoa_r+0x10c>
 800735c:	2301      	movs	r3, #1
 800735e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007360:	1a43      	subs	r3, r0, r1
 8007362:	1e5a      	subs	r2, r3, #1
 8007364:	bf45      	ittet	mi
 8007366:	f1c3 0301 	rsbmi	r3, r3, #1
 800736a:	9304      	strmi	r3, [sp, #16]
 800736c:	2300      	movpl	r3, #0
 800736e:	2300      	movmi	r3, #0
 8007370:	9205      	str	r2, [sp, #20]
 8007372:	bf54      	ite	pl
 8007374:	9304      	strpl	r3, [sp, #16]
 8007376:	9305      	strmi	r3, [sp, #20]
 8007378:	f1bb 0f00 	cmp.w	fp, #0
 800737c:	db18      	blt.n	80073b0 <_dtoa_r+0x218>
 800737e:	9b05      	ldr	r3, [sp, #20]
 8007380:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8007384:	445b      	add	r3, fp
 8007386:	9305      	str	r3, [sp, #20]
 8007388:	2300      	movs	r3, #0
 800738a:	9a06      	ldr	r2, [sp, #24]
 800738c:	2a09      	cmp	r2, #9
 800738e:	d849      	bhi.n	8007424 <_dtoa_r+0x28c>
 8007390:	2a05      	cmp	r2, #5
 8007392:	bfc4      	itt	gt
 8007394:	3a04      	subgt	r2, #4
 8007396:	9206      	strgt	r2, [sp, #24]
 8007398:	9a06      	ldr	r2, [sp, #24]
 800739a:	f1a2 0202 	sub.w	r2, r2, #2
 800739e:	bfcc      	ite	gt
 80073a0:	2400      	movgt	r4, #0
 80073a2:	2401      	movle	r4, #1
 80073a4:	2a03      	cmp	r2, #3
 80073a6:	d848      	bhi.n	800743a <_dtoa_r+0x2a2>
 80073a8:	e8df f002 	tbb	[pc, r2]
 80073ac:	3a2c2e0b 	.word	0x3a2c2e0b
 80073b0:	9b04      	ldr	r3, [sp, #16]
 80073b2:	2200      	movs	r2, #0
 80073b4:	eba3 030b 	sub.w	r3, r3, fp
 80073b8:	9304      	str	r3, [sp, #16]
 80073ba:	9209      	str	r2, [sp, #36]	; 0x24
 80073bc:	f1cb 0300 	rsb	r3, fp, #0
 80073c0:	e7e3      	b.n	800738a <_dtoa_r+0x1f2>
 80073c2:	2200      	movs	r2, #0
 80073c4:	9207      	str	r2, [sp, #28]
 80073c6:	9a08      	ldr	r2, [sp, #32]
 80073c8:	2a00      	cmp	r2, #0
 80073ca:	dc39      	bgt.n	8007440 <_dtoa_r+0x2a8>
 80073cc:	f04f 0a01 	mov.w	sl, #1
 80073d0:	46d1      	mov	r9, sl
 80073d2:	4652      	mov	r2, sl
 80073d4:	f8cd a020 	str.w	sl, [sp, #32]
 80073d8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80073da:	2100      	movs	r1, #0
 80073dc:	6079      	str	r1, [r7, #4]
 80073de:	2004      	movs	r0, #4
 80073e0:	f100 0c14 	add.w	ip, r0, #20
 80073e4:	4594      	cmp	ip, r2
 80073e6:	6879      	ldr	r1, [r7, #4]
 80073e8:	d92f      	bls.n	800744a <_dtoa_r+0x2b2>
 80073ea:	4630      	mov	r0, r6
 80073ec:	930d      	str	r3, [sp, #52]	; 0x34
 80073ee:	f000 fe7b 	bl	80080e8 <_Balloc>
 80073f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073f4:	9001      	str	r0, [sp, #4]
 80073f6:	4602      	mov	r2, r0
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d149      	bne.n	8007490 <_dtoa_r+0x2f8>
 80073fc:	4b23      	ldr	r3, [pc, #140]	; (800748c <_dtoa_r+0x2f4>)
 80073fe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007402:	e6e1      	b.n	80071c8 <_dtoa_r+0x30>
 8007404:	2201      	movs	r2, #1
 8007406:	e7dd      	b.n	80073c4 <_dtoa_r+0x22c>
 8007408:	2200      	movs	r2, #0
 800740a:	9207      	str	r2, [sp, #28]
 800740c:	9a08      	ldr	r2, [sp, #32]
 800740e:	eb0b 0a02 	add.w	sl, fp, r2
 8007412:	f10a 0901 	add.w	r9, sl, #1
 8007416:	464a      	mov	r2, r9
 8007418:	2a01      	cmp	r2, #1
 800741a:	bfb8      	it	lt
 800741c:	2201      	movlt	r2, #1
 800741e:	e7db      	b.n	80073d8 <_dtoa_r+0x240>
 8007420:	2201      	movs	r2, #1
 8007422:	e7f2      	b.n	800740a <_dtoa_r+0x272>
 8007424:	2401      	movs	r4, #1
 8007426:	2200      	movs	r2, #0
 8007428:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800742c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007430:	2100      	movs	r1, #0
 8007432:	46d1      	mov	r9, sl
 8007434:	2212      	movs	r2, #18
 8007436:	9108      	str	r1, [sp, #32]
 8007438:	e7ce      	b.n	80073d8 <_dtoa_r+0x240>
 800743a:	2201      	movs	r2, #1
 800743c:	9207      	str	r2, [sp, #28]
 800743e:	e7f5      	b.n	800742c <_dtoa_r+0x294>
 8007440:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007444:	46d1      	mov	r9, sl
 8007446:	4652      	mov	r2, sl
 8007448:	e7c6      	b.n	80073d8 <_dtoa_r+0x240>
 800744a:	3101      	adds	r1, #1
 800744c:	6079      	str	r1, [r7, #4]
 800744e:	0040      	lsls	r0, r0, #1
 8007450:	e7c6      	b.n	80073e0 <_dtoa_r+0x248>
 8007452:	bf00      	nop
 8007454:	f3af 8000 	nop.w
 8007458:	636f4361 	.word	0x636f4361
 800745c:	3fd287a7 	.word	0x3fd287a7
 8007460:	8b60c8b3 	.word	0x8b60c8b3
 8007464:	3fc68a28 	.word	0x3fc68a28
 8007468:	509f79fb 	.word	0x509f79fb
 800746c:	3fd34413 	.word	0x3fd34413
 8007470:	080092d1 	.word	0x080092d1
 8007474:	080092e8 	.word	0x080092e8
 8007478:	7ff00000 	.word	0x7ff00000
 800747c:	080092cd 	.word	0x080092cd
 8007480:	080092c4 	.word	0x080092c4
 8007484:	080092a1 	.word	0x080092a1
 8007488:	08009438 	.word	0x08009438
 800748c:	08009343 	.word	0x08009343
 8007490:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007492:	9901      	ldr	r1, [sp, #4]
 8007494:	6011      	str	r1, [r2, #0]
 8007496:	f1b9 0f0e 	cmp.w	r9, #14
 800749a:	d86c      	bhi.n	8007576 <_dtoa_r+0x3de>
 800749c:	2c00      	cmp	r4, #0
 800749e:	d06a      	beq.n	8007576 <_dtoa_r+0x3de>
 80074a0:	f1bb 0f00 	cmp.w	fp, #0
 80074a4:	f340 80a0 	ble.w	80075e8 <_dtoa_r+0x450>
 80074a8:	49c1      	ldr	r1, [pc, #772]	; (80077b0 <_dtoa_r+0x618>)
 80074aa:	f00b 020f 	and.w	r2, fp, #15
 80074ae:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80074b2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074b6:	ed92 7b00 	vldr	d7, [r2]
 80074ba:	ea4f 112b 	mov.w	r1, fp, asr #4
 80074be:	f000 8087 	beq.w	80075d0 <_dtoa_r+0x438>
 80074c2:	4abc      	ldr	r2, [pc, #752]	; (80077b4 <_dtoa_r+0x61c>)
 80074c4:	ed92 6b08 	vldr	d6, [r2, #32]
 80074c8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80074cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80074d0:	f001 010f 	and.w	r1, r1, #15
 80074d4:	2203      	movs	r2, #3
 80074d6:	48b7      	ldr	r0, [pc, #732]	; (80077b4 <_dtoa_r+0x61c>)
 80074d8:	2900      	cmp	r1, #0
 80074da:	d17b      	bne.n	80075d4 <_dtoa_r+0x43c>
 80074dc:	ed9d 6b02 	vldr	d6, [sp, #8]
 80074e0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80074e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80074e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074ea:	2900      	cmp	r1, #0
 80074ec:	f000 80a2 	beq.w	8007634 <_dtoa_r+0x49c>
 80074f0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80074f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80074f8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80074fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007500:	f140 8098 	bpl.w	8007634 <_dtoa_r+0x49c>
 8007504:	f1b9 0f00 	cmp.w	r9, #0
 8007508:	f000 8094 	beq.w	8007634 <_dtoa_r+0x49c>
 800750c:	f1ba 0f00 	cmp.w	sl, #0
 8007510:	dd2f      	ble.n	8007572 <_dtoa_r+0x3da>
 8007512:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007516:	ee27 7b06 	vmul.f64	d7, d7, d6
 800751a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800751e:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007522:	3201      	adds	r2, #1
 8007524:	4650      	mov	r0, sl
 8007526:	ed9d 6b02 	vldr	d6, [sp, #8]
 800752a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800752e:	ee07 2a90 	vmov	s15, r2
 8007532:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007536:	eea7 5b06 	vfma.f64	d5, d7, d6
 800753a:	ee15 4a90 	vmov	r4, s11
 800753e:	ec52 1b15 	vmov	r1, r2, d5
 8007542:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007546:	2800      	cmp	r0, #0
 8007548:	d177      	bne.n	800763a <_dtoa_r+0x4a2>
 800754a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800754e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007552:	ec42 1b17 	vmov	d7, r1, r2
 8007556:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800755a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800755e:	f300 8263 	bgt.w	8007a28 <_dtoa_r+0x890>
 8007562:	eeb1 7b47 	vneg.f64	d7, d7
 8007566:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800756a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800756e:	f100 8258 	bmi.w	8007a22 <_dtoa_r+0x88a>
 8007572:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007576:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007578:	2a00      	cmp	r2, #0
 800757a:	f2c0 811d 	blt.w	80077b8 <_dtoa_r+0x620>
 800757e:	f1bb 0f0e 	cmp.w	fp, #14
 8007582:	f300 8119 	bgt.w	80077b8 <_dtoa_r+0x620>
 8007586:	4b8a      	ldr	r3, [pc, #552]	; (80077b0 <_dtoa_r+0x618>)
 8007588:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800758c:	ed93 6b00 	vldr	d6, [r3]
 8007590:	9b08      	ldr	r3, [sp, #32]
 8007592:	2b00      	cmp	r3, #0
 8007594:	f280 80b7 	bge.w	8007706 <_dtoa_r+0x56e>
 8007598:	f1b9 0f00 	cmp.w	r9, #0
 800759c:	f300 80b3 	bgt.w	8007706 <_dtoa_r+0x56e>
 80075a0:	f040 823f 	bne.w	8007a22 <_dtoa_r+0x88a>
 80075a4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80075a8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80075ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80075b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b8:	464c      	mov	r4, r9
 80075ba:	464f      	mov	r7, r9
 80075bc:	f280 8215 	bge.w	80079ea <_dtoa_r+0x852>
 80075c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80075c4:	2331      	movs	r3, #49	; 0x31
 80075c6:	f808 3b01 	strb.w	r3, [r8], #1
 80075ca:	f10b 0b01 	add.w	fp, fp, #1
 80075ce:	e211      	b.n	80079f4 <_dtoa_r+0x85c>
 80075d0:	2202      	movs	r2, #2
 80075d2:	e780      	b.n	80074d6 <_dtoa_r+0x33e>
 80075d4:	07cc      	lsls	r4, r1, #31
 80075d6:	d504      	bpl.n	80075e2 <_dtoa_r+0x44a>
 80075d8:	ed90 6b00 	vldr	d6, [r0]
 80075dc:	3201      	adds	r2, #1
 80075de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80075e2:	1049      	asrs	r1, r1, #1
 80075e4:	3008      	adds	r0, #8
 80075e6:	e777      	b.n	80074d8 <_dtoa_r+0x340>
 80075e8:	d022      	beq.n	8007630 <_dtoa_r+0x498>
 80075ea:	f1cb 0100 	rsb	r1, fp, #0
 80075ee:	4a70      	ldr	r2, [pc, #448]	; (80077b0 <_dtoa_r+0x618>)
 80075f0:	f001 000f 	and.w	r0, r1, #15
 80075f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80075f8:	ed92 7b00 	vldr	d7, [r2]
 80075fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007600:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007604:	486b      	ldr	r0, [pc, #428]	; (80077b4 <_dtoa_r+0x61c>)
 8007606:	1109      	asrs	r1, r1, #4
 8007608:	2400      	movs	r4, #0
 800760a:	2202      	movs	r2, #2
 800760c:	b929      	cbnz	r1, 800761a <_dtoa_r+0x482>
 800760e:	2c00      	cmp	r4, #0
 8007610:	f43f af6a 	beq.w	80074e8 <_dtoa_r+0x350>
 8007614:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007618:	e766      	b.n	80074e8 <_dtoa_r+0x350>
 800761a:	07cf      	lsls	r7, r1, #31
 800761c:	d505      	bpl.n	800762a <_dtoa_r+0x492>
 800761e:	ed90 6b00 	vldr	d6, [r0]
 8007622:	3201      	adds	r2, #1
 8007624:	2401      	movs	r4, #1
 8007626:	ee27 7b06 	vmul.f64	d7, d7, d6
 800762a:	1049      	asrs	r1, r1, #1
 800762c:	3008      	adds	r0, #8
 800762e:	e7ed      	b.n	800760c <_dtoa_r+0x474>
 8007630:	2202      	movs	r2, #2
 8007632:	e759      	b.n	80074e8 <_dtoa_r+0x350>
 8007634:	465f      	mov	r7, fp
 8007636:	4648      	mov	r0, r9
 8007638:	e775      	b.n	8007526 <_dtoa_r+0x38e>
 800763a:	ec42 1b17 	vmov	d7, r1, r2
 800763e:	4a5c      	ldr	r2, [pc, #368]	; (80077b0 <_dtoa_r+0x618>)
 8007640:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007644:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007648:	9a01      	ldr	r2, [sp, #4]
 800764a:	1814      	adds	r4, r2, r0
 800764c:	9a07      	ldr	r2, [sp, #28]
 800764e:	b352      	cbz	r2, 80076a6 <_dtoa_r+0x50e>
 8007650:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007654:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007658:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800765c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007660:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007664:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007668:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800766c:	ee14 2a90 	vmov	r2, s9
 8007670:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007674:	3230      	adds	r2, #48	; 0x30
 8007676:	ee36 6b45 	vsub.f64	d6, d6, d5
 800767a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800767e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007682:	f808 2b01 	strb.w	r2, [r8], #1
 8007686:	d439      	bmi.n	80076fc <_dtoa_r+0x564>
 8007688:	ee32 5b46 	vsub.f64	d5, d2, d6
 800768c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007694:	d472      	bmi.n	800777c <_dtoa_r+0x5e4>
 8007696:	45a0      	cmp	r8, r4
 8007698:	f43f af6b 	beq.w	8007572 <_dtoa_r+0x3da>
 800769c:	ee27 7b03 	vmul.f64	d7, d7, d3
 80076a0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80076a4:	e7e0      	b.n	8007668 <_dtoa_r+0x4d0>
 80076a6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80076aa:	ee27 7b04 	vmul.f64	d7, d7, d4
 80076ae:	4621      	mov	r1, r4
 80076b0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80076b4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80076b8:	ee14 2a90 	vmov	r2, s9
 80076bc:	3230      	adds	r2, #48	; 0x30
 80076be:	f808 2b01 	strb.w	r2, [r8], #1
 80076c2:	45a0      	cmp	r8, r4
 80076c4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80076c8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80076cc:	d118      	bne.n	8007700 <_dtoa_r+0x568>
 80076ce:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80076d2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80076d6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80076da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076de:	dc4d      	bgt.n	800777c <_dtoa_r+0x5e4>
 80076e0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80076e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80076e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ec:	f57f af41 	bpl.w	8007572 <_dtoa_r+0x3da>
 80076f0:	4688      	mov	r8, r1
 80076f2:	3901      	subs	r1, #1
 80076f4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80076f8:	2b30      	cmp	r3, #48	; 0x30
 80076fa:	d0f9      	beq.n	80076f0 <_dtoa_r+0x558>
 80076fc:	46bb      	mov	fp, r7
 80076fe:	e02a      	b.n	8007756 <_dtoa_r+0x5be>
 8007700:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007704:	e7d6      	b.n	80076b4 <_dtoa_r+0x51c>
 8007706:	ed9d 7b02 	vldr	d7, [sp, #8]
 800770a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800770e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007712:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007716:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800771a:	ee15 3a10 	vmov	r3, s10
 800771e:	3330      	adds	r3, #48	; 0x30
 8007720:	f808 3b01 	strb.w	r3, [r8], #1
 8007724:	9b01      	ldr	r3, [sp, #4]
 8007726:	eba8 0303 	sub.w	r3, r8, r3
 800772a:	4599      	cmp	r9, r3
 800772c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007730:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007734:	d133      	bne.n	800779e <_dtoa_r+0x606>
 8007736:	ee37 7b07 	vadd.f64	d7, d7, d7
 800773a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800773e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007742:	dc1a      	bgt.n	800777a <_dtoa_r+0x5e2>
 8007744:	eeb4 7b46 	vcmp.f64	d7, d6
 8007748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800774c:	d103      	bne.n	8007756 <_dtoa_r+0x5be>
 800774e:	ee15 3a10 	vmov	r3, s10
 8007752:	07d9      	lsls	r1, r3, #31
 8007754:	d411      	bmi.n	800777a <_dtoa_r+0x5e2>
 8007756:	4629      	mov	r1, r5
 8007758:	4630      	mov	r0, r6
 800775a:	f000 fd05 	bl	8008168 <_Bfree>
 800775e:	2300      	movs	r3, #0
 8007760:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007762:	f888 3000 	strb.w	r3, [r8]
 8007766:	f10b 0301 	add.w	r3, fp, #1
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800776e:	2b00      	cmp	r3, #0
 8007770:	f43f ad61 	beq.w	8007236 <_dtoa_r+0x9e>
 8007774:	f8c3 8000 	str.w	r8, [r3]
 8007778:	e55d      	b.n	8007236 <_dtoa_r+0x9e>
 800777a:	465f      	mov	r7, fp
 800777c:	4643      	mov	r3, r8
 800777e:	4698      	mov	r8, r3
 8007780:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007784:	2a39      	cmp	r2, #57	; 0x39
 8007786:	d106      	bne.n	8007796 <_dtoa_r+0x5fe>
 8007788:	9a01      	ldr	r2, [sp, #4]
 800778a:	429a      	cmp	r2, r3
 800778c:	d1f7      	bne.n	800777e <_dtoa_r+0x5e6>
 800778e:	9901      	ldr	r1, [sp, #4]
 8007790:	2230      	movs	r2, #48	; 0x30
 8007792:	3701      	adds	r7, #1
 8007794:	700a      	strb	r2, [r1, #0]
 8007796:	781a      	ldrb	r2, [r3, #0]
 8007798:	3201      	adds	r2, #1
 800779a:	701a      	strb	r2, [r3, #0]
 800779c:	e7ae      	b.n	80076fc <_dtoa_r+0x564>
 800779e:	ee27 7b04 	vmul.f64	d7, d7, d4
 80077a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80077a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077aa:	d1b2      	bne.n	8007712 <_dtoa_r+0x57a>
 80077ac:	e7d3      	b.n	8007756 <_dtoa_r+0x5be>
 80077ae:	bf00      	nop
 80077b0:	08009438 	.word	0x08009438
 80077b4:	08009410 	.word	0x08009410
 80077b8:	9907      	ldr	r1, [sp, #28]
 80077ba:	2900      	cmp	r1, #0
 80077bc:	f000 80d0 	beq.w	8007960 <_dtoa_r+0x7c8>
 80077c0:	9906      	ldr	r1, [sp, #24]
 80077c2:	2901      	cmp	r1, #1
 80077c4:	f300 80b4 	bgt.w	8007930 <_dtoa_r+0x798>
 80077c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077ca:	2900      	cmp	r1, #0
 80077cc:	f000 80ac 	beq.w	8007928 <_dtoa_r+0x790>
 80077d0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80077d4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80077d8:	461c      	mov	r4, r3
 80077da:	930a      	str	r3, [sp, #40]	; 0x28
 80077dc:	9b04      	ldr	r3, [sp, #16]
 80077de:	4413      	add	r3, r2
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	9b05      	ldr	r3, [sp, #20]
 80077e4:	2101      	movs	r1, #1
 80077e6:	4413      	add	r3, r2
 80077e8:	4630      	mov	r0, r6
 80077ea:	9305      	str	r3, [sp, #20]
 80077ec:	f000 fd74 	bl	80082d8 <__i2b>
 80077f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077f2:	4607      	mov	r7, r0
 80077f4:	f1b8 0f00 	cmp.w	r8, #0
 80077f8:	dd0d      	ble.n	8007816 <_dtoa_r+0x67e>
 80077fa:	9a05      	ldr	r2, [sp, #20]
 80077fc:	2a00      	cmp	r2, #0
 80077fe:	dd0a      	ble.n	8007816 <_dtoa_r+0x67e>
 8007800:	4542      	cmp	r2, r8
 8007802:	9904      	ldr	r1, [sp, #16]
 8007804:	bfa8      	it	ge
 8007806:	4642      	movge	r2, r8
 8007808:	1a89      	subs	r1, r1, r2
 800780a:	9104      	str	r1, [sp, #16]
 800780c:	9905      	ldr	r1, [sp, #20]
 800780e:	eba8 0802 	sub.w	r8, r8, r2
 8007812:	1a8a      	subs	r2, r1, r2
 8007814:	9205      	str	r2, [sp, #20]
 8007816:	b303      	cbz	r3, 800785a <_dtoa_r+0x6c2>
 8007818:	9a07      	ldr	r2, [sp, #28]
 800781a:	2a00      	cmp	r2, #0
 800781c:	f000 80a5 	beq.w	800796a <_dtoa_r+0x7d2>
 8007820:	2c00      	cmp	r4, #0
 8007822:	dd13      	ble.n	800784c <_dtoa_r+0x6b4>
 8007824:	4639      	mov	r1, r7
 8007826:	4622      	mov	r2, r4
 8007828:	4630      	mov	r0, r6
 800782a:	930d      	str	r3, [sp, #52]	; 0x34
 800782c:	f000 fe14 	bl	8008458 <__pow5mult>
 8007830:	462a      	mov	r2, r5
 8007832:	4601      	mov	r1, r0
 8007834:	4607      	mov	r7, r0
 8007836:	4630      	mov	r0, r6
 8007838:	f000 fd64 	bl	8008304 <__multiply>
 800783c:	4629      	mov	r1, r5
 800783e:	900a      	str	r0, [sp, #40]	; 0x28
 8007840:	4630      	mov	r0, r6
 8007842:	f000 fc91 	bl	8008168 <_Bfree>
 8007846:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007848:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800784a:	4615      	mov	r5, r2
 800784c:	1b1a      	subs	r2, r3, r4
 800784e:	d004      	beq.n	800785a <_dtoa_r+0x6c2>
 8007850:	4629      	mov	r1, r5
 8007852:	4630      	mov	r0, r6
 8007854:	f000 fe00 	bl	8008458 <__pow5mult>
 8007858:	4605      	mov	r5, r0
 800785a:	2101      	movs	r1, #1
 800785c:	4630      	mov	r0, r6
 800785e:	f000 fd3b 	bl	80082d8 <__i2b>
 8007862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007864:	2b00      	cmp	r3, #0
 8007866:	4604      	mov	r4, r0
 8007868:	f340 8081 	ble.w	800796e <_dtoa_r+0x7d6>
 800786c:	461a      	mov	r2, r3
 800786e:	4601      	mov	r1, r0
 8007870:	4630      	mov	r0, r6
 8007872:	f000 fdf1 	bl	8008458 <__pow5mult>
 8007876:	9b06      	ldr	r3, [sp, #24]
 8007878:	2b01      	cmp	r3, #1
 800787a:	4604      	mov	r4, r0
 800787c:	dd7a      	ble.n	8007974 <_dtoa_r+0x7dc>
 800787e:	2300      	movs	r3, #0
 8007880:	930a      	str	r3, [sp, #40]	; 0x28
 8007882:	6922      	ldr	r2, [r4, #16]
 8007884:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007888:	6910      	ldr	r0, [r2, #16]
 800788a:	f000 fcd5 	bl	8008238 <__hi0bits>
 800788e:	f1c0 0020 	rsb	r0, r0, #32
 8007892:	9b05      	ldr	r3, [sp, #20]
 8007894:	4418      	add	r0, r3
 8007896:	f010 001f 	ands.w	r0, r0, #31
 800789a:	f000 808c 	beq.w	80079b6 <_dtoa_r+0x81e>
 800789e:	f1c0 0220 	rsb	r2, r0, #32
 80078a2:	2a04      	cmp	r2, #4
 80078a4:	f340 8085 	ble.w	80079b2 <_dtoa_r+0x81a>
 80078a8:	f1c0 001c 	rsb	r0, r0, #28
 80078ac:	9b04      	ldr	r3, [sp, #16]
 80078ae:	4403      	add	r3, r0
 80078b0:	9304      	str	r3, [sp, #16]
 80078b2:	9b05      	ldr	r3, [sp, #20]
 80078b4:	4403      	add	r3, r0
 80078b6:	4480      	add	r8, r0
 80078b8:	9305      	str	r3, [sp, #20]
 80078ba:	9b04      	ldr	r3, [sp, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	dd05      	ble.n	80078cc <_dtoa_r+0x734>
 80078c0:	4629      	mov	r1, r5
 80078c2:	461a      	mov	r2, r3
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 fe21 	bl	800850c <__lshift>
 80078ca:	4605      	mov	r5, r0
 80078cc:	9b05      	ldr	r3, [sp, #20]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	dd05      	ble.n	80078de <_dtoa_r+0x746>
 80078d2:	4621      	mov	r1, r4
 80078d4:	461a      	mov	r2, r3
 80078d6:	4630      	mov	r0, r6
 80078d8:	f000 fe18 	bl	800850c <__lshift>
 80078dc:	4604      	mov	r4, r0
 80078de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d06a      	beq.n	80079ba <_dtoa_r+0x822>
 80078e4:	4621      	mov	r1, r4
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 fe80 	bl	80085ec <__mcmp>
 80078ec:	2800      	cmp	r0, #0
 80078ee:	da64      	bge.n	80079ba <_dtoa_r+0x822>
 80078f0:	2300      	movs	r3, #0
 80078f2:	4629      	mov	r1, r5
 80078f4:	220a      	movs	r2, #10
 80078f6:	4630      	mov	r0, r6
 80078f8:	f000 fc58 	bl	80081ac <__multadd>
 80078fc:	9b07      	ldr	r3, [sp, #28]
 80078fe:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007902:	4605      	mov	r5, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 8191 	beq.w	8007c2c <_dtoa_r+0xa94>
 800790a:	4639      	mov	r1, r7
 800790c:	2300      	movs	r3, #0
 800790e:	220a      	movs	r2, #10
 8007910:	4630      	mov	r0, r6
 8007912:	f000 fc4b 	bl	80081ac <__multadd>
 8007916:	f1ba 0f00 	cmp.w	sl, #0
 800791a:	4607      	mov	r7, r0
 800791c:	f300 808d 	bgt.w	8007a3a <_dtoa_r+0x8a2>
 8007920:	9b06      	ldr	r3, [sp, #24]
 8007922:	2b02      	cmp	r3, #2
 8007924:	dc50      	bgt.n	80079c8 <_dtoa_r+0x830>
 8007926:	e088      	b.n	8007a3a <_dtoa_r+0x8a2>
 8007928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800792a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800792e:	e751      	b.n	80077d4 <_dtoa_r+0x63c>
 8007930:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8007934:	42a3      	cmp	r3, r4
 8007936:	bfbf      	itttt	lt
 8007938:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800793a:	1ae3      	sublt	r3, r4, r3
 800793c:	18d2      	addlt	r2, r2, r3
 800793e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8007940:	bfb6      	itet	lt
 8007942:	4623      	movlt	r3, r4
 8007944:	1b1c      	subge	r4, r3, r4
 8007946:	2400      	movlt	r4, #0
 8007948:	f1b9 0f00 	cmp.w	r9, #0
 800794c:	bfb5      	itete	lt
 800794e:	9a04      	ldrlt	r2, [sp, #16]
 8007950:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8007954:	eba2 0809 	sublt.w	r8, r2, r9
 8007958:	464a      	movge	r2, r9
 800795a:	bfb8      	it	lt
 800795c:	2200      	movlt	r2, #0
 800795e:	e73c      	b.n	80077da <_dtoa_r+0x642>
 8007960:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007964:	9f07      	ldr	r7, [sp, #28]
 8007966:	461c      	mov	r4, r3
 8007968:	e744      	b.n	80077f4 <_dtoa_r+0x65c>
 800796a:	461a      	mov	r2, r3
 800796c:	e770      	b.n	8007850 <_dtoa_r+0x6b8>
 800796e:	9b06      	ldr	r3, [sp, #24]
 8007970:	2b01      	cmp	r3, #1
 8007972:	dc18      	bgt.n	80079a6 <_dtoa_r+0x80e>
 8007974:	9b02      	ldr	r3, [sp, #8]
 8007976:	b9b3      	cbnz	r3, 80079a6 <_dtoa_r+0x80e>
 8007978:	9b03      	ldr	r3, [sp, #12]
 800797a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800797e:	b9a2      	cbnz	r2, 80079aa <_dtoa_r+0x812>
 8007980:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007984:	0d12      	lsrs	r2, r2, #20
 8007986:	0512      	lsls	r2, r2, #20
 8007988:	b18a      	cbz	r2, 80079ae <_dtoa_r+0x816>
 800798a:	9b04      	ldr	r3, [sp, #16]
 800798c:	3301      	adds	r3, #1
 800798e:	9304      	str	r3, [sp, #16]
 8007990:	9b05      	ldr	r3, [sp, #20]
 8007992:	3301      	adds	r3, #1
 8007994:	9305      	str	r3, [sp, #20]
 8007996:	2301      	movs	r3, #1
 8007998:	930a      	str	r3, [sp, #40]	; 0x28
 800799a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800799c:	2b00      	cmp	r3, #0
 800799e:	f47f af70 	bne.w	8007882 <_dtoa_r+0x6ea>
 80079a2:	2001      	movs	r0, #1
 80079a4:	e775      	b.n	8007892 <_dtoa_r+0x6fa>
 80079a6:	2300      	movs	r3, #0
 80079a8:	e7f6      	b.n	8007998 <_dtoa_r+0x800>
 80079aa:	9b02      	ldr	r3, [sp, #8]
 80079ac:	e7f4      	b.n	8007998 <_dtoa_r+0x800>
 80079ae:	920a      	str	r2, [sp, #40]	; 0x28
 80079b0:	e7f3      	b.n	800799a <_dtoa_r+0x802>
 80079b2:	d082      	beq.n	80078ba <_dtoa_r+0x722>
 80079b4:	4610      	mov	r0, r2
 80079b6:	301c      	adds	r0, #28
 80079b8:	e778      	b.n	80078ac <_dtoa_r+0x714>
 80079ba:	f1b9 0f00 	cmp.w	r9, #0
 80079be:	dc37      	bgt.n	8007a30 <_dtoa_r+0x898>
 80079c0:	9b06      	ldr	r3, [sp, #24]
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	dd34      	ble.n	8007a30 <_dtoa_r+0x898>
 80079c6:	46ca      	mov	sl, r9
 80079c8:	f1ba 0f00 	cmp.w	sl, #0
 80079cc:	d10d      	bne.n	80079ea <_dtoa_r+0x852>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4653      	mov	r3, sl
 80079d2:	2205      	movs	r2, #5
 80079d4:	4630      	mov	r0, r6
 80079d6:	f000 fbe9 	bl	80081ac <__multadd>
 80079da:	4601      	mov	r1, r0
 80079dc:	4604      	mov	r4, r0
 80079de:	4628      	mov	r0, r5
 80079e0:	f000 fe04 	bl	80085ec <__mcmp>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f73f adeb 	bgt.w	80075c0 <_dtoa_r+0x428>
 80079ea:	9b08      	ldr	r3, [sp, #32]
 80079ec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80079f0:	ea6f 0b03 	mvn.w	fp, r3
 80079f4:	f04f 0900 	mov.w	r9, #0
 80079f8:	4621      	mov	r1, r4
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 fbb4 	bl	8008168 <_Bfree>
 8007a00:	2f00      	cmp	r7, #0
 8007a02:	f43f aea8 	beq.w	8007756 <_dtoa_r+0x5be>
 8007a06:	f1b9 0f00 	cmp.w	r9, #0
 8007a0a:	d005      	beq.n	8007a18 <_dtoa_r+0x880>
 8007a0c:	45b9      	cmp	r9, r7
 8007a0e:	d003      	beq.n	8007a18 <_dtoa_r+0x880>
 8007a10:	4649      	mov	r1, r9
 8007a12:	4630      	mov	r0, r6
 8007a14:	f000 fba8 	bl	8008168 <_Bfree>
 8007a18:	4639      	mov	r1, r7
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	f000 fba4 	bl	8008168 <_Bfree>
 8007a20:	e699      	b.n	8007756 <_dtoa_r+0x5be>
 8007a22:	2400      	movs	r4, #0
 8007a24:	4627      	mov	r7, r4
 8007a26:	e7e0      	b.n	80079ea <_dtoa_r+0x852>
 8007a28:	46bb      	mov	fp, r7
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	4607      	mov	r7, r0
 8007a2e:	e5c7      	b.n	80075c0 <_dtoa_r+0x428>
 8007a30:	9b07      	ldr	r3, [sp, #28]
 8007a32:	46ca      	mov	sl, r9
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 8100 	beq.w	8007c3a <_dtoa_r+0xaa2>
 8007a3a:	f1b8 0f00 	cmp.w	r8, #0
 8007a3e:	dd05      	ble.n	8007a4c <_dtoa_r+0x8b4>
 8007a40:	4639      	mov	r1, r7
 8007a42:	4642      	mov	r2, r8
 8007a44:	4630      	mov	r0, r6
 8007a46:	f000 fd61 	bl	800850c <__lshift>
 8007a4a:	4607      	mov	r7, r0
 8007a4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d05d      	beq.n	8007b0e <_dtoa_r+0x976>
 8007a52:	6879      	ldr	r1, [r7, #4]
 8007a54:	4630      	mov	r0, r6
 8007a56:	f000 fb47 	bl	80080e8 <_Balloc>
 8007a5a:	4680      	mov	r8, r0
 8007a5c:	b928      	cbnz	r0, 8007a6a <_dtoa_r+0x8d2>
 8007a5e:	4b82      	ldr	r3, [pc, #520]	; (8007c68 <_dtoa_r+0xad0>)
 8007a60:	4602      	mov	r2, r0
 8007a62:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a66:	f7ff bbaf 	b.w	80071c8 <_dtoa_r+0x30>
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	3202      	adds	r2, #2
 8007a6e:	0092      	lsls	r2, r2, #2
 8007a70:	f107 010c 	add.w	r1, r7, #12
 8007a74:	300c      	adds	r0, #12
 8007a76:	f000 fb29 	bl	80080cc <memcpy>
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	4630      	mov	r0, r6
 8007a80:	f000 fd44 	bl	800850c <__lshift>
 8007a84:	9b01      	ldr	r3, [sp, #4]
 8007a86:	3301      	adds	r3, #1
 8007a88:	9304      	str	r3, [sp, #16]
 8007a8a:	9b01      	ldr	r3, [sp, #4]
 8007a8c:	4453      	add	r3, sl
 8007a8e:	9308      	str	r3, [sp, #32]
 8007a90:	9b02      	ldr	r3, [sp, #8]
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	46b9      	mov	r9, r7
 8007a98:	9307      	str	r3, [sp, #28]
 8007a9a:	4607      	mov	r7, r0
 8007a9c:	9b04      	ldr	r3, [sp, #16]
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	9302      	str	r3, [sp, #8]
 8007aa6:	f7ff faeb 	bl	8007080 <quorem>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	3330      	adds	r3, #48	; 0x30
 8007aae:	9005      	str	r0, [sp, #20]
 8007ab0:	4649      	mov	r1, r9
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab6:	f000 fd99 	bl	80085ec <__mcmp>
 8007aba:	463a      	mov	r2, r7
 8007abc:	4682      	mov	sl, r0
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	f000 fdaf 	bl	8008624 <__mdiff>
 8007ac6:	68c2      	ldr	r2, [r0, #12]
 8007ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aca:	4680      	mov	r8, r0
 8007acc:	bb0a      	cbnz	r2, 8007b12 <_dtoa_r+0x97a>
 8007ace:	4601      	mov	r1, r0
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f000 fd8b 	bl	80085ec <__mcmp>
 8007ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ad8:	4602      	mov	r2, r0
 8007ada:	4641      	mov	r1, r8
 8007adc:	4630      	mov	r0, r6
 8007ade:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8007ae2:	f000 fb41 	bl	8008168 <_Bfree>
 8007ae6:	9b06      	ldr	r3, [sp, #24]
 8007ae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aea:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007aee:	ea43 0102 	orr.w	r1, r3, r2
 8007af2:	9b07      	ldr	r3, [sp, #28]
 8007af4:	430b      	orrs	r3, r1
 8007af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af8:	d10d      	bne.n	8007b16 <_dtoa_r+0x97e>
 8007afa:	2b39      	cmp	r3, #57	; 0x39
 8007afc:	d029      	beq.n	8007b52 <_dtoa_r+0x9ba>
 8007afe:	f1ba 0f00 	cmp.w	sl, #0
 8007b02:	dd01      	ble.n	8007b08 <_dtoa_r+0x970>
 8007b04:	9b05      	ldr	r3, [sp, #20]
 8007b06:	3331      	adds	r3, #49	; 0x31
 8007b08:	9a02      	ldr	r2, [sp, #8]
 8007b0a:	7013      	strb	r3, [r2, #0]
 8007b0c:	e774      	b.n	80079f8 <_dtoa_r+0x860>
 8007b0e:	4638      	mov	r0, r7
 8007b10:	e7b8      	b.n	8007a84 <_dtoa_r+0x8ec>
 8007b12:	2201      	movs	r2, #1
 8007b14:	e7e1      	b.n	8007ada <_dtoa_r+0x942>
 8007b16:	f1ba 0f00 	cmp.w	sl, #0
 8007b1a:	db06      	blt.n	8007b2a <_dtoa_r+0x992>
 8007b1c:	9906      	ldr	r1, [sp, #24]
 8007b1e:	ea41 0a0a 	orr.w	sl, r1, sl
 8007b22:	9907      	ldr	r1, [sp, #28]
 8007b24:	ea5a 0101 	orrs.w	r1, sl, r1
 8007b28:	d120      	bne.n	8007b6c <_dtoa_r+0x9d4>
 8007b2a:	2a00      	cmp	r2, #0
 8007b2c:	ddec      	ble.n	8007b08 <_dtoa_r+0x970>
 8007b2e:	4629      	mov	r1, r5
 8007b30:	2201      	movs	r2, #1
 8007b32:	4630      	mov	r0, r6
 8007b34:	9304      	str	r3, [sp, #16]
 8007b36:	f000 fce9 	bl	800850c <__lshift>
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4605      	mov	r5, r0
 8007b3e:	f000 fd55 	bl	80085ec <__mcmp>
 8007b42:	2800      	cmp	r0, #0
 8007b44:	9b04      	ldr	r3, [sp, #16]
 8007b46:	dc02      	bgt.n	8007b4e <_dtoa_r+0x9b6>
 8007b48:	d1de      	bne.n	8007b08 <_dtoa_r+0x970>
 8007b4a:	07da      	lsls	r2, r3, #31
 8007b4c:	d5dc      	bpl.n	8007b08 <_dtoa_r+0x970>
 8007b4e:	2b39      	cmp	r3, #57	; 0x39
 8007b50:	d1d8      	bne.n	8007b04 <_dtoa_r+0x96c>
 8007b52:	9a02      	ldr	r2, [sp, #8]
 8007b54:	2339      	movs	r3, #57	; 0x39
 8007b56:	7013      	strb	r3, [r2, #0]
 8007b58:	4643      	mov	r3, r8
 8007b5a:	4698      	mov	r8, r3
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007b62:	2a39      	cmp	r2, #57	; 0x39
 8007b64:	d051      	beq.n	8007c0a <_dtoa_r+0xa72>
 8007b66:	3201      	adds	r2, #1
 8007b68:	701a      	strb	r2, [r3, #0]
 8007b6a:	e745      	b.n	80079f8 <_dtoa_r+0x860>
 8007b6c:	2a00      	cmp	r2, #0
 8007b6e:	dd03      	ble.n	8007b78 <_dtoa_r+0x9e0>
 8007b70:	2b39      	cmp	r3, #57	; 0x39
 8007b72:	d0ee      	beq.n	8007b52 <_dtoa_r+0x9ba>
 8007b74:	3301      	adds	r3, #1
 8007b76:	e7c7      	b.n	8007b08 <_dtoa_r+0x970>
 8007b78:	9a04      	ldr	r2, [sp, #16]
 8007b7a:	9908      	ldr	r1, [sp, #32]
 8007b7c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b80:	428a      	cmp	r2, r1
 8007b82:	d02b      	beq.n	8007bdc <_dtoa_r+0xa44>
 8007b84:	4629      	mov	r1, r5
 8007b86:	2300      	movs	r3, #0
 8007b88:	220a      	movs	r2, #10
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f000 fb0e 	bl	80081ac <__multadd>
 8007b90:	45b9      	cmp	r9, r7
 8007b92:	4605      	mov	r5, r0
 8007b94:	f04f 0300 	mov.w	r3, #0
 8007b98:	f04f 020a 	mov.w	r2, #10
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	d107      	bne.n	8007bb2 <_dtoa_r+0xa1a>
 8007ba2:	f000 fb03 	bl	80081ac <__multadd>
 8007ba6:	4681      	mov	r9, r0
 8007ba8:	4607      	mov	r7, r0
 8007baa:	9b04      	ldr	r3, [sp, #16]
 8007bac:	3301      	adds	r3, #1
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	e774      	b.n	8007a9c <_dtoa_r+0x904>
 8007bb2:	f000 fafb 	bl	80081ac <__multadd>
 8007bb6:	4639      	mov	r1, r7
 8007bb8:	4681      	mov	r9, r0
 8007bba:	2300      	movs	r3, #0
 8007bbc:	220a      	movs	r2, #10
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	f000 faf4 	bl	80081ac <__multadd>
 8007bc4:	4607      	mov	r7, r0
 8007bc6:	e7f0      	b.n	8007baa <_dtoa_r+0xa12>
 8007bc8:	f1ba 0f00 	cmp.w	sl, #0
 8007bcc:	9a01      	ldr	r2, [sp, #4]
 8007bce:	bfcc      	ite	gt
 8007bd0:	46d0      	movgt	r8, sl
 8007bd2:	f04f 0801 	movle.w	r8, #1
 8007bd6:	4490      	add	r8, r2
 8007bd8:	f04f 0900 	mov.w	r9, #0
 8007bdc:	4629      	mov	r1, r5
 8007bde:	2201      	movs	r2, #1
 8007be0:	4630      	mov	r0, r6
 8007be2:	9302      	str	r3, [sp, #8]
 8007be4:	f000 fc92 	bl	800850c <__lshift>
 8007be8:	4621      	mov	r1, r4
 8007bea:	4605      	mov	r5, r0
 8007bec:	f000 fcfe 	bl	80085ec <__mcmp>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	dcb1      	bgt.n	8007b58 <_dtoa_r+0x9c0>
 8007bf4:	d102      	bne.n	8007bfc <_dtoa_r+0xa64>
 8007bf6:	9b02      	ldr	r3, [sp, #8]
 8007bf8:	07db      	lsls	r3, r3, #31
 8007bfa:	d4ad      	bmi.n	8007b58 <_dtoa_r+0x9c0>
 8007bfc:	4643      	mov	r3, r8
 8007bfe:	4698      	mov	r8, r3
 8007c00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c04:	2a30      	cmp	r2, #48	; 0x30
 8007c06:	d0fa      	beq.n	8007bfe <_dtoa_r+0xa66>
 8007c08:	e6f6      	b.n	80079f8 <_dtoa_r+0x860>
 8007c0a:	9a01      	ldr	r2, [sp, #4]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d1a4      	bne.n	8007b5a <_dtoa_r+0x9c2>
 8007c10:	f10b 0b01 	add.w	fp, fp, #1
 8007c14:	2331      	movs	r3, #49	; 0x31
 8007c16:	e778      	b.n	8007b0a <_dtoa_r+0x972>
 8007c18:	4b14      	ldr	r3, [pc, #80]	; (8007c6c <_dtoa_r+0xad4>)
 8007c1a:	f7ff bb27 	b.w	800726c <_dtoa_r+0xd4>
 8007c1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f47f ab03 	bne.w	800722c <_dtoa_r+0x94>
 8007c26:	4b12      	ldr	r3, [pc, #72]	; (8007c70 <_dtoa_r+0xad8>)
 8007c28:	f7ff bb20 	b.w	800726c <_dtoa_r+0xd4>
 8007c2c:	f1ba 0f00 	cmp.w	sl, #0
 8007c30:	dc03      	bgt.n	8007c3a <_dtoa_r+0xaa2>
 8007c32:	9b06      	ldr	r3, [sp, #24]
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	f73f aec7 	bgt.w	80079c8 <_dtoa_r+0x830>
 8007c3a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c3e:	4621      	mov	r1, r4
 8007c40:	4628      	mov	r0, r5
 8007c42:	f7ff fa1d 	bl	8007080 <quorem>
 8007c46:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007c4a:	f808 3b01 	strb.w	r3, [r8], #1
 8007c4e:	9a01      	ldr	r2, [sp, #4]
 8007c50:	eba8 0202 	sub.w	r2, r8, r2
 8007c54:	4592      	cmp	sl, r2
 8007c56:	ddb7      	ble.n	8007bc8 <_dtoa_r+0xa30>
 8007c58:	4629      	mov	r1, r5
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	220a      	movs	r2, #10
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f000 faa4 	bl	80081ac <__multadd>
 8007c64:	4605      	mov	r5, r0
 8007c66:	e7ea      	b.n	8007c3e <_dtoa_r+0xaa6>
 8007c68:	08009343 	.word	0x08009343
 8007c6c:	080092a0 	.word	0x080092a0
 8007c70:	080092c4 	.word	0x080092c4

08007c74 <__sflush_r>:
 8007c74:	898a      	ldrh	r2, [r1, #12]
 8007c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c7a:	4605      	mov	r5, r0
 8007c7c:	0710      	lsls	r0, r2, #28
 8007c7e:	460c      	mov	r4, r1
 8007c80:	d458      	bmi.n	8007d34 <__sflush_r+0xc0>
 8007c82:	684b      	ldr	r3, [r1, #4]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dc05      	bgt.n	8007c94 <__sflush_r+0x20>
 8007c88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	dc02      	bgt.n	8007c94 <__sflush_r+0x20>
 8007c8e:	2000      	movs	r0, #0
 8007c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c96:	2e00      	cmp	r6, #0
 8007c98:	d0f9      	beq.n	8007c8e <__sflush_r+0x1a>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ca0:	682f      	ldr	r7, [r5, #0]
 8007ca2:	602b      	str	r3, [r5, #0]
 8007ca4:	d032      	beq.n	8007d0c <__sflush_r+0x98>
 8007ca6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ca8:	89a3      	ldrh	r3, [r4, #12]
 8007caa:	075a      	lsls	r2, r3, #29
 8007cac:	d505      	bpl.n	8007cba <__sflush_r+0x46>
 8007cae:	6863      	ldr	r3, [r4, #4]
 8007cb0:	1ac0      	subs	r0, r0, r3
 8007cb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cb4:	b10b      	cbz	r3, 8007cba <__sflush_r+0x46>
 8007cb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cb8:	1ac0      	subs	r0, r0, r3
 8007cba:	2300      	movs	r3, #0
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cc0:	6a21      	ldr	r1, [r4, #32]
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	47b0      	blx	r6
 8007cc6:	1c43      	adds	r3, r0, #1
 8007cc8:	89a3      	ldrh	r3, [r4, #12]
 8007cca:	d106      	bne.n	8007cda <__sflush_r+0x66>
 8007ccc:	6829      	ldr	r1, [r5, #0]
 8007cce:	291d      	cmp	r1, #29
 8007cd0:	d82c      	bhi.n	8007d2c <__sflush_r+0xb8>
 8007cd2:	4a2a      	ldr	r2, [pc, #168]	; (8007d7c <__sflush_r+0x108>)
 8007cd4:	40ca      	lsrs	r2, r1
 8007cd6:	07d6      	lsls	r6, r2, #31
 8007cd8:	d528      	bpl.n	8007d2c <__sflush_r+0xb8>
 8007cda:	2200      	movs	r2, #0
 8007cdc:	6062      	str	r2, [r4, #4]
 8007cde:	04d9      	lsls	r1, r3, #19
 8007ce0:	6922      	ldr	r2, [r4, #16]
 8007ce2:	6022      	str	r2, [r4, #0]
 8007ce4:	d504      	bpl.n	8007cf0 <__sflush_r+0x7c>
 8007ce6:	1c42      	adds	r2, r0, #1
 8007ce8:	d101      	bne.n	8007cee <__sflush_r+0x7a>
 8007cea:	682b      	ldr	r3, [r5, #0]
 8007cec:	b903      	cbnz	r3, 8007cf0 <__sflush_r+0x7c>
 8007cee:	6560      	str	r0, [r4, #84]	; 0x54
 8007cf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cf2:	602f      	str	r7, [r5, #0]
 8007cf4:	2900      	cmp	r1, #0
 8007cf6:	d0ca      	beq.n	8007c8e <__sflush_r+0x1a>
 8007cf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cfc:	4299      	cmp	r1, r3
 8007cfe:	d002      	beq.n	8007d06 <__sflush_r+0x92>
 8007d00:	4628      	mov	r0, r5
 8007d02:	f000 fd8b 	bl	800881c <_free_r>
 8007d06:	2000      	movs	r0, #0
 8007d08:	6360      	str	r0, [r4, #52]	; 0x34
 8007d0a:	e7c1      	b.n	8007c90 <__sflush_r+0x1c>
 8007d0c:	6a21      	ldr	r1, [r4, #32]
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4628      	mov	r0, r5
 8007d12:	47b0      	blx	r6
 8007d14:	1c41      	adds	r1, r0, #1
 8007d16:	d1c7      	bne.n	8007ca8 <__sflush_r+0x34>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d0c4      	beq.n	8007ca8 <__sflush_r+0x34>
 8007d1e:	2b1d      	cmp	r3, #29
 8007d20:	d001      	beq.n	8007d26 <__sflush_r+0xb2>
 8007d22:	2b16      	cmp	r3, #22
 8007d24:	d101      	bne.n	8007d2a <__sflush_r+0xb6>
 8007d26:	602f      	str	r7, [r5, #0]
 8007d28:	e7b1      	b.n	8007c8e <__sflush_r+0x1a>
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	e7ad      	b.n	8007c90 <__sflush_r+0x1c>
 8007d34:	690f      	ldr	r7, [r1, #16]
 8007d36:	2f00      	cmp	r7, #0
 8007d38:	d0a9      	beq.n	8007c8e <__sflush_r+0x1a>
 8007d3a:	0793      	lsls	r3, r2, #30
 8007d3c:	680e      	ldr	r6, [r1, #0]
 8007d3e:	bf08      	it	eq
 8007d40:	694b      	ldreq	r3, [r1, #20]
 8007d42:	600f      	str	r7, [r1, #0]
 8007d44:	bf18      	it	ne
 8007d46:	2300      	movne	r3, #0
 8007d48:	eba6 0807 	sub.w	r8, r6, r7
 8007d4c:	608b      	str	r3, [r1, #8]
 8007d4e:	f1b8 0f00 	cmp.w	r8, #0
 8007d52:	dd9c      	ble.n	8007c8e <__sflush_r+0x1a>
 8007d54:	6a21      	ldr	r1, [r4, #32]
 8007d56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d58:	4643      	mov	r3, r8
 8007d5a:	463a      	mov	r2, r7
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	47b0      	blx	r6
 8007d60:	2800      	cmp	r0, #0
 8007d62:	dc06      	bgt.n	8007d72 <__sflush_r+0xfe>
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d6a:	81a3      	strh	r3, [r4, #12]
 8007d6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d70:	e78e      	b.n	8007c90 <__sflush_r+0x1c>
 8007d72:	4407      	add	r7, r0
 8007d74:	eba8 0800 	sub.w	r8, r8, r0
 8007d78:	e7e9      	b.n	8007d4e <__sflush_r+0xda>
 8007d7a:	bf00      	nop
 8007d7c:	20400001 	.word	0x20400001

08007d80 <_fflush_r>:
 8007d80:	b538      	push	{r3, r4, r5, lr}
 8007d82:	690b      	ldr	r3, [r1, #16]
 8007d84:	4605      	mov	r5, r0
 8007d86:	460c      	mov	r4, r1
 8007d88:	b913      	cbnz	r3, 8007d90 <_fflush_r+0x10>
 8007d8a:	2500      	movs	r5, #0
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	bd38      	pop	{r3, r4, r5, pc}
 8007d90:	b118      	cbz	r0, 8007d9a <_fflush_r+0x1a>
 8007d92:	6983      	ldr	r3, [r0, #24]
 8007d94:	b90b      	cbnz	r3, 8007d9a <_fflush_r+0x1a>
 8007d96:	f000 f887 	bl	8007ea8 <__sinit>
 8007d9a:	4b14      	ldr	r3, [pc, #80]	; (8007dec <_fflush_r+0x6c>)
 8007d9c:	429c      	cmp	r4, r3
 8007d9e:	d11b      	bne.n	8007dd8 <_fflush_r+0x58>
 8007da0:	686c      	ldr	r4, [r5, #4]
 8007da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d0ef      	beq.n	8007d8a <_fflush_r+0xa>
 8007daa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007dac:	07d0      	lsls	r0, r2, #31
 8007dae:	d404      	bmi.n	8007dba <_fflush_r+0x3a>
 8007db0:	0599      	lsls	r1, r3, #22
 8007db2:	d402      	bmi.n	8007dba <_fflush_r+0x3a>
 8007db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007db6:	f000 f91a 	bl	8007fee <__retarget_lock_acquire_recursive>
 8007dba:	4628      	mov	r0, r5
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	f7ff ff59 	bl	8007c74 <__sflush_r>
 8007dc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dc4:	07da      	lsls	r2, r3, #31
 8007dc6:	4605      	mov	r5, r0
 8007dc8:	d4e0      	bmi.n	8007d8c <_fflush_r+0xc>
 8007dca:	89a3      	ldrh	r3, [r4, #12]
 8007dcc:	059b      	lsls	r3, r3, #22
 8007dce:	d4dd      	bmi.n	8007d8c <_fflush_r+0xc>
 8007dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dd2:	f000 f90d 	bl	8007ff0 <__retarget_lock_release_recursive>
 8007dd6:	e7d9      	b.n	8007d8c <_fflush_r+0xc>
 8007dd8:	4b05      	ldr	r3, [pc, #20]	; (8007df0 <_fflush_r+0x70>)
 8007dda:	429c      	cmp	r4, r3
 8007ddc:	d101      	bne.n	8007de2 <_fflush_r+0x62>
 8007dde:	68ac      	ldr	r4, [r5, #8]
 8007de0:	e7df      	b.n	8007da2 <_fflush_r+0x22>
 8007de2:	4b04      	ldr	r3, [pc, #16]	; (8007df4 <_fflush_r+0x74>)
 8007de4:	429c      	cmp	r4, r3
 8007de6:	bf08      	it	eq
 8007de8:	68ec      	ldreq	r4, [r5, #12]
 8007dea:	e7da      	b.n	8007da2 <_fflush_r+0x22>
 8007dec:	08009374 	.word	0x08009374
 8007df0:	08009394 	.word	0x08009394
 8007df4:	08009354 	.word	0x08009354

08007df8 <std>:
 8007df8:	2300      	movs	r3, #0
 8007dfa:	b510      	push	{r4, lr}
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	e9c0 3300 	strd	r3, r3, [r0]
 8007e02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e06:	6083      	str	r3, [r0, #8]
 8007e08:	8181      	strh	r1, [r0, #12]
 8007e0a:	6643      	str	r3, [r0, #100]	; 0x64
 8007e0c:	81c2      	strh	r2, [r0, #14]
 8007e0e:	6183      	str	r3, [r0, #24]
 8007e10:	4619      	mov	r1, r3
 8007e12:	2208      	movs	r2, #8
 8007e14:	305c      	adds	r0, #92	; 0x5c
 8007e16:	f7fe fc23 	bl	8006660 <memset>
 8007e1a:	4b05      	ldr	r3, [pc, #20]	; (8007e30 <std+0x38>)
 8007e1c:	6263      	str	r3, [r4, #36]	; 0x24
 8007e1e:	4b05      	ldr	r3, [pc, #20]	; (8007e34 <std+0x3c>)
 8007e20:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e22:	4b05      	ldr	r3, [pc, #20]	; (8007e38 <std+0x40>)
 8007e24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e26:	4b05      	ldr	r3, [pc, #20]	; (8007e3c <std+0x44>)
 8007e28:	6224      	str	r4, [r4, #32]
 8007e2a:	6323      	str	r3, [r4, #48]	; 0x30
 8007e2c:	bd10      	pop	{r4, pc}
 8007e2e:	bf00      	nop
 8007e30:	080089fd 	.word	0x080089fd
 8007e34:	08008a1f 	.word	0x08008a1f
 8007e38:	08008a57 	.word	0x08008a57
 8007e3c:	08008a7b 	.word	0x08008a7b

08007e40 <_cleanup_r>:
 8007e40:	4901      	ldr	r1, [pc, #4]	; (8007e48 <_cleanup_r+0x8>)
 8007e42:	f000 b8af 	b.w	8007fa4 <_fwalk_reent>
 8007e46:	bf00      	nop
 8007e48:	08007d81 	.word	0x08007d81

08007e4c <__sfmoreglue>:
 8007e4c:	b570      	push	{r4, r5, r6, lr}
 8007e4e:	2268      	movs	r2, #104	; 0x68
 8007e50:	1e4d      	subs	r5, r1, #1
 8007e52:	4355      	muls	r5, r2
 8007e54:	460e      	mov	r6, r1
 8007e56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e5a:	f000 fd4b 	bl	80088f4 <_malloc_r>
 8007e5e:	4604      	mov	r4, r0
 8007e60:	b140      	cbz	r0, 8007e74 <__sfmoreglue+0x28>
 8007e62:	2100      	movs	r1, #0
 8007e64:	e9c0 1600 	strd	r1, r6, [r0]
 8007e68:	300c      	adds	r0, #12
 8007e6a:	60a0      	str	r0, [r4, #8]
 8007e6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e70:	f7fe fbf6 	bl	8006660 <memset>
 8007e74:	4620      	mov	r0, r4
 8007e76:	bd70      	pop	{r4, r5, r6, pc}

08007e78 <__sfp_lock_acquire>:
 8007e78:	4801      	ldr	r0, [pc, #4]	; (8007e80 <__sfp_lock_acquire+0x8>)
 8007e7a:	f000 b8b8 	b.w	8007fee <__retarget_lock_acquire_recursive>
 8007e7e:	bf00      	nop
 8007e80:	20000669 	.word	0x20000669

08007e84 <__sfp_lock_release>:
 8007e84:	4801      	ldr	r0, [pc, #4]	; (8007e8c <__sfp_lock_release+0x8>)
 8007e86:	f000 b8b3 	b.w	8007ff0 <__retarget_lock_release_recursive>
 8007e8a:	bf00      	nop
 8007e8c:	20000669 	.word	0x20000669

08007e90 <__sinit_lock_acquire>:
 8007e90:	4801      	ldr	r0, [pc, #4]	; (8007e98 <__sinit_lock_acquire+0x8>)
 8007e92:	f000 b8ac 	b.w	8007fee <__retarget_lock_acquire_recursive>
 8007e96:	bf00      	nop
 8007e98:	2000066a 	.word	0x2000066a

08007e9c <__sinit_lock_release>:
 8007e9c:	4801      	ldr	r0, [pc, #4]	; (8007ea4 <__sinit_lock_release+0x8>)
 8007e9e:	f000 b8a7 	b.w	8007ff0 <__retarget_lock_release_recursive>
 8007ea2:	bf00      	nop
 8007ea4:	2000066a 	.word	0x2000066a

08007ea8 <__sinit>:
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	4604      	mov	r4, r0
 8007eac:	f7ff fff0 	bl	8007e90 <__sinit_lock_acquire>
 8007eb0:	69a3      	ldr	r3, [r4, #24]
 8007eb2:	b11b      	cbz	r3, 8007ebc <__sinit+0x14>
 8007eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eb8:	f7ff bff0 	b.w	8007e9c <__sinit_lock_release>
 8007ebc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007ec0:	6523      	str	r3, [r4, #80]	; 0x50
 8007ec2:	4b13      	ldr	r3, [pc, #76]	; (8007f10 <__sinit+0x68>)
 8007ec4:	4a13      	ldr	r2, [pc, #76]	; (8007f14 <__sinit+0x6c>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007eca:	42a3      	cmp	r3, r4
 8007ecc:	bf04      	itt	eq
 8007ece:	2301      	moveq	r3, #1
 8007ed0:	61a3      	streq	r3, [r4, #24]
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	f000 f820 	bl	8007f18 <__sfp>
 8007ed8:	6060      	str	r0, [r4, #4]
 8007eda:	4620      	mov	r0, r4
 8007edc:	f000 f81c 	bl	8007f18 <__sfp>
 8007ee0:	60a0      	str	r0, [r4, #8]
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f000 f818 	bl	8007f18 <__sfp>
 8007ee8:	2200      	movs	r2, #0
 8007eea:	60e0      	str	r0, [r4, #12]
 8007eec:	2104      	movs	r1, #4
 8007eee:	6860      	ldr	r0, [r4, #4]
 8007ef0:	f7ff ff82 	bl	8007df8 <std>
 8007ef4:	68a0      	ldr	r0, [r4, #8]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	2109      	movs	r1, #9
 8007efa:	f7ff ff7d 	bl	8007df8 <std>
 8007efe:	68e0      	ldr	r0, [r4, #12]
 8007f00:	2202      	movs	r2, #2
 8007f02:	2112      	movs	r1, #18
 8007f04:	f7ff ff78 	bl	8007df8 <std>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	61a3      	str	r3, [r4, #24]
 8007f0c:	e7d2      	b.n	8007eb4 <__sinit+0xc>
 8007f0e:	bf00      	nop
 8007f10:	0800928c 	.word	0x0800928c
 8007f14:	08007e41 	.word	0x08007e41

08007f18 <__sfp>:
 8007f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1a:	4607      	mov	r7, r0
 8007f1c:	f7ff ffac 	bl	8007e78 <__sfp_lock_acquire>
 8007f20:	4b1e      	ldr	r3, [pc, #120]	; (8007f9c <__sfp+0x84>)
 8007f22:	681e      	ldr	r6, [r3, #0]
 8007f24:	69b3      	ldr	r3, [r6, #24]
 8007f26:	b913      	cbnz	r3, 8007f2e <__sfp+0x16>
 8007f28:	4630      	mov	r0, r6
 8007f2a:	f7ff ffbd 	bl	8007ea8 <__sinit>
 8007f2e:	3648      	adds	r6, #72	; 0x48
 8007f30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f34:	3b01      	subs	r3, #1
 8007f36:	d503      	bpl.n	8007f40 <__sfp+0x28>
 8007f38:	6833      	ldr	r3, [r6, #0]
 8007f3a:	b30b      	cbz	r3, 8007f80 <__sfp+0x68>
 8007f3c:	6836      	ldr	r6, [r6, #0]
 8007f3e:	e7f7      	b.n	8007f30 <__sfp+0x18>
 8007f40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f44:	b9d5      	cbnz	r5, 8007f7c <__sfp+0x64>
 8007f46:	4b16      	ldr	r3, [pc, #88]	; (8007fa0 <__sfp+0x88>)
 8007f48:	60e3      	str	r3, [r4, #12]
 8007f4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f4e:	6665      	str	r5, [r4, #100]	; 0x64
 8007f50:	f000 f84c 	bl	8007fec <__retarget_lock_init_recursive>
 8007f54:	f7ff ff96 	bl	8007e84 <__sfp_lock_release>
 8007f58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f60:	6025      	str	r5, [r4, #0]
 8007f62:	61a5      	str	r5, [r4, #24]
 8007f64:	2208      	movs	r2, #8
 8007f66:	4629      	mov	r1, r5
 8007f68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f6c:	f7fe fb78 	bl	8006660 <memset>
 8007f70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f78:	4620      	mov	r0, r4
 8007f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f7c:	3468      	adds	r4, #104	; 0x68
 8007f7e:	e7d9      	b.n	8007f34 <__sfp+0x1c>
 8007f80:	2104      	movs	r1, #4
 8007f82:	4638      	mov	r0, r7
 8007f84:	f7ff ff62 	bl	8007e4c <__sfmoreglue>
 8007f88:	4604      	mov	r4, r0
 8007f8a:	6030      	str	r0, [r6, #0]
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d1d5      	bne.n	8007f3c <__sfp+0x24>
 8007f90:	f7ff ff78 	bl	8007e84 <__sfp_lock_release>
 8007f94:	230c      	movs	r3, #12
 8007f96:	603b      	str	r3, [r7, #0]
 8007f98:	e7ee      	b.n	8007f78 <__sfp+0x60>
 8007f9a:	bf00      	nop
 8007f9c:	0800928c 	.word	0x0800928c
 8007fa0:	ffff0001 	.word	0xffff0001

08007fa4 <_fwalk_reent>:
 8007fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fa8:	4606      	mov	r6, r0
 8007faa:	4688      	mov	r8, r1
 8007fac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007fb0:	2700      	movs	r7, #0
 8007fb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fb6:	f1b9 0901 	subs.w	r9, r9, #1
 8007fba:	d505      	bpl.n	8007fc8 <_fwalk_reent+0x24>
 8007fbc:	6824      	ldr	r4, [r4, #0]
 8007fbe:	2c00      	cmp	r4, #0
 8007fc0:	d1f7      	bne.n	8007fb2 <_fwalk_reent+0xe>
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fc8:	89ab      	ldrh	r3, [r5, #12]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d907      	bls.n	8007fde <_fwalk_reent+0x3a>
 8007fce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	d003      	beq.n	8007fde <_fwalk_reent+0x3a>
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	4630      	mov	r0, r6
 8007fda:	47c0      	blx	r8
 8007fdc:	4307      	orrs	r7, r0
 8007fde:	3568      	adds	r5, #104	; 0x68
 8007fe0:	e7e9      	b.n	8007fb6 <_fwalk_reent+0x12>
	...

08007fe4 <_localeconv_r>:
 8007fe4:	4800      	ldr	r0, [pc, #0]	; (8007fe8 <_localeconv_r+0x4>)
 8007fe6:	4770      	bx	lr
 8007fe8:	200002cc 	.word	0x200002cc

08007fec <__retarget_lock_init_recursive>:
 8007fec:	4770      	bx	lr

08007fee <__retarget_lock_acquire_recursive>:
 8007fee:	4770      	bx	lr

08007ff0 <__retarget_lock_release_recursive>:
 8007ff0:	4770      	bx	lr

08007ff2 <__swhatbuf_r>:
 8007ff2:	b570      	push	{r4, r5, r6, lr}
 8007ff4:	460e      	mov	r6, r1
 8007ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ffa:	2900      	cmp	r1, #0
 8007ffc:	b096      	sub	sp, #88	; 0x58
 8007ffe:	4614      	mov	r4, r2
 8008000:	461d      	mov	r5, r3
 8008002:	da08      	bge.n	8008016 <__swhatbuf_r+0x24>
 8008004:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	602a      	str	r2, [r5, #0]
 800800c:	061a      	lsls	r2, r3, #24
 800800e:	d410      	bmi.n	8008032 <__swhatbuf_r+0x40>
 8008010:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008014:	e00e      	b.n	8008034 <__swhatbuf_r+0x42>
 8008016:	466a      	mov	r2, sp
 8008018:	f000 fd86 	bl	8008b28 <_fstat_r>
 800801c:	2800      	cmp	r0, #0
 800801e:	dbf1      	blt.n	8008004 <__swhatbuf_r+0x12>
 8008020:	9a01      	ldr	r2, [sp, #4]
 8008022:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008026:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800802a:	425a      	negs	r2, r3
 800802c:	415a      	adcs	r2, r3
 800802e:	602a      	str	r2, [r5, #0]
 8008030:	e7ee      	b.n	8008010 <__swhatbuf_r+0x1e>
 8008032:	2340      	movs	r3, #64	; 0x40
 8008034:	2000      	movs	r0, #0
 8008036:	6023      	str	r3, [r4, #0]
 8008038:	b016      	add	sp, #88	; 0x58
 800803a:	bd70      	pop	{r4, r5, r6, pc}

0800803c <__smakebuf_r>:
 800803c:	898b      	ldrh	r3, [r1, #12]
 800803e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008040:	079d      	lsls	r5, r3, #30
 8008042:	4606      	mov	r6, r0
 8008044:	460c      	mov	r4, r1
 8008046:	d507      	bpl.n	8008058 <__smakebuf_r+0x1c>
 8008048:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	6123      	str	r3, [r4, #16]
 8008050:	2301      	movs	r3, #1
 8008052:	6163      	str	r3, [r4, #20]
 8008054:	b002      	add	sp, #8
 8008056:	bd70      	pop	{r4, r5, r6, pc}
 8008058:	ab01      	add	r3, sp, #4
 800805a:	466a      	mov	r2, sp
 800805c:	f7ff ffc9 	bl	8007ff2 <__swhatbuf_r>
 8008060:	9900      	ldr	r1, [sp, #0]
 8008062:	4605      	mov	r5, r0
 8008064:	4630      	mov	r0, r6
 8008066:	f000 fc45 	bl	80088f4 <_malloc_r>
 800806a:	b948      	cbnz	r0, 8008080 <__smakebuf_r+0x44>
 800806c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008070:	059a      	lsls	r2, r3, #22
 8008072:	d4ef      	bmi.n	8008054 <__smakebuf_r+0x18>
 8008074:	f023 0303 	bic.w	r3, r3, #3
 8008078:	f043 0302 	orr.w	r3, r3, #2
 800807c:	81a3      	strh	r3, [r4, #12]
 800807e:	e7e3      	b.n	8008048 <__smakebuf_r+0xc>
 8008080:	4b0d      	ldr	r3, [pc, #52]	; (80080b8 <__smakebuf_r+0x7c>)
 8008082:	62b3      	str	r3, [r6, #40]	; 0x28
 8008084:	89a3      	ldrh	r3, [r4, #12]
 8008086:	6020      	str	r0, [r4, #0]
 8008088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800808c:	81a3      	strh	r3, [r4, #12]
 800808e:	9b00      	ldr	r3, [sp, #0]
 8008090:	6163      	str	r3, [r4, #20]
 8008092:	9b01      	ldr	r3, [sp, #4]
 8008094:	6120      	str	r0, [r4, #16]
 8008096:	b15b      	cbz	r3, 80080b0 <__smakebuf_r+0x74>
 8008098:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800809c:	4630      	mov	r0, r6
 800809e:	f000 fd55 	bl	8008b4c <_isatty_r>
 80080a2:	b128      	cbz	r0, 80080b0 <__smakebuf_r+0x74>
 80080a4:	89a3      	ldrh	r3, [r4, #12]
 80080a6:	f023 0303 	bic.w	r3, r3, #3
 80080aa:	f043 0301 	orr.w	r3, r3, #1
 80080ae:	81a3      	strh	r3, [r4, #12]
 80080b0:	89a0      	ldrh	r0, [r4, #12]
 80080b2:	4305      	orrs	r5, r0
 80080b4:	81a5      	strh	r5, [r4, #12]
 80080b6:	e7cd      	b.n	8008054 <__smakebuf_r+0x18>
 80080b8:	08007e41 	.word	0x08007e41

080080bc <malloc>:
 80080bc:	4b02      	ldr	r3, [pc, #8]	; (80080c8 <malloc+0xc>)
 80080be:	4601      	mov	r1, r0
 80080c0:	6818      	ldr	r0, [r3, #0]
 80080c2:	f000 bc17 	b.w	80088f4 <_malloc_r>
 80080c6:	bf00      	nop
 80080c8:	20000178 	.word	0x20000178

080080cc <memcpy>:
 80080cc:	440a      	add	r2, r1
 80080ce:	4291      	cmp	r1, r2
 80080d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80080d4:	d100      	bne.n	80080d8 <memcpy+0xc>
 80080d6:	4770      	bx	lr
 80080d8:	b510      	push	{r4, lr}
 80080da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080e2:	4291      	cmp	r1, r2
 80080e4:	d1f9      	bne.n	80080da <memcpy+0xe>
 80080e6:	bd10      	pop	{r4, pc}

080080e8 <_Balloc>:
 80080e8:	b570      	push	{r4, r5, r6, lr}
 80080ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080ec:	4604      	mov	r4, r0
 80080ee:	460d      	mov	r5, r1
 80080f0:	b976      	cbnz	r6, 8008110 <_Balloc+0x28>
 80080f2:	2010      	movs	r0, #16
 80080f4:	f7ff ffe2 	bl	80080bc <malloc>
 80080f8:	4602      	mov	r2, r0
 80080fa:	6260      	str	r0, [r4, #36]	; 0x24
 80080fc:	b920      	cbnz	r0, 8008108 <_Balloc+0x20>
 80080fe:	4b18      	ldr	r3, [pc, #96]	; (8008160 <_Balloc+0x78>)
 8008100:	4818      	ldr	r0, [pc, #96]	; (8008164 <_Balloc+0x7c>)
 8008102:	2166      	movs	r1, #102	; 0x66
 8008104:	f000 fcd0 	bl	8008aa8 <__assert_func>
 8008108:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800810c:	6006      	str	r6, [r0, #0]
 800810e:	60c6      	str	r6, [r0, #12]
 8008110:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008112:	68f3      	ldr	r3, [r6, #12]
 8008114:	b183      	cbz	r3, 8008138 <_Balloc+0x50>
 8008116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800811e:	b9b8      	cbnz	r0, 8008150 <_Balloc+0x68>
 8008120:	2101      	movs	r1, #1
 8008122:	fa01 f605 	lsl.w	r6, r1, r5
 8008126:	1d72      	adds	r2, r6, #5
 8008128:	0092      	lsls	r2, r2, #2
 800812a:	4620      	mov	r0, r4
 800812c:	f000 fb60 	bl	80087f0 <_calloc_r>
 8008130:	b160      	cbz	r0, 800814c <_Balloc+0x64>
 8008132:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008136:	e00e      	b.n	8008156 <_Balloc+0x6e>
 8008138:	2221      	movs	r2, #33	; 0x21
 800813a:	2104      	movs	r1, #4
 800813c:	4620      	mov	r0, r4
 800813e:	f000 fb57 	bl	80087f0 <_calloc_r>
 8008142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008144:	60f0      	str	r0, [r6, #12]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1e4      	bne.n	8008116 <_Balloc+0x2e>
 800814c:	2000      	movs	r0, #0
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	6802      	ldr	r2, [r0, #0]
 8008152:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008156:	2300      	movs	r3, #0
 8008158:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800815c:	e7f7      	b.n	800814e <_Balloc+0x66>
 800815e:	bf00      	nop
 8008160:	080092d1 	.word	0x080092d1
 8008164:	080093b4 	.word	0x080093b4

08008168 <_Bfree>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800816c:	4605      	mov	r5, r0
 800816e:	460c      	mov	r4, r1
 8008170:	b976      	cbnz	r6, 8008190 <_Bfree+0x28>
 8008172:	2010      	movs	r0, #16
 8008174:	f7ff ffa2 	bl	80080bc <malloc>
 8008178:	4602      	mov	r2, r0
 800817a:	6268      	str	r0, [r5, #36]	; 0x24
 800817c:	b920      	cbnz	r0, 8008188 <_Bfree+0x20>
 800817e:	4b09      	ldr	r3, [pc, #36]	; (80081a4 <_Bfree+0x3c>)
 8008180:	4809      	ldr	r0, [pc, #36]	; (80081a8 <_Bfree+0x40>)
 8008182:	218a      	movs	r1, #138	; 0x8a
 8008184:	f000 fc90 	bl	8008aa8 <__assert_func>
 8008188:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800818c:	6006      	str	r6, [r0, #0]
 800818e:	60c6      	str	r6, [r0, #12]
 8008190:	b13c      	cbz	r4, 80081a2 <_Bfree+0x3a>
 8008192:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008194:	6862      	ldr	r2, [r4, #4]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800819c:	6021      	str	r1, [r4, #0]
 800819e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081a2:	bd70      	pop	{r4, r5, r6, pc}
 80081a4:	080092d1 	.word	0x080092d1
 80081a8:	080093b4 	.word	0x080093b4

080081ac <__multadd>:
 80081ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b0:	690d      	ldr	r5, [r1, #16]
 80081b2:	4607      	mov	r7, r0
 80081b4:	460c      	mov	r4, r1
 80081b6:	461e      	mov	r6, r3
 80081b8:	f101 0c14 	add.w	ip, r1, #20
 80081bc:	2000      	movs	r0, #0
 80081be:	f8dc 3000 	ldr.w	r3, [ip]
 80081c2:	b299      	uxth	r1, r3
 80081c4:	fb02 6101 	mla	r1, r2, r1, r6
 80081c8:	0c1e      	lsrs	r6, r3, #16
 80081ca:	0c0b      	lsrs	r3, r1, #16
 80081cc:	fb02 3306 	mla	r3, r2, r6, r3
 80081d0:	b289      	uxth	r1, r1
 80081d2:	3001      	adds	r0, #1
 80081d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081d8:	4285      	cmp	r5, r0
 80081da:	f84c 1b04 	str.w	r1, [ip], #4
 80081de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80081e2:	dcec      	bgt.n	80081be <__multadd+0x12>
 80081e4:	b30e      	cbz	r6, 800822a <__multadd+0x7e>
 80081e6:	68a3      	ldr	r3, [r4, #8]
 80081e8:	42ab      	cmp	r3, r5
 80081ea:	dc19      	bgt.n	8008220 <__multadd+0x74>
 80081ec:	6861      	ldr	r1, [r4, #4]
 80081ee:	4638      	mov	r0, r7
 80081f0:	3101      	adds	r1, #1
 80081f2:	f7ff ff79 	bl	80080e8 <_Balloc>
 80081f6:	4680      	mov	r8, r0
 80081f8:	b928      	cbnz	r0, 8008206 <__multadd+0x5a>
 80081fa:	4602      	mov	r2, r0
 80081fc:	4b0c      	ldr	r3, [pc, #48]	; (8008230 <__multadd+0x84>)
 80081fe:	480d      	ldr	r0, [pc, #52]	; (8008234 <__multadd+0x88>)
 8008200:	21b5      	movs	r1, #181	; 0xb5
 8008202:	f000 fc51 	bl	8008aa8 <__assert_func>
 8008206:	6922      	ldr	r2, [r4, #16]
 8008208:	3202      	adds	r2, #2
 800820a:	f104 010c 	add.w	r1, r4, #12
 800820e:	0092      	lsls	r2, r2, #2
 8008210:	300c      	adds	r0, #12
 8008212:	f7ff ff5b 	bl	80080cc <memcpy>
 8008216:	4621      	mov	r1, r4
 8008218:	4638      	mov	r0, r7
 800821a:	f7ff ffa5 	bl	8008168 <_Bfree>
 800821e:	4644      	mov	r4, r8
 8008220:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008224:	3501      	adds	r5, #1
 8008226:	615e      	str	r6, [r3, #20]
 8008228:	6125      	str	r5, [r4, #16]
 800822a:	4620      	mov	r0, r4
 800822c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008230:	08009343 	.word	0x08009343
 8008234:	080093b4 	.word	0x080093b4

08008238 <__hi0bits>:
 8008238:	0c03      	lsrs	r3, r0, #16
 800823a:	041b      	lsls	r3, r3, #16
 800823c:	b9d3      	cbnz	r3, 8008274 <__hi0bits+0x3c>
 800823e:	0400      	lsls	r0, r0, #16
 8008240:	2310      	movs	r3, #16
 8008242:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008246:	bf04      	itt	eq
 8008248:	0200      	lsleq	r0, r0, #8
 800824a:	3308      	addeq	r3, #8
 800824c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008250:	bf04      	itt	eq
 8008252:	0100      	lsleq	r0, r0, #4
 8008254:	3304      	addeq	r3, #4
 8008256:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800825a:	bf04      	itt	eq
 800825c:	0080      	lsleq	r0, r0, #2
 800825e:	3302      	addeq	r3, #2
 8008260:	2800      	cmp	r0, #0
 8008262:	db05      	blt.n	8008270 <__hi0bits+0x38>
 8008264:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008268:	f103 0301 	add.w	r3, r3, #1
 800826c:	bf08      	it	eq
 800826e:	2320      	moveq	r3, #32
 8008270:	4618      	mov	r0, r3
 8008272:	4770      	bx	lr
 8008274:	2300      	movs	r3, #0
 8008276:	e7e4      	b.n	8008242 <__hi0bits+0xa>

08008278 <__lo0bits>:
 8008278:	6803      	ldr	r3, [r0, #0]
 800827a:	f013 0207 	ands.w	r2, r3, #7
 800827e:	4601      	mov	r1, r0
 8008280:	d00b      	beq.n	800829a <__lo0bits+0x22>
 8008282:	07da      	lsls	r2, r3, #31
 8008284:	d423      	bmi.n	80082ce <__lo0bits+0x56>
 8008286:	0798      	lsls	r0, r3, #30
 8008288:	bf49      	itett	mi
 800828a:	085b      	lsrmi	r3, r3, #1
 800828c:	089b      	lsrpl	r3, r3, #2
 800828e:	2001      	movmi	r0, #1
 8008290:	600b      	strmi	r3, [r1, #0]
 8008292:	bf5c      	itt	pl
 8008294:	600b      	strpl	r3, [r1, #0]
 8008296:	2002      	movpl	r0, #2
 8008298:	4770      	bx	lr
 800829a:	b298      	uxth	r0, r3
 800829c:	b9a8      	cbnz	r0, 80082ca <__lo0bits+0x52>
 800829e:	0c1b      	lsrs	r3, r3, #16
 80082a0:	2010      	movs	r0, #16
 80082a2:	b2da      	uxtb	r2, r3
 80082a4:	b90a      	cbnz	r2, 80082aa <__lo0bits+0x32>
 80082a6:	3008      	adds	r0, #8
 80082a8:	0a1b      	lsrs	r3, r3, #8
 80082aa:	071a      	lsls	r2, r3, #28
 80082ac:	bf04      	itt	eq
 80082ae:	091b      	lsreq	r3, r3, #4
 80082b0:	3004      	addeq	r0, #4
 80082b2:	079a      	lsls	r2, r3, #30
 80082b4:	bf04      	itt	eq
 80082b6:	089b      	lsreq	r3, r3, #2
 80082b8:	3002      	addeq	r0, #2
 80082ba:	07da      	lsls	r2, r3, #31
 80082bc:	d403      	bmi.n	80082c6 <__lo0bits+0x4e>
 80082be:	085b      	lsrs	r3, r3, #1
 80082c0:	f100 0001 	add.w	r0, r0, #1
 80082c4:	d005      	beq.n	80082d2 <__lo0bits+0x5a>
 80082c6:	600b      	str	r3, [r1, #0]
 80082c8:	4770      	bx	lr
 80082ca:	4610      	mov	r0, r2
 80082cc:	e7e9      	b.n	80082a2 <__lo0bits+0x2a>
 80082ce:	2000      	movs	r0, #0
 80082d0:	4770      	bx	lr
 80082d2:	2020      	movs	r0, #32
 80082d4:	4770      	bx	lr
	...

080082d8 <__i2b>:
 80082d8:	b510      	push	{r4, lr}
 80082da:	460c      	mov	r4, r1
 80082dc:	2101      	movs	r1, #1
 80082de:	f7ff ff03 	bl	80080e8 <_Balloc>
 80082e2:	4602      	mov	r2, r0
 80082e4:	b928      	cbnz	r0, 80082f2 <__i2b+0x1a>
 80082e6:	4b05      	ldr	r3, [pc, #20]	; (80082fc <__i2b+0x24>)
 80082e8:	4805      	ldr	r0, [pc, #20]	; (8008300 <__i2b+0x28>)
 80082ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082ee:	f000 fbdb 	bl	8008aa8 <__assert_func>
 80082f2:	2301      	movs	r3, #1
 80082f4:	6144      	str	r4, [r0, #20]
 80082f6:	6103      	str	r3, [r0, #16]
 80082f8:	bd10      	pop	{r4, pc}
 80082fa:	bf00      	nop
 80082fc:	08009343 	.word	0x08009343
 8008300:	080093b4 	.word	0x080093b4

08008304 <__multiply>:
 8008304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008308:	4691      	mov	r9, r2
 800830a:	690a      	ldr	r2, [r1, #16]
 800830c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008310:	429a      	cmp	r2, r3
 8008312:	bfb8      	it	lt
 8008314:	460b      	movlt	r3, r1
 8008316:	460c      	mov	r4, r1
 8008318:	bfbc      	itt	lt
 800831a:	464c      	movlt	r4, r9
 800831c:	4699      	movlt	r9, r3
 800831e:	6927      	ldr	r7, [r4, #16]
 8008320:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008324:	68a3      	ldr	r3, [r4, #8]
 8008326:	6861      	ldr	r1, [r4, #4]
 8008328:	eb07 060a 	add.w	r6, r7, sl
 800832c:	42b3      	cmp	r3, r6
 800832e:	b085      	sub	sp, #20
 8008330:	bfb8      	it	lt
 8008332:	3101      	addlt	r1, #1
 8008334:	f7ff fed8 	bl	80080e8 <_Balloc>
 8008338:	b930      	cbnz	r0, 8008348 <__multiply+0x44>
 800833a:	4602      	mov	r2, r0
 800833c:	4b44      	ldr	r3, [pc, #272]	; (8008450 <__multiply+0x14c>)
 800833e:	4845      	ldr	r0, [pc, #276]	; (8008454 <__multiply+0x150>)
 8008340:	f240 115d 	movw	r1, #349	; 0x15d
 8008344:	f000 fbb0 	bl	8008aa8 <__assert_func>
 8008348:	f100 0514 	add.w	r5, r0, #20
 800834c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008350:	462b      	mov	r3, r5
 8008352:	2200      	movs	r2, #0
 8008354:	4543      	cmp	r3, r8
 8008356:	d321      	bcc.n	800839c <__multiply+0x98>
 8008358:	f104 0314 	add.w	r3, r4, #20
 800835c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008360:	f109 0314 	add.w	r3, r9, #20
 8008364:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008368:	9202      	str	r2, [sp, #8]
 800836a:	1b3a      	subs	r2, r7, r4
 800836c:	3a15      	subs	r2, #21
 800836e:	f022 0203 	bic.w	r2, r2, #3
 8008372:	3204      	adds	r2, #4
 8008374:	f104 0115 	add.w	r1, r4, #21
 8008378:	428f      	cmp	r7, r1
 800837a:	bf38      	it	cc
 800837c:	2204      	movcc	r2, #4
 800837e:	9201      	str	r2, [sp, #4]
 8008380:	9a02      	ldr	r2, [sp, #8]
 8008382:	9303      	str	r3, [sp, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d80c      	bhi.n	80083a2 <__multiply+0x9e>
 8008388:	2e00      	cmp	r6, #0
 800838a:	dd03      	ble.n	8008394 <__multiply+0x90>
 800838c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008390:	2b00      	cmp	r3, #0
 8008392:	d05a      	beq.n	800844a <__multiply+0x146>
 8008394:	6106      	str	r6, [r0, #16]
 8008396:	b005      	add	sp, #20
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839c:	f843 2b04 	str.w	r2, [r3], #4
 80083a0:	e7d8      	b.n	8008354 <__multiply+0x50>
 80083a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80083a6:	f1ba 0f00 	cmp.w	sl, #0
 80083aa:	d024      	beq.n	80083f6 <__multiply+0xf2>
 80083ac:	f104 0e14 	add.w	lr, r4, #20
 80083b0:	46a9      	mov	r9, r5
 80083b2:	f04f 0c00 	mov.w	ip, #0
 80083b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80083ba:	f8d9 1000 	ldr.w	r1, [r9]
 80083be:	fa1f fb82 	uxth.w	fp, r2
 80083c2:	b289      	uxth	r1, r1
 80083c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80083c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80083cc:	f8d9 2000 	ldr.w	r2, [r9]
 80083d0:	4461      	add	r1, ip
 80083d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083d6:	fb0a c20b 	mla	r2, sl, fp, ip
 80083da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083de:	b289      	uxth	r1, r1
 80083e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083e4:	4577      	cmp	r7, lr
 80083e6:	f849 1b04 	str.w	r1, [r9], #4
 80083ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083ee:	d8e2      	bhi.n	80083b6 <__multiply+0xb2>
 80083f0:	9a01      	ldr	r2, [sp, #4]
 80083f2:	f845 c002 	str.w	ip, [r5, r2]
 80083f6:	9a03      	ldr	r2, [sp, #12]
 80083f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083fc:	3304      	adds	r3, #4
 80083fe:	f1b9 0f00 	cmp.w	r9, #0
 8008402:	d020      	beq.n	8008446 <__multiply+0x142>
 8008404:	6829      	ldr	r1, [r5, #0]
 8008406:	f104 0c14 	add.w	ip, r4, #20
 800840a:	46ae      	mov	lr, r5
 800840c:	f04f 0a00 	mov.w	sl, #0
 8008410:	f8bc b000 	ldrh.w	fp, [ip]
 8008414:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008418:	fb09 220b 	mla	r2, r9, fp, r2
 800841c:	4492      	add	sl, r2
 800841e:	b289      	uxth	r1, r1
 8008420:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008424:	f84e 1b04 	str.w	r1, [lr], #4
 8008428:	f85c 2b04 	ldr.w	r2, [ip], #4
 800842c:	f8be 1000 	ldrh.w	r1, [lr]
 8008430:	0c12      	lsrs	r2, r2, #16
 8008432:	fb09 1102 	mla	r1, r9, r2, r1
 8008436:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800843a:	4567      	cmp	r7, ip
 800843c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008440:	d8e6      	bhi.n	8008410 <__multiply+0x10c>
 8008442:	9a01      	ldr	r2, [sp, #4]
 8008444:	50a9      	str	r1, [r5, r2]
 8008446:	3504      	adds	r5, #4
 8008448:	e79a      	b.n	8008380 <__multiply+0x7c>
 800844a:	3e01      	subs	r6, #1
 800844c:	e79c      	b.n	8008388 <__multiply+0x84>
 800844e:	bf00      	nop
 8008450:	08009343 	.word	0x08009343
 8008454:	080093b4 	.word	0x080093b4

08008458 <__pow5mult>:
 8008458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800845c:	4615      	mov	r5, r2
 800845e:	f012 0203 	ands.w	r2, r2, #3
 8008462:	4606      	mov	r6, r0
 8008464:	460f      	mov	r7, r1
 8008466:	d007      	beq.n	8008478 <__pow5mult+0x20>
 8008468:	4c25      	ldr	r4, [pc, #148]	; (8008500 <__pow5mult+0xa8>)
 800846a:	3a01      	subs	r2, #1
 800846c:	2300      	movs	r3, #0
 800846e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008472:	f7ff fe9b 	bl	80081ac <__multadd>
 8008476:	4607      	mov	r7, r0
 8008478:	10ad      	asrs	r5, r5, #2
 800847a:	d03d      	beq.n	80084f8 <__pow5mult+0xa0>
 800847c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800847e:	b97c      	cbnz	r4, 80084a0 <__pow5mult+0x48>
 8008480:	2010      	movs	r0, #16
 8008482:	f7ff fe1b 	bl	80080bc <malloc>
 8008486:	4602      	mov	r2, r0
 8008488:	6270      	str	r0, [r6, #36]	; 0x24
 800848a:	b928      	cbnz	r0, 8008498 <__pow5mult+0x40>
 800848c:	4b1d      	ldr	r3, [pc, #116]	; (8008504 <__pow5mult+0xac>)
 800848e:	481e      	ldr	r0, [pc, #120]	; (8008508 <__pow5mult+0xb0>)
 8008490:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008494:	f000 fb08 	bl	8008aa8 <__assert_func>
 8008498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800849c:	6004      	str	r4, [r0, #0]
 800849e:	60c4      	str	r4, [r0, #12]
 80084a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084a8:	b94c      	cbnz	r4, 80084be <__pow5mult+0x66>
 80084aa:	f240 2171 	movw	r1, #625	; 0x271
 80084ae:	4630      	mov	r0, r6
 80084b0:	f7ff ff12 	bl	80082d8 <__i2b>
 80084b4:	2300      	movs	r3, #0
 80084b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80084ba:	4604      	mov	r4, r0
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	f04f 0900 	mov.w	r9, #0
 80084c2:	07eb      	lsls	r3, r5, #31
 80084c4:	d50a      	bpl.n	80084dc <__pow5mult+0x84>
 80084c6:	4639      	mov	r1, r7
 80084c8:	4622      	mov	r2, r4
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ff1a 	bl	8008304 <__multiply>
 80084d0:	4639      	mov	r1, r7
 80084d2:	4680      	mov	r8, r0
 80084d4:	4630      	mov	r0, r6
 80084d6:	f7ff fe47 	bl	8008168 <_Bfree>
 80084da:	4647      	mov	r7, r8
 80084dc:	106d      	asrs	r5, r5, #1
 80084de:	d00b      	beq.n	80084f8 <__pow5mult+0xa0>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	b938      	cbnz	r0, 80084f4 <__pow5mult+0x9c>
 80084e4:	4622      	mov	r2, r4
 80084e6:	4621      	mov	r1, r4
 80084e8:	4630      	mov	r0, r6
 80084ea:	f7ff ff0b 	bl	8008304 <__multiply>
 80084ee:	6020      	str	r0, [r4, #0]
 80084f0:	f8c0 9000 	str.w	r9, [r0]
 80084f4:	4604      	mov	r4, r0
 80084f6:	e7e4      	b.n	80084c2 <__pow5mult+0x6a>
 80084f8:	4638      	mov	r0, r7
 80084fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084fe:	bf00      	nop
 8008500:	08009500 	.word	0x08009500
 8008504:	080092d1 	.word	0x080092d1
 8008508:	080093b4 	.word	0x080093b4

0800850c <__lshift>:
 800850c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	460c      	mov	r4, r1
 8008512:	6849      	ldr	r1, [r1, #4]
 8008514:	6923      	ldr	r3, [r4, #16]
 8008516:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800851a:	68a3      	ldr	r3, [r4, #8]
 800851c:	4607      	mov	r7, r0
 800851e:	4691      	mov	r9, r2
 8008520:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008524:	f108 0601 	add.w	r6, r8, #1
 8008528:	42b3      	cmp	r3, r6
 800852a:	db0b      	blt.n	8008544 <__lshift+0x38>
 800852c:	4638      	mov	r0, r7
 800852e:	f7ff fddb 	bl	80080e8 <_Balloc>
 8008532:	4605      	mov	r5, r0
 8008534:	b948      	cbnz	r0, 800854a <__lshift+0x3e>
 8008536:	4602      	mov	r2, r0
 8008538:	4b2a      	ldr	r3, [pc, #168]	; (80085e4 <__lshift+0xd8>)
 800853a:	482b      	ldr	r0, [pc, #172]	; (80085e8 <__lshift+0xdc>)
 800853c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008540:	f000 fab2 	bl	8008aa8 <__assert_func>
 8008544:	3101      	adds	r1, #1
 8008546:	005b      	lsls	r3, r3, #1
 8008548:	e7ee      	b.n	8008528 <__lshift+0x1c>
 800854a:	2300      	movs	r3, #0
 800854c:	f100 0114 	add.w	r1, r0, #20
 8008550:	f100 0210 	add.w	r2, r0, #16
 8008554:	4618      	mov	r0, r3
 8008556:	4553      	cmp	r3, sl
 8008558:	db37      	blt.n	80085ca <__lshift+0xbe>
 800855a:	6920      	ldr	r0, [r4, #16]
 800855c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008560:	f104 0314 	add.w	r3, r4, #20
 8008564:	f019 091f 	ands.w	r9, r9, #31
 8008568:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800856c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008570:	d02f      	beq.n	80085d2 <__lshift+0xc6>
 8008572:	f1c9 0e20 	rsb	lr, r9, #32
 8008576:	468a      	mov	sl, r1
 8008578:	f04f 0c00 	mov.w	ip, #0
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	fa02 f209 	lsl.w	r2, r2, r9
 8008582:	ea42 020c 	orr.w	r2, r2, ip
 8008586:	f84a 2b04 	str.w	r2, [sl], #4
 800858a:	f853 2b04 	ldr.w	r2, [r3], #4
 800858e:	4298      	cmp	r0, r3
 8008590:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008594:	d8f2      	bhi.n	800857c <__lshift+0x70>
 8008596:	1b03      	subs	r3, r0, r4
 8008598:	3b15      	subs	r3, #21
 800859a:	f023 0303 	bic.w	r3, r3, #3
 800859e:	3304      	adds	r3, #4
 80085a0:	f104 0215 	add.w	r2, r4, #21
 80085a4:	4290      	cmp	r0, r2
 80085a6:	bf38      	it	cc
 80085a8:	2304      	movcc	r3, #4
 80085aa:	f841 c003 	str.w	ip, [r1, r3]
 80085ae:	f1bc 0f00 	cmp.w	ip, #0
 80085b2:	d001      	beq.n	80085b8 <__lshift+0xac>
 80085b4:	f108 0602 	add.w	r6, r8, #2
 80085b8:	3e01      	subs	r6, #1
 80085ba:	4638      	mov	r0, r7
 80085bc:	612e      	str	r6, [r5, #16]
 80085be:	4621      	mov	r1, r4
 80085c0:	f7ff fdd2 	bl	8008168 <_Bfree>
 80085c4:	4628      	mov	r0, r5
 80085c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80085ce:	3301      	adds	r3, #1
 80085d0:	e7c1      	b.n	8008556 <__lshift+0x4a>
 80085d2:	3904      	subs	r1, #4
 80085d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80085d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80085dc:	4298      	cmp	r0, r3
 80085de:	d8f9      	bhi.n	80085d4 <__lshift+0xc8>
 80085e0:	e7ea      	b.n	80085b8 <__lshift+0xac>
 80085e2:	bf00      	nop
 80085e4:	08009343 	.word	0x08009343
 80085e8:	080093b4 	.word	0x080093b4

080085ec <__mcmp>:
 80085ec:	b530      	push	{r4, r5, lr}
 80085ee:	6902      	ldr	r2, [r0, #16]
 80085f0:	690c      	ldr	r4, [r1, #16]
 80085f2:	1b12      	subs	r2, r2, r4
 80085f4:	d10e      	bne.n	8008614 <__mcmp+0x28>
 80085f6:	f100 0314 	add.w	r3, r0, #20
 80085fa:	3114      	adds	r1, #20
 80085fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008600:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008604:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008608:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800860c:	42a5      	cmp	r5, r4
 800860e:	d003      	beq.n	8008618 <__mcmp+0x2c>
 8008610:	d305      	bcc.n	800861e <__mcmp+0x32>
 8008612:	2201      	movs	r2, #1
 8008614:	4610      	mov	r0, r2
 8008616:	bd30      	pop	{r4, r5, pc}
 8008618:	4283      	cmp	r3, r0
 800861a:	d3f3      	bcc.n	8008604 <__mcmp+0x18>
 800861c:	e7fa      	b.n	8008614 <__mcmp+0x28>
 800861e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008622:	e7f7      	b.n	8008614 <__mcmp+0x28>

08008624 <__mdiff>:
 8008624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008628:	460c      	mov	r4, r1
 800862a:	4606      	mov	r6, r0
 800862c:	4611      	mov	r1, r2
 800862e:	4620      	mov	r0, r4
 8008630:	4690      	mov	r8, r2
 8008632:	f7ff ffdb 	bl	80085ec <__mcmp>
 8008636:	1e05      	subs	r5, r0, #0
 8008638:	d110      	bne.n	800865c <__mdiff+0x38>
 800863a:	4629      	mov	r1, r5
 800863c:	4630      	mov	r0, r6
 800863e:	f7ff fd53 	bl	80080e8 <_Balloc>
 8008642:	b930      	cbnz	r0, 8008652 <__mdiff+0x2e>
 8008644:	4b3a      	ldr	r3, [pc, #232]	; (8008730 <__mdiff+0x10c>)
 8008646:	4602      	mov	r2, r0
 8008648:	f240 2132 	movw	r1, #562	; 0x232
 800864c:	4839      	ldr	r0, [pc, #228]	; (8008734 <__mdiff+0x110>)
 800864e:	f000 fa2b 	bl	8008aa8 <__assert_func>
 8008652:	2301      	movs	r3, #1
 8008654:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800865c:	bfa4      	itt	ge
 800865e:	4643      	movge	r3, r8
 8008660:	46a0      	movge	r8, r4
 8008662:	4630      	mov	r0, r6
 8008664:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008668:	bfa6      	itte	ge
 800866a:	461c      	movge	r4, r3
 800866c:	2500      	movge	r5, #0
 800866e:	2501      	movlt	r5, #1
 8008670:	f7ff fd3a 	bl	80080e8 <_Balloc>
 8008674:	b920      	cbnz	r0, 8008680 <__mdiff+0x5c>
 8008676:	4b2e      	ldr	r3, [pc, #184]	; (8008730 <__mdiff+0x10c>)
 8008678:	4602      	mov	r2, r0
 800867a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800867e:	e7e5      	b.n	800864c <__mdiff+0x28>
 8008680:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008684:	6926      	ldr	r6, [r4, #16]
 8008686:	60c5      	str	r5, [r0, #12]
 8008688:	f104 0914 	add.w	r9, r4, #20
 800868c:	f108 0514 	add.w	r5, r8, #20
 8008690:	f100 0e14 	add.w	lr, r0, #20
 8008694:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008698:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800869c:	f108 0210 	add.w	r2, r8, #16
 80086a0:	46f2      	mov	sl, lr
 80086a2:	2100      	movs	r1, #0
 80086a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80086a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80086ac:	fa1f f883 	uxth.w	r8, r3
 80086b0:	fa11 f18b 	uxtah	r1, r1, fp
 80086b4:	0c1b      	lsrs	r3, r3, #16
 80086b6:	eba1 0808 	sub.w	r8, r1, r8
 80086ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80086be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80086c2:	fa1f f888 	uxth.w	r8, r8
 80086c6:	1419      	asrs	r1, r3, #16
 80086c8:	454e      	cmp	r6, r9
 80086ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80086ce:	f84a 3b04 	str.w	r3, [sl], #4
 80086d2:	d8e7      	bhi.n	80086a4 <__mdiff+0x80>
 80086d4:	1b33      	subs	r3, r6, r4
 80086d6:	3b15      	subs	r3, #21
 80086d8:	f023 0303 	bic.w	r3, r3, #3
 80086dc:	3304      	adds	r3, #4
 80086de:	3415      	adds	r4, #21
 80086e0:	42a6      	cmp	r6, r4
 80086e2:	bf38      	it	cc
 80086e4:	2304      	movcc	r3, #4
 80086e6:	441d      	add	r5, r3
 80086e8:	4473      	add	r3, lr
 80086ea:	469e      	mov	lr, r3
 80086ec:	462e      	mov	r6, r5
 80086ee:	4566      	cmp	r6, ip
 80086f0:	d30e      	bcc.n	8008710 <__mdiff+0xec>
 80086f2:	f10c 0203 	add.w	r2, ip, #3
 80086f6:	1b52      	subs	r2, r2, r5
 80086f8:	f022 0203 	bic.w	r2, r2, #3
 80086fc:	3d03      	subs	r5, #3
 80086fe:	45ac      	cmp	ip, r5
 8008700:	bf38      	it	cc
 8008702:	2200      	movcc	r2, #0
 8008704:	441a      	add	r2, r3
 8008706:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800870a:	b17b      	cbz	r3, 800872c <__mdiff+0x108>
 800870c:	6107      	str	r7, [r0, #16]
 800870e:	e7a3      	b.n	8008658 <__mdiff+0x34>
 8008710:	f856 8b04 	ldr.w	r8, [r6], #4
 8008714:	fa11 f288 	uxtah	r2, r1, r8
 8008718:	1414      	asrs	r4, r2, #16
 800871a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800871e:	b292      	uxth	r2, r2
 8008720:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008724:	f84e 2b04 	str.w	r2, [lr], #4
 8008728:	1421      	asrs	r1, r4, #16
 800872a:	e7e0      	b.n	80086ee <__mdiff+0xca>
 800872c:	3f01      	subs	r7, #1
 800872e:	e7ea      	b.n	8008706 <__mdiff+0xe2>
 8008730:	08009343 	.word	0x08009343
 8008734:	080093b4 	.word	0x080093b4

08008738 <__d2b>:
 8008738:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800873c:	4689      	mov	r9, r1
 800873e:	2101      	movs	r1, #1
 8008740:	ec57 6b10 	vmov	r6, r7, d0
 8008744:	4690      	mov	r8, r2
 8008746:	f7ff fccf 	bl	80080e8 <_Balloc>
 800874a:	4604      	mov	r4, r0
 800874c:	b930      	cbnz	r0, 800875c <__d2b+0x24>
 800874e:	4602      	mov	r2, r0
 8008750:	4b25      	ldr	r3, [pc, #148]	; (80087e8 <__d2b+0xb0>)
 8008752:	4826      	ldr	r0, [pc, #152]	; (80087ec <__d2b+0xb4>)
 8008754:	f240 310a 	movw	r1, #778	; 0x30a
 8008758:	f000 f9a6 	bl	8008aa8 <__assert_func>
 800875c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008760:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008764:	bb35      	cbnz	r5, 80087b4 <__d2b+0x7c>
 8008766:	2e00      	cmp	r6, #0
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	d028      	beq.n	80087be <__d2b+0x86>
 800876c:	4668      	mov	r0, sp
 800876e:	9600      	str	r6, [sp, #0]
 8008770:	f7ff fd82 	bl	8008278 <__lo0bits>
 8008774:	9900      	ldr	r1, [sp, #0]
 8008776:	b300      	cbz	r0, 80087ba <__d2b+0x82>
 8008778:	9a01      	ldr	r2, [sp, #4]
 800877a:	f1c0 0320 	rsb	r3, r0, #32
 800877e:	fa02 f303 	lsl.w	r3, r2, r3
 8008782:	430b      	orrs	r3, r1
 8008784:	40c2      	lsrs	r2, r0
 8008786:	6163      	str	r3, [r4, #20]
 8008788:	9201      	str	r2, [sp, #4]
 800878a:	9b01      	ldr	r3, [sp, #4]
 800878c:	61a3      	str	r3, [r4, #24]
 800878e:	2b00      	cmp	r3, #0
 8008790:	bf14      	ite	ne
 8008792:	2202      	movne	r2, #2
 8008794:	2201      	moveq	r2, #1
 8008796:	6122      	str	r2, [r4, #16]
 8008798:	b1d5      	cbz	r5, 80087d0 <__d2b+0x98>
 800879a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800879e:	4405      	add	r5, r0
 80087a0:	f8c9 5000 	str.w	r5, [r9]
 80087a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80087a8:	f8c8 0000 	str.w	r0, [r8]
 80087ac:	4620      	mov	r0, r4
 80087ae:	b003      	add	sp, #12
 80087b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087b8:	e7d5      	b.n	8008766 <__d2b+0x2e>
 80087ba:	6161      	str	r1, [r4, #20]
 80087bc:	e7e5      	b.n	800878a <__d2b+0x52>
 80087be:	a801      	add	r0, sp, #4
 80087c0:	f7ff fd5a 	bl	8008278 <__lo0bits>
 80087c4:	9b01      	ldr	r3, [sp, #4]
 80087c6:	6163      	str	r3, [r4, #20]
 80087c8:	2201      	movs	r2, #1
 80087ca:	6122      	str	r2, [r4, #16]
 80087cc:	3020      	adds	r0, #32
 80087ce:	e7e3      	b.n	8008798 <__d2b+0x60>
 80087d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087d8:	f8c9 0000 	str.w	r0, [r9]
 80087dc:	6918      	ldr	r0, [r3, #16]
 80087de:	f7ff fd2b 	bl	8008238 <__hi0bits>
 80087e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087e6:	e7df      	b.n	80087a8 <__d2b+0x70>
 80087e8:	08009343 	.word	0x08009343
 80087ec:	080093b4 	.word	0x080093b4

080087f0 <_calloc_r>:
 80087f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087f2:	fba1 2402 	umull	r2, r4, r1, r2
 80087f6:	b94c      	cbnz	r4, 800880c <_calloc_r+0x1c>
 80087f8:	4611      	mov	r1, r2
 80087fa:	9201      	str	r2, [sp, #4]
 80087fc:	f000 f87a 	bl	80088f4 <_malloc_r>
 8008800:	9a01      	ldr	r2, [sp, #4]
 8008802:	4605      	mov	r5, r0
 8008804:	b930      	cbnz	r0, 8008814 <_calloc_r+0x24>
 8008806:	4628      	mov	r0, r5
 8008808:	b003      	add	sp, #12
 800880a:	bd30      	pop	{r4, r5, pc}
 800880c:	220c      	movs	r2, #12
 800880e:	6002      	str	r2, [r0, #0]
 8008810:	2500      	movs	r5, #0
 8008812:	e7f8      	b.n	8008806 <_calloc_r+0x16>
 8008814:	4621      	mov	r1, r4
 8008816:	f7fd ff23 	bl	8006660 <memset>
 800881a:	e7f4      	b.n	8008806 <_calloc_r+0x16>

0800881c <_free_r>:
 800881c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800881e:	2900      	cmp	r1, #0
 8008820:	d044      	beq.n	80088ac <_free_r+0x90>
 8008822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008826:	9001      	str	r0, [sp, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f1a1 0404 	sub.w	r4, r1, #4
 800882e:	bfb8      	it	lt
 8008830:	18e4      	addlt	r4, r4, r3
 8008832:	f000 f9bf 	bl	8008bb4 <__malloc_lock>
 8008836:	4a1e      	ldr	r2, [pc, #120]	; (80088b0 <_free_r+0x94>)
 8008838:	9801      	ldr	r0, [sp, #4]
 800883a:	6813      	ldr	r3, [r2, #0]
 800883c:	b933      	cbnz	r3, 800884c <_free_r+0x30>
 800883e:	6063      	str	r3, [r4, #4]
 8008840:	6014      	str	r4, [r2, #0]
 8008842:	b003      	add	sp, #12
 8008844:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008848:	f000 b9ba 	b.w	8008bc0 <__malloc_unlock>
 800884c:	42a3      	cmp	r3, r4
 800884e:	d908      	bls.n	8008862 <_free_r+0x46>
 8008850:	6825      	ldr	r5, [r4, #0]
 8008852:	1961      	adds	r1, r4, r5
 8008854:	428b      	cmp	r3, r1
 8008856:	bf01      	itttt	eq
 8008858:	6819      	ldreq	r1, [r3, #0]
 800885a:	685b      	ldreq	r3, [r3, #4]
 800885c:	1949      	addeq	r1, r1, r5
 800885e:	6021      	streq	r1, [r4, #0]
 8008860:	e7ed      	b.n	800883e <_free_r+0x22>
 8008862:	461a      	mov	r2, r3
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	b10b      	cbz	r3, 800886c <_free_r+0x50>
 8008868:	42a3      	cmp	r3, r4
 800886a:	d9fa      	bls.n	8008862 <_free_r+0x46>
 800886c:	6811      	ldr	r1, [r2, #0]
 800886e:	1855      	adds	r5, r2, r1
 8008870:	42a5      	cmp	r5, r4
 8008872:	d10b      	bne.n	800888c <_free_r+0x70>
 8008874:	6824      	ldr	r4, [r4, #0]
 8008876:	4421      	add	r1, r4
 8008878:	1854      	adds	r4, r2, r1
 800887a:	42a3      	cmp	r3, r4
 800887c:	6011      	str	r1, [r2, #0]
 800887e:	d1e0      	bne.n	8008842 <_free_r+0x26>
 8008880:	681c      	ldr	r4, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	6053      	str	r3, [r2, #4]
 8008886:	4421      	add	r1, r4
 8008888:	6011      	str	r1, [r2, #0]
 800888a:	e7da      	b.n	8008842 <_free_r+0x26>
 800888c:	d902      	bls.n	8008894 <_free_r+0x78>
 800888e:	230c      	movs	r3, #12
 8008890:	6003      	str	r3, [r0, #0]
 8008892:	e7d6      	b.n	8008842 <_free_r+0x26>
 8008894:	6825      	ldr	r5, [r4, #0]
 8008896:	1961      	adds	r1, r4, r5
 8008898:	428b      	cmp	r3, r1
 800889a:	bf04      	itt	eq
 800889c:	6819      	ldreq	r1, [r3, #0]
 800889e:	685b      	ldreq	r3, [r3, #4]
 80088a0:	6063      	str	r3, [r4, #4]
 80088a2:	bf04      	itt	eq
 80088a4:	1949      	addeq	r1, r1, r5
 80088a6:	6021      	streq	r1, [r4, #0]
 80088a8:	6054      	str	r4, [r2, #4]
 80088aa:	e7ca      	b.n	8008842 <_free_r+0x26>
 80088ac:	b003      	add	sp, #12
 80088ae:	bd30      	pop	{r4, r5, pc}
 80088b0:	2000066c 	.word	0x2000066c

080088b4 <sbrk_aligned>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	4e0e      	ldr	r6, [pc, #56]	; (80088f0 <sbrk_aligned+0x3c>)
 80088b8:	460c      	mov	r4, r1
 80088ba:	6831      	ldr	r1, [r6, #0]
 80088bc:	4605      	mov	r5, r0
 80088be:	b911      	cbnz	r1, 80088c6 <sbrk_aligned+0x12>
 80088c0:	f000 f88c 	bl	80089dc <_sbrk_r>
 80088c4:	6030      	str	r0, [r6, #0]
 80088c6:	4621      	mov	r1, r4
 80088c8:	4628      	mov	r0, r5
 80088ca:	f000 f887 	bl	80089dc <_sbrk_r>
 80088ce:	1c43      	adds	r3, r0, #1
 80088d0:	d00a      	beq.n	80088e8 <sbrk_aligned+0x34>
 80088d2:	1cc4      	adds	r4, r0, #3
 80088d4:	f024 0403 	bic.w	r4, r4, #3
 80088d8:	42a0      	cmp	r0, r4
 80088da:	d007      	beq.n	80088ec <sbrk_aligned+0x38>
 80088dc:	1a21      	subs	r1, r4, r0
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 f87c 	bl	80089dc <_sbrk_r>
 80088e4:	3001      	adds	r0, #1
 80088e6:	d101      	bne.n	80088ec <sbrk_aligned+0x38>
 80088e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80088ec:	4620      	mov	r0, r4
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	20000670 	.word	0x20000670

080088f4 <_malloc_r>:
 80088f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f8:	1ccd      	adds	r5, r1, #3
 80088fa:	f025 0503 	bic.w	r5, r5, #3
 80088fe:	3508      	adds	r5, #8
 8008900:	2d0c      	cmp	r5, #12
 8008902:	bf38      	it	cc
 8008904:	250c      	movcc	r5, #12
 8008906:	2d00      	cmp	r5, #0
 8008908:	4607      	mov	r7, r0
 800890a:	db01      	blt.n	8008910 <_malloc_r+0x1c>
 800890c:	42a9      	cmp	r1, r5
 800890e:	d905      	bls.n	800891c <_malloc_r+0x28>
 8008910:	230c      	movs	r3, #12
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	2600      	movs	r6, #0
 8008916:	4630      	mov	r0, r6
 8008918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800891c:	4e2e      	ldr	r6, [pc, #184]	; (80089d8 <_malloc_r+0xe4>)
 800891e:	f000 f949 	bl	8008bb4 <__malloc_lock>
 8008922:	6833      	ldr	r3, [r6, #0]
 8008924:	461c      	mov	r4, r3
 8008926:	bb34      	cbnz	r4, 8008976 <_malloc_r+0x82>
 8008928:	4629      	mov	r1, r5
 800892a:	4638      	mov	r0, r7
 800892c:	f7ff ffc2 	bl	80088b4 <sbrk_aligned>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	4604      	mov	r4, r0
 8008934:	d14d      	bne.n	80089d2 <_malloc_r+0xde>
 8008936:	6834      	ldr	r4, [r6, #0]
 8008938:	4626      	mov	r6, r4
 800893a:	2e00      	cmp	r6, #0
 800893c:	d140      	bne.n	80089c0 <_malloc_r+0xcc>
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	4631      	mov	r1, r6
 8008942:	4638      	mov	r0, r7
 8008944:	eb04 0803 	add.w	r8, r4, r3
 8008948:	f000 f848 	bl	80089dc <_sbrk_r>
 800894c:	4580      	cmp	r8, r0
 800894e:	d13a      	bne.n	80089c6 <_malloc_r+0xd2>
 8008950:	6821      	ldr	r1, [r4, #0]
 8008952:	3503      	adds	r5, #3
 8008954:	1a6d      	subs	r5, r5, r1
 8008956:	f025 0503 	bic.w	r5, r5, #3
 800895a:	3508      	adds	r5, #8
 800895c:	2d0c      	cmp	r5, #12
 800895e:	bf38      	it	cc
 8008960:	250c      	movcc	r5, #12
 8008962:	4629      	mov	r1, r5
 8008964:	4638      	mov	r0, r7
 8008966:	f7ff ffa5 	bl	80088b4 <sbrk_aligned>
 800896a:	3001      	adds	r0, #1
 800896c:	d02b      	beq.n	80089c6 <_malloc_r+0xd2>
 800896e:	6823      	ldr	r3, [r4, #0]
 8008970:	442b      	add	r3, r5
 8008972:	6023      	str	r3, [r4, #0]
 8008974:	e00e      	b.n	8008994 <_malloc_r+0xa0>
 8008976:	6822      	ldr	r2, [r4, #0]
 8008978:	1b52      	subs	r2, r2, r5
 800897a:	d41e      	bmi.n	80089ba <_malloc_r+0xc6>
 800897c:	2a0b      	cmp	r2, #11
 800897e:	d916      	bls.n	80089ae <_malloc_r+0xba>
 8008980:	1961      	adds	r1, r4, r5
 8008982:	42a3      	cmp	r3, r4
 8008984:	6025      	str	r5, [r4, #0]
 8008986:	bf18      	it	ne
 8008988:	6059      	strne	r1, [r3, #4]
 800898a:	6863      	ldr	r3, [r4, #4]
 800898c:	bf08      	it	eq
 800898e:	6031      	streq	r1, [r6, #0]
 8008990:	5162      	str	r2, [r4, r5]
 8008992:	604b      	str	r3, [r1, #4]
 8008994:	4638      	mov	r0, r7
 8008996:	f104 060b 	add.w	r6, r4, #11
 800899a:	f000 f911 	bl	8008bc0 <__malloc_unlock>
 800899e:	f026 0607 	bic.w	r6, r6, #7
 80089a2:	1d23      	adds	r3, r4, #4
 80089a4:	1af2      	subs	r2, r6, r3
 80089a6:	d0b6      	beq.n	8008916 <_malloc_r+0x22>
 80089a8:	1b9b      	subs	r3, r3, r6
 80089aa:	50a3      	str	r3, [r4, r2]
 80089ac:	e7b3      	b.n	8008916 <_malloc_r+0x22>
 80089ae:	6862      	ldr	r2, [r4, #4]
 80089b0:	42a3      	cmp	r3, r4
 80089b2:	bf0c      	ite	eq
 80089b4:	6032      	streq	r2, [r6, #0]
 80089b6:	605a      	strne	r2, [r3, #4]
 80089b8:	e7ec      	b.n	8008994 <_malloc_r+0xa0>
 80089ba:	4623      	mov	r3, r4
 80089bc:	6864      	ldr	r4, [r4, #4]
 80089be:	e7b2      	b.n	8008926 <_malloc_r+0x32>
 80089c0:	4634      	mov	r4, r6
 80089c2:	6876      	ldr	r6, [r6, #4]
 80089c4:	e7b9      	b.n	800893a <_malloc_r+0x46>
 80089c6:	230c      	movs	r3, #12
 80089c8:	603b      	str	r3, [r7, #0]
 80089ca:	4638      	mov	r0, r7
 80089cc:	f000 f8f8 	bl	8008bc0 <__malloc_unlock>
 80089d0:	e7a1      	b.n	8008916 <_malloc_r+0x22>
 80089d2:	6025      	str	r5, [r4, #0]
 80089d4:	e7de      	b.n	8008994 <_malloc_r+0xa0>
 80089d6:	bf00      	nop
 80089d8:	2000066c 	.word	0x2000066c

080089dc <_sbrk_r>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4d06      	ldr	r5, [pc, #24]	; (80089f8 <_sbrk_r+0x1c>)
 80089e0:	2300      	movs	r3, #0
 80089e2:	4604      	mov	r4, r0
 80089e4:	4608      	mov	r0, r1
 80089e6:	602b      	str	r3, [r5, #0]
 80089e8:	f7f9 fd66 	bl	80024b8 <_sbrk>
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	d102      	bne.n	80089f6 <_sbrk_r+0x1a>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	b103      	cbz	r3, 80089f6 <_sbrk_r+0x1a>
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	bd38      	pop	{r3, r4, r5, pc}
 80089f8:	20000674 	.word	0x20000674

080089fc <__sread>:
 80089fc:	b510      	push	{r4, lr}
 80089fe:	460c      	mov	r4, r1
 8008a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a04:	f000 fa3c 	bl	8008e80 <_read_r>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	bfab      	itete	ge
 8008a0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a0e:	89a3      	ldrhlt	r3, [r4, #12]
 8008a10:	181b      	addge	r3, r3, r0
 8008a12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a16:	bfac      	ite	ge
 8008a18:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a1a:	81a3      	strhlt	r3, [r4, #12]
 8008a1c:	bd10      	pop	{r4, pc}

08008a1e <__swrite>:
 8008a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a22:	461f      	mov	r7, r3
 8008a24:	898b      	ldrh	r3, [r1, #12]
 8008a26:	05db      	lsls	r3, r3, #23
 8008a28:	4605      	mov	r5, r0
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	4616      	mov	r6, r2
 8008a2e:	d505      	bpl.n	8008a3c <__swrite+0x1e>
 8008a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a34:	2302      	movs	r3, #2
 8008a36:	2200      	movs	r2, #0
 8008a38:	f000 f898 	bl	8008b6c <_lseek_r>
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a46:	81a3      	strh	r3, [r4, #12]
 8008a48:	4632      	mov	r2, r6
 8008a4a:	463b      	mov	r3, r7
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a52:	f000 b817 	b.w	8008a84 <_write_r>

08008a56 <__sseek>:
 8008a56:	b510      	push	{r4, lr}
 8008a58:	460c      	mov	r4, r1
 8008a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5e:	f000 f885 	bl	8008b6c <_lseek_r>
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	bf15      	itete	ne
 8008a68:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a72:	81a3      	strheq	r3, [r4, #12]
 8008a74:	bf18      	it	ne
 8008a76:	81a3      	strhne	r3, [r4, #12]
 8008a78:	bd10      	pop	{r4, pc}

08008a7a <__sclose>:
 8008a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a7e:	f000 b831 	b.w	8008ae4 <_close_r>
	...

08008a84 <_write_r>:
 8008a84:	b538      	push	{r3, r4, r5, lr}
 8008a86:	4d07      	ldr	r5, [pc, #28]	; (8008aa4 <_write_r+0x20>)
 8008a88:	4604      	mov	r4, r0
 8008a8a:	4608      	mov	r0, r1
 8008a8c:	4611      	mov	r1, r2
 8008a8e:	2200      	movs	r2, #0
 8008a90:	602a      	str	r2, [r5, #0]
 8008a92:	461a      	mov	r2, r3
 8008a94:	f7f9 fac4 	bl	8002020 <_write>
 8008a98:	1c43      	adds	r3, r0, #1
 8008a9a:	d102      	bne.n	8008aa2 <_write_r+0x1e>
 8008a9c:	682b      	ldr	r3, [r5, #0]
 8008a9e:	b103      	cbz	r3, 8008aa2 <_write_r+0x1e>
 8008aa0:	6023      	str	r3, [r4, #0]
 8008aa2:	bd38      	pop	{r3, r4, r5, pc}
 8008aa4:	20000674 	.word	0x20000674

08008aa8 <__assert_func>:
 8008aa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008aaa:	4614      	mov	r4, r2
 8008aac:	461a      	mov	r2, r3
 8008aae:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <__assert_func+0x2c>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	68d8      	ldr	r0, [r3, #12]
 8008ab6:	b14c      	cbz	r4, 8008acc <__assert_func+0x24>
 8008ab8:	4b07      	ldr	r3, [pc, #28]	; (8008ad8 <__assert_func+0x30>)
 8008aba:	9100      	str	r1, [sp, #0]
 8008abc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ac0:	4906      	ldr	r1, [pc, #24]	; (8008adc <__assert_func+0x34>)
 8008ac2:	462b      	mov	r3, r5
 8008ac4:	f000 f81e 	bl	8008b04 <fiprintf>
 8008ac8:	f000 faba 	bl	8009040 <abort>
 8008acc:	4b04      	ldr	r3, [pc, #16]	; (8008ae0 <__assert_func+0x38>)
 8008ace:	461c      	mov	r4, r3
 8008ad0:	e7f3      	b.n	8008aba <__assert_func+0x12>
 8008ad2:	bf00      	nop
 8008ad4:	20000178 	.word	0x20000178
 8008ad8:	0800950c 	.word	0x0800950c
 8008adc:	08009519 	.word	0x08009519
 8008ae0:	08009547 	.word	0x08009547

08008ae4 <_close_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	4d06      	ldr	r5, [pc, #24]	; (8008b00 <_close_r+0x1c>)
 8008ae8:	2300      	movs	r3, #0
 8008aea:	4604      	mov	r4, r0
 8008aec:	4608      	mov	r0, r1
 8008aee:	602b      	str	r3, [r5, #0]
 8008af0:	f7f9 fac0 	bl	8002074 <_close>
 8008af4:	1c43      	adds	r3, r0, #1
 8008af6:	d102      	bne.n	8008afe <_close_r+0x1a>
 8008af8:	682b      	ldr	r3, [r5, #0]
 8008afa:	b103      	cbz	r3, 8008afe <_close_r+0x1a>
 8008afc:	6023      	str	r3, [r4, #0]
 8008afe:	bd38      	pop	{r3, r4, r5, pc}
 8008b00:	20000674 	.word	0x20000674

08008b04 <fiprintf>:
 8008b04:	b40e      	push	{r1, r2, r3}
 8008b06:	b503      	push	{r0, r1, lr}
 8008b08:	4601      	mov	r1, r0
 8008b0a:	ab03      	add	r3, sp, #12
 8008b0c:	4805      	ldr	r0, [pc, #20]	; (8008b24 <fiprintf+0x20>)
 8008b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b12:	6800      	ldr	r0, [r0, #0]
 8008b14:	9301      	str	r3, [sp, #4]
 8008b16:	f000 f883 	bl	8008c20 <_vfiprintf_r>
 8008b1a:	b002      	add	sp, #8
 8008b1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b20:	b003      	add	sp, #12
 8008b22:	4770      	bx	lr
 8008b24:	20000178 	.word	0x20000178

08008b28 <_fstat_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4d07      	ldr	r5, [pc, #28]	; (8008b48 <_fstat_r+0x20>)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	4611      	mov	r1, r2
 8008b34:	602b      	str	r3, [r5, #0]
 8008b36:	f7f9 faed 	bl	8002114 <_fstat>
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	d102      	bne.n	8008b44 <_fstat_r+0x1c>
 8008b3e:	682b      	ldr	r3, [r5, #0]
 8008b40:	b103      	cbz	r3, 8008b44 <_fstat_r+0x1c>
 8008b42:	6023      	str	r3, [r4, #0]
 8008b44:	bd38      	pop	{r3, r4, r5, pc}
 8008b46:	bf00      	nop
 8008b48:	20000674 	.word	0x20000674

08008b4c <_isatty_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d06      	ldr	r5, [pc, #24]	; (8008b68 <_isatty_r+0x1c>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	602b      	str	r3, [r5, #0]
 8008b58:	f7f9 fa4c 	bl	8001ff4 <_isatty>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_isatty_r+0x1a>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_isatty_r+0x1a>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	20000674 	.word	0x20000674

08008b6c <_lseek_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	4d07      	ldr	r5, [pc, #28]	; (8008b8c <_lseek_r+0x20>)
 8008b70:	4604      	mov	r4, r0
 8008b72:	4608      	mov	r0, r1
 8008b74:	4611      	mov	r1, r2
 8008b76:	2200      	movs	r2, #0
 8008b78:	602a      	str	r2, [r5, #0]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	f7f9 fa91 	bl	80020a2 <_lseek>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_lseek_r+0x1e>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_lseek_r+0x1e>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	20000674 	.word	0x20000674

08008b90 <__ascii_mbtowc>:
 8008b90:	b082      	sub	sp, #8
 8008b92:	b901      	cbnz	r1, 8008b96 <__ascii_mbtowc+0x6>
 8008b94:	a901      	add	r1, sp, #4
 8008b96:	b142      	cbz	r2, 8008baa <__ascii_mbtowc+0x1a>
 8008b98:	b14b      	cbz	r3, 8008bae <__ascii_mbtowc+0x1e>
 8008b9a:	7813      	ldrb	r3, [r2, #0]
 8008b9c:	600b      	str	r3, [r1, #0]
 8008b9e:	7812      	ldrb	r2, [r2, #0]
 8008ba0:	1e10      	subs	r0, r2, #0
 8008ba2:	bf18      	it	ne
 8008ba4:	2001      	movne	r0, #1
 8008ba6:	b002      	add	sp, #8
 8008ba8:	4770      	bx	lr
 8008baa:	4610      	mov	r0, r2
 8008bac:	e7fb      	b.n	8008ba6 <__ascii_mbtowc+0x16>
 8008bae:	f06f 0001 	mvn.w	r0, #1
 8008bb2:	e7f8      	b.n	8008ba6 <__ascii_mbtowc+0x16>

08008bb4 <__malloc_lock>:
 8008bb4:	4801      	ldr	r0, [pc, #4]	; (8008bbc <__malloc_lock+0x8>)
 8008bb6:	f7ff ba1a 	b.w	8007fee <__retarget_lock_acquire_recursive>
 8008bba:	bf00      	nop
 8008bbc:	20000668 	.word	0x20000668

08008bc0 <__malloc_unlock>:
 8008bc0:	4801      	ldr	r0, [pc, #4]	; (8008bc8 <__malloc_unlock+0x8>)
 8008bc2:	f7ff ba15 	b.w	8007ff0 <__retarget_lock_release_recursive>
 8008bc6:	bf00      	nop
 8008bc8:	20000668 	.word	0x20000668

08008bcc <__sfputc_r>:
 8008bcc:	6893      	ldr	r3, [r2, #8]
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	b410      	push	{r4}
 8008bd4:	6093      	str	r3, [r2, #8]
 8008bd6:	da08      	bge.n	8008bea <__sfputc_r+0x1e>
 8008bd8:	6994      	ldr	r4, [r2, #24]
 8008bda:	42a3      	cmp	r3, r4
 8008bdc:	db01      	blt.n	8008be2 <__sfputc_r+0x16>
 8008bde:	290a      	cmp	r1, #10
 8008be0:	d103      	bne.n	8008bea <__sfputc_r+0x1e>
 8008be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be6:	f000 b95d 	b.w	8008ea4 <__swbuf_r>
 8008bea:	6813      	ldr	r3, [r2, #0]
 8008bec:	1c58      	adds	r0, r3, #1
 8008bee:	6010      	str	r0, [r2, #0]
 8008bf0:	7019      	strb	r1, [r3, #0]
 8008bf2:	4608      	mov	r0, r1
 8008bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <__sfputs_r>:
 8008bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	460f      	mov	r7, r1
 8008c00:	4614      	mov	r4, r2
 8008c02:	18d5      	adds	r5, r2, r3
 8008c04:	42ac      	cmp	r4, r5
 8008c06:	d101      	bne.n	8008c0c <__sfputs_r+0x12>
 8008c08:	2000      	movs	r0, #0
 8008c0a:	e007      	b.n	8008c1c <__sfputs_r+0x22>
 8008c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c10:	463a      	mov	r2, r7
 8008c12:	4630      	mov	r0, r6
 8008c14:	f7ff ffda 	bl	8008bcc <__sfputc_r>
 8008c18:	1c43      	adds	r3, r0, #1
 8008c1a:	d1f3      	bne.n	8008c04 <__sfputs_r+0xa>
 8008c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c20 <_vfiprintf_r>:
 8008c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c24:	460d      	mov	r5, r1
 8008c26:	b09d      	sub	sp, #116	; 0x74
 8008c28:	4614      	mov	r4, r2
 8008c2a:	4698      	mov	r8, r3
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	b118      	cbz	r0, 8008c38 <_vfiprintf_r+0x18>
 8008c30:	6983      	ldr	r3, [r0, #24]
 8008c32:	b90b      	cbnz	r3, 8008c38 <_vfiprintf_r+0x18>
 8008c34:	f7ff f938 	bl	8007ea8 <__sinit>
 8008c38:	4b89      	ldr	r3, [pc, #548]	; (8008e60 <_vfiprintf_r+0x240>)
 8008c3a:	429d      	cmp	r5, r3
 8008c3c:	d11b      	bne.n	8008c76 <_vfiprintf_r+0x56>
 8008c3e:	6875      	ldr	r5, [r6, #4]
 8008c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c42:	07d9      	lsls	r1, r3, #31
 8008c44:	d405      	bmi.n	8008c52 <_vfiprintf_r+0x32>
 8008c46:	89ab      	ldrh	r3, [r5, #12]
 8008c48:	059a      	lsls	r2, r3, #22
 8008c4a:	d402      	bmi.n	8008c52 <_vfiprintf_r+0x32>
 8008c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c4e:	f7ff f9ce 	bl	8007fee <__retarget_lock_acquire_recursive>
 8008c52:	89ab      	ldrh	r3, [r5, #12]
 8008c54:	071b      	lsls	r3, r3, #28
 8008c56:	d501      	bpl.n	8008c5c <_vfiprintf_r+0x3c>
 8008c58:	692b      	ldr	r3, [r5, #16]
 8008c5a:	b9eb      	cbnz	r3, 8008c98 <_vfiprintf_r+0x78>
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	4630      	mov	r0, r6
 8008c60:	f000 f980 	bl	8008f64 <__swsetup_r>
 8008c64:	b1c0      	cbz	r0, 8008c98 <_vfiprintf_r+0x78>
 8008c66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c68:	07dc      	lsls	r4, r3, #31
 8008c6a:	d50e      	bpl.n	8008c8a <_vfiprintf_r+0x6a>
 8008c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c70:	b01d      	add	sp, #116	; 0x74
 8008c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c76:	4b7b      	ldr	r3, [pc, #492]	; (8008e64 <_vfiprintf_r+0x244>)
 8008c78:	429d      	cmp	r5, r3
 8008c7a:	d101      	bne.n	8008c80 <_vfiprintf_r+0x60>
 8008c7c:	68b5      	ldr	r5, [r6, #8]
 8008c7e:	e7df      	b.n	8008c40 <_vfiprintf_r+0x20>
 8008c80:	4b79      	ldr	r3, [pc, #484]	; (8008e68 <_vfiprintf_r+0x248>)
 8008c82:	429d      	cmp	r5, r3
 8008c84:	bf08      	it	eq
 8008c86:	68f5      	ldreq	r5, [r6, #12]
 8008c88:	e7da      	b.n	8008c40 <_vfiprintf_r+0x20>
 8008c8a:	89ab      	ldrh	r3, [r5, #12]
 8008c8c:	0598      	lsls	r0, r3, #22
 8008c8e:	d4ed      	bmi.n	8008c6c <_vfiprintf_r+0x4c>
 8008c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c92:	f7ff f9ad 	bl	8007ff0 <__retarget_lock_release_recursive>
 8008c96:	e7e9      	b.n	8008c6c <_vfiprintf_r+0x4c>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c9c:	2320      	movs	r3, #32
 8008c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ca6:	2330      	movs	r3, #48	; 0x30
 8008ca8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e6c <_vfiprintf_r+0x24c>
 8008cac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cb0:	f04f 0901 	mov.w	r9, #1
 8008cb4:	4623      	mov	r3, r4
 8008cb6:	469a      	mov	sl, r3
 8008cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cbc:	b10a      	cbz	r2, 8008cc2 <_vfiprintf_r+0xa2>
 8008cbe:	2a25      	cmp	r2, #37	; 0x25
 8008cc0:	d1f9      	bne.n	8008cb6 <_vfiprintf_r+0x96>
 8008cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc6:	d00b      	beq.n	8008ce0 <_vfiprintf_r+0xc0>
 8008cc8:	465b      	mov	r3, fp
 8008cca:	4622      	mov	r2, r4
 8008ccc:	4629      	mov	r1, r5
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f7ff ff93 	bl	8008bfa <__sfputs_r>
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	f000 80aa 	beq.w	8008e2e <_vfiprintf_r+0x20e>
 8008cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cdc:	445a      	add	r2, fp
 8008cde:	9209      	str	r2, [sp, #36]	; 0x24
 8008ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 80a2 	beq.w	8008e2e <_vfiprintf_r+0x20e>
 8008cea:	2300      	movs	r3, #0
 8008cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf4:	f10a 0a01 	add.w	sl, sl, #1
 8008cf8:	9304      	str	r3, [sp, #16]
 8008cfa:	9307      	str	r3, [sp, #28]
 8008cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d00:	931a      	str	r3, [sp, #104]	; 0x68
 8008d02:	4654      	mov	r4, sl
 8008d04:	2205      	movs	r2, #5
 8008d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d0a:	4858      	ldr	r0, [pc, #352]	; (8008e6c <_vfiprintf_r+0x24c>)
 8008d0c:	f7f7 faa0 	bl	8000250 <memchr>
 8008d10:	9a04      	ldr	r2, [sp, #16]
 8008d12:	b9d8      	cbnz	r0, 8008d4c <_vfiprintf_r+0x12c>
 8008d14:	06d1      	lsls	r1, r2, #27
 8008d16:	bf44      	itt	mi
 8008d18:	2320      	movmi	r3, #32
 8008d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d1e:	0713      	lsls	r3, r2, #28
 8008d20:	bf44      	itt	mi
 8008d22:	232b      	movmi	r3, #43	; 0x2b
 8008d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d28:	f89a 3000 	ldrb.w	r3, [sl]
 8008d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d2e:	d015      	beq.n	8008d5c <_vfiprintf_r+0x13c>
 8008d30:	9a07      	ldr	r2, [sp, #28]
 8008d32:	4654      	mov	r4, sl
 8008d34:	2000      	movs	r0, #0
 8008d36:	f04f 0c0a 	mov.w	ip, #10
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d40:	3b30      	subs	r3, #48	; 0x30
 8008d42:	2b09      	cmp	r3, #9
 8008d44:	d94e      	bls.n	8008de4 <_vfiprintf_r+0x1c4>
 8008d46:	b1b0      	cbz	r0, 8008d76 <_vfiprintf_r+0x156>
 8008d48:	9207      	str	r2, [sp, #28]
 8008d4a:	e014      	b.n	8008d76 <_vfiprintf_r+0x156>
 8008d4c:	eba0 0308 	sub.w	r3, r0, r8
 8008d50:	fa09 f303 	lsl.w	r3, r9, r3
 8008d54:	4313      	orrs	r3, r2
 8008d56:	9304      	str	r3, [sp, #16]
 8008d58:	46a2      	mov	sl, r4
 8008d5a:	e7d2      	b.n	8008d02 <_vfiprintf_r+0xe2>
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	1d19      	adds	r1, r3, #4
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	9103      	str	r1, [sp, #12]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bfbb      	ittet	lt
 8008d68:	425b      	neglt	r3, r3
 8008d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8008d6e:	9307      	strge	r3, [sp, #28]
 8008d70:	9307      	strlt	r3, [sp, #28]
 8008d72:	bfb8      	it	lt
 8008d74:	9204      	strlt	r2, [sp, #16]
 8008d76:	7823      	ldrb	r3, [r4, #0]
 8008d78:	2b2e      	cmp	r3, #46	; 0x2e
 8008d7a:	d10c      	bne.n	8008d96 <_vfiprintf_r+0x176>
 8008d7c:	7863      	ldrb	r3, [r4, #1]
 8008d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8008d80:	d135      	bne.n	8008dee <_vfiprintf_r+0x1ce>
 8008d82:	9b03      	ldr	r3, [sp, #12]
 8008d84:	1d1a      	adds	r2, r3, #4
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	9203      	str	r2, [sp, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	bfb8      	it	lt
 8008d8e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008d92:	3402      	adds	r4, #2
 8008d94:	9305      	str	r3, [sp, #20]
 8008d96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e7c <_vfiprintf_r+0x25c>
 8008d9a:	7821      	ldrb	r1, [r4, #0]
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	4650      	mov	r0, sl
 8008da0:	f7f7 fa56 	bl	8000250 <memchr>
 8008da4:	b140      	cbz	r0, 8008db8 <_vfiprintf_r+0x198>
 8008da6:	2340      	movs	r3, #64	; 0x40
 8008da8:	eba0 000a 	sub.w	r0, r0, sl
 8008dac:	fa03 f000 	lsl.w	r0, r3, r0
 8008db0:	9b04      	ldr	r3, [sp, #16]
 8008db2:	4303      	orrs	r3, r0
 8008db4:	3401      	adds	r4, #1
 8008db6:	9304      	str	r3, [sp, #16]
 8008db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dbc:	482c      	ldr	r0, [pc, #176]	; (8008e70 <_vfiprintf_r+0x250>)
 8008dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dc2:	2206      	movs	r2, #6
 8008dc4:	f7f7 fa44 	bl	8000250 <memchr>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d03f      	beq.n	8008e4c <_vfiprintf_r+0x22c>
 8008dcc:	4b29      	ldr	r3, [pc, #164]	; (8008e74 <_vfiprintf_r+0x254>)
 8008dce:	bb1b      	cbnz	r3, 8008e18 <_vfiprintf_r+0x1f8>
 8008dd0:	9b03      	ldr	r3, [sp, #12]
 8008dd2:	3307      	adds	r3, #7
 8008dd4:	f023 0307 	bic.w	r3, r3, #7
 8008dd8:	3308      	adds	r3, #8
 8008dda:	9303      	str	r3, [sp, #12]
 8008ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dde:	443b      	add	r3, r7
 8008de0:	9309      	str	r3, [sp, #36]	; 0x24
 8008de2:	e767      	b.n	8008cb4 <_vfiprintf_r+0x94>
 8008de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008de8:	460c      	mov	r4, r1
 8008dea:	2001      	movs	r0, #1
 8008dec:	e7a5      	b.n	8008d3a <_vfiprintf_r+0x11a>
 8008dee:	2300      	movs	r3, #0
 8008df0:	3401      	adds	r4, #1
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	4619      	mov	r1, r3
 8008df6:	f04f 0c0a 	mov.w	ip, #10
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e00:	3a30      	subs	r2, #48	; 0x30
 8008e02:	2a09      	cmp	r2, #9
 8008e04:	d903      	bls.n	8008e0e <_vfiprintf_r+0x1ee>
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0c5      	beq.n	8008d96 <_vfiprintf_r+0x176>
 8008e0a:	9105      	str	r1, [sp, #20]
 8008e0c:	e7c3      	b.n	8008d96 <_vfiprintf_r+0x176>
 8008e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e12:	4604      	mov	r4, r0
 8008e14:	2301      	movs	r3, #1
 8008e16:	e7f0      	b.n	8008dfa <_vfiprintf_r+0x1da>
 8008e18:	ab03      	add	r3, sp, #12
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	462a      	mov	r2, r5
 8008e1e:	4b16      	ldr	r3, [pc, #88]	; (8008e78 <_vfiprintf_r+0x258>)
 8008e20:	a904      	add	r1, sp, #16
 8008e22:	4630      	mov	r0, r6
 8008e24:	f7fd fcb4 	bl	8006790 <_printf_float>
 8008e28:	4607      	mov	r7, r0
 8008e2a:	1c78      	adds	r0, r7, #1
 8008e2c:	d1d6      	bne.n	8008ddc <_vfiprintf_r+0x1bc>
 8008e2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e30:	07d9      	lsls	r1, r3, #31
 8008e32:	d405      	bmi.n	8008e40 <_vfiprintf_r+0x220>
 8008e34:	89ab      	ldrh	r3, [r5, #12]
 8008e36:	059a      	lsls	r2, r3, #22
 8008e38:	d402      	bmi.n	8008e40 <_vfiprintf_r+0x220>
 8008e3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e3c:	f7ff f8d8 	bl	8007ff0 <__retarget_lock_release_recursive>
 8008e40:	89ab      	ldrh	r3, [r5, #12]
 8008e42:	065b      	lsls	r3, r3, #25
 8008e44:	f53f af12 	bmi.w	8008c6c <_vfiprintf_r+0x4c>
 8008e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e4a:	e711      	b.n	8008c70 <_vfiprintf_r+0x50>
 8008e4c:	ab03      	add	r3, sp, #12
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	462a      	mov	r2, r5
 8008e52:	4b09      	ldr	r3, [pc, #36]	; (8008e78 <_vfiprintf_r+0x258>)
 8008e54:	a904      	add	r1, sp, #16
 8008e56:	4630      	mov	r0, r6
 8008e58:	f7fd ff26 	bl	8006ca8 <_printf_i>
 8008e5c:	e7e4      	b.n	8008e28 <_vfiprintf_r+0x208>
 8008e5e:	bf00      	nop
 8008e60:	08009374 	.word	0x08009374
 8008e64:	08009394 	.word	0x08009394
 8008e68:	08009354 	.word	0x08009354
 8008e6c:	08009552 	.word	0x08009552
 8008e70:	0800955c 	.word	0x0800955c
 8008e74:	08006791 	.word	0x08006791
 8008e78:	08008bfb 	.word	0x08008bfb
 8008e7c:	08009558 	.word	0x08009558

08008e80 <_read_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4d07      	ldr	r5, [pc, #28]	; (8008ea0 <_read_r+0x20>)
 8008e84:	4604      	mov	r4, r0
 8008e86:	4608      	mov	r0, r1
 8008e88:	4611      	mov	r1, r2
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	602a      	str	r2, [r5, #0]
 8008e8e:	461a      	mov	r2, r3
 8008e90:	f7f9 f918 	bl	80020c4 <_read>
 8008e94:	1c43      	adds	r3, r0, #1
 8008e96:	d102      	bne.n	8008e9e <_read_r+0x1e>
 8008e98:	682b      	ldr	r3, [r5, #0]
 8008e9a:	b103      	cbz	r3, 8008e9e <_read_r+0x1e>
 8008e9c:	6023      	str	r3, [r4, #0]
 8008e9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ea0:	20000674 	.word	0x20000674

08008ea4 <__swbuf_r>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	460e      	mov	r6, r1
 8008ea8:	4614      	mov	r4, r2
 8008eaa:	4605      	mov	r5, r0
 8008eac:	b118      	cbz	r0, 8008eb6 <__swbuf_r+0x12>
 8008eae:	6983      	ldr	r3, [r0, #24]
 8008eb0:	b90b      	cbnz	r3, 8008eb6 <__swbuf_r+0x12>
 8008eb2:	f7fe fff9 	bl	8007ea8 <__sinit>
 8008eb6:	4b21      	ldr	r3, [pc, #132]	; (8008f3c <__swbuf_r+0x98>)
 8008eb8:	429c      	cmp	r4, r3
 8008eba:	d12b      	bne.n	8008f14 <__swbuf_r+0x70>
 8008ebc:	686c      	ldr	r4, [r5, #4]
 8008ebe:	69a3      	ldr	r3, [r4, #24]
 8008ec0:	60a3      	str	r3, [r4, #8]
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	071a      	lsls	r2, r3, #28
 8008ec6:	d52f      	bpl.n	8008f28 <__swbuf_r+0x84>
 8008ec8:	6923      	ldr	r3, [r4, #16]
 8008eca:	b36b      	cbz	r3, 8008f28 <__swbuf_r+0x84>
 8008ecc:	6923      	ldr	r3, [r4, #16]
 8008ece:	6820      	ldr	r0, [r4, #0]
 8008ed0:	1ac0      	subs	r0, r0, r3
 8008ed2:	6963      	ldr	r3, [r4, #20]
 8008ed4:	b2f6      	uxtb	r6, r6
 8008ed6:	4283      	cmp	r3, r0
 8008ed8:	4637      	mov	r7, r6
 8008eda:	dc04      	bgt.n	8008ee6 <__swbuf_r+0x42>
 8008edc:	4621      	mov	r1, r4
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f7fe ff4e 	bl	8007d80 <_fflush_r>
 8008ee4:	bb30      	cbnz	r0, 8008f34 <__swbuf_r+0x90>
 8008ee6:	68a3      	ldr	r3, [r4, #8]
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	60a3      	str	r3, [r4, #8]
 8008eec:	6823      	ldr	r3, [r4, #0]
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	6022      	str	r2, [r4, #0]
 8008ef2:	701e      	strb	r6, [r3, #0]
 8008ef4:	6963      	ldr	r3, [r4, #20]
 8008ef6:	3001      	adds	r0, #1
 8008ef8:	4283      	cmp	r3, r0
 8008efa:	d004      	beq.n	8008f06 <__swbuf_r+0x62>
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	07db      	lsls	r3, r3, #31
 8008f00:	d506      	bpl.n	8008f10 <__swbuf_r+0x6c>
 8008f02:	2e0a      	cmp	r6, #10
 8008f04:	d104      	bne.n	8008f10 <__swbuf_r+0x6c>
 8008f06:	4621      	mov	r1, r4
 8008f08:	4628      	mov	r0, r5
 8008f0a:	f7fe ff39 	bl	8007d80 <_fflush_r>
 8008f0e:	b988      	cbnz	r0, 8008f34 <__swbuf_r+0x90>
 8008f10:	4638      	mov	r0, r7
 8008f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f14:	4b0a      	ldr	r3, [pc, #40]	; (8008f40 <__swbuf_r+0x9c>)
 8008f16:	429c      	cmp	r4, r3
 8008f18:	d101      	bne.n	8008f1e <__swbuf_r+0x7a>
 8008f1a:	68ac      	ldr	r4, [r5, #8]
 8008f1c:	e7cf      	b.n	8008ebe <__swbuf_r+0x1a>
 8008f1e:	4b09      	ldr	r3, [pc, #36]	; (8008f44 <__swbuf_r+0xa0>)
 8008f20:	429c      	cmp	r4, r3
 8008f22:	bf08      	it	eq
 8008f24:	68ec      	ldreq	r4, [r5, #12]
 8008f26:	e7ca      	b.n	8008ebe <__swbuf_r+0x1a>
 8008f28:	4621      	mov	r1, r4
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	f000 f81a 	bl	8008f64 <__swsetup_r>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	d0cb      	beq.n	8008ecc <__swbuf_r+0x28>
 8008f34:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008f38:	e7ea      	b.n	8008f10 <__swbuf_r+0x6c>
 8008f3a:	bf00      	nop
 8008f3c:	08009374 	.word	0x08009374
 8008f40:	08009394 	.word	0x08009394
 8008f44:	08009354 	.word	0x08009354

08008f48 <__ascii_wctomb>:
 8008f48:	b149      	cbz	r1, 8008f5e <__ascii_wctomb+0x16>
 8008f4a:	2aff      	cmp	r2, #255	; 0xff
 8008f4c:	bf85      	ittet	hi
 8008f4e:	238a      	movhi	r3, #138	; 0x8a
 8008f50:	6003      	strhi	r3, [r0, #0]
 8008f52:	700a      	strbls	r2, [r1, #0]
 8008f54:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008f58:	bf98      	it	ls
 8008f5a:	2001      	movls	r0, #1
 8008f5c:	4770      	bx	lr
 8008f5e:	4608      	mov	r0, r1
 8008f60:	4770      	bx	lr
	...

08008f64 <__swsetup_r>:
 8008f64:	4b32      	ldr	r3, [pc, #200]	; (8009030 <__swsetup_r+0xcc>)
 8008f66:	b570      	push	{r4, r5, r6, lr}
 8008f68:	681d      	ldr	r5, [r3, #0]
 8008f6a:	4606      	mov	r6, r0
 8008f6c:	460c      	mov	r4, r1
 8008f6e:	b125      	cbz	r5, 8008f7a <__swsetup_r+0x16>
 8008f70:	69ab      	ldr	r3, [r5, #24]
 8008f72:	b913      	cbnz	r3, 8008f7a <__swsetup_r+0x16>
 8008f74:	4628      	mov	r0, r5
 8008f76:	f7fe ff97 	bl	8007ea8 <__sinit>
 8008f7a:	4b2e      	ldr	r3, [pc, #184]	; (8009034 <__swsetup_r+0xd0>)
 8008f7c:	429c      	cmp	r4, r3
 8008f7e:	d10f      	bne.n	8008fa0 <__swsetup_r+0x3c>
 8008f80:	686c      	ldr	r4, [r5, #4]
 8008f82:	89a3      	ldrh	r3, [r4, #12]
 8008f84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f88:	0719      	lsls	r1, r3, #28
 8008f8a:	d42c      	bmi.n	8008fe6 <__swsetup_r+0x82>
 8008f8c:	06dd      	lsls	r5, r3, #27
 8008f8e:	d411      	bmi.n	8008fb4 <__swsetup_r+0x50>
 8008f90:	2309      	movs	r3, #9
 8008f92:	6033      	str	r3, [r6, #0]
 8008f94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f98:	81a3      	strh	r3, [r4, #12]
 8008f9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f9e:	e03e      	b.n	800901e <__swsetup_r+0xba>
 8008fa0:	4b25      	ldr	r3, [pc, #148]	; (8009038 <__swsetup_r+0xd4>)
 8008fa2:	429c      	cmp	r4, r3
 8008fa4:	d101      	bne.n	8008faa <__swsetup_r+0x46>
 8008fa6:	68ac      	ldr	r4, [r5, #8]
 8008fa8:	e7eb      	b.n	8008f82 <__swsetup_r+0x1e>
 8008faa:	4b24      	ldr	r3, [pc, #144]	; (800903c <__swsetup_r+0xd8>)
 8008fac:	429c      	cmp	r4, r3
 8008fae:	bf08      	it	eq
 8008fb0:	68ec      	ldreq	r4, [r5, #12]
 8008fb2:	e7e6      	b.n	8008f82 <__swsetup_r+0x1e>
 8008fb4:	0758      	lsls	r0, r3, #29
 8008fb6:	d512      	bpl.n	8008fde <__swsetup_r+0x7a>
 8008fb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fba:	b141      	cbz	r1, 8008fce <__swsetup_r+0x6a>
 8008fbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fc0:	4299      	cmp	r1, r3
 8008fc2:	d002      	beq.n	8008fca <__swsetup_r+0x66>
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	f7ff fc29 	bl	800881c <_free_r>
 8008fca:	2300      	movs	r3, #0
 8008fcc:	6363      	str	r3, [r4, #52]	; 0x34
 8008fce:	89a3      	ldrh	r3, [r4, #12]
 8008fd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fd4:	81a3      	strh	r3, [r4, #12]
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	6063      	str	r3, [r4, #4]
 8008fda:	6923      	ldr	r3, [r4, #16]
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	f043 0308 	orr.w	r3, r3, #8
 8008fe4:	81a3      	strh	r3, [r4, #12]
 8008fe6:	6923      	ldr	r3, [r4, #16]
 8008fe8:	b94b      	cbnz	r3, 8008ffe <__swsetup_r+0x9a>
 8008fea:	89a3      	ldrh	r3, [r4, #12]
 8008fec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ff4:	d003      	beq.n	8008ffe <__swsetup_r+0x9a>
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7ff f81f 	bl	800803c <__smakebuf_r>
 8008ffe:	89a0      	ldrh	r0, [r4, #12]
 8009000:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009004:	f010 0301 	ands.w	r3, r0, #1
 8009008:	d00a      	beq.n	8009020 <__swsetup_r+0xbc>
 800900a:	2300      	movs	r3, #0
 800900c:	60a3      	str	r3, [r4, #8]
 800900e:	6963      	ldr	r3, [r4, #20]
 8009010:	425b      	negs	r3, r3
 8009012:	61a3      	str	r3, [r4, #24]
 8009014:	6923      	ldr	r3, [r4, #16]
 8009016:	b943      	cbnz	r3, 800902a <__swsetup_r+0xc6>
 8009018:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800901c:	d1ba      	bne.n	8008f94 <__swsetup_r+0x30>
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	0781      	lsls	r1, r0, #30
 8009022:	bf58      	it	pl
 8009024:	6963      	ldrpl	r3, [r4, #20]
 8009026:	60a3      	str	r3, [r4, #8]
 8009028:	e7f4      	b.n	8009014 <__swsetup_r+0xb0>
 800902a:	2000      	movs	r0, #0
 800902c:	e7f7      	b.n	800901e <__swsetup_r+0xba>
 800902e:	bf00      	nop
 8009030:	20000178 	.word	0x20000178
 8009034:	08009374 	.word	0x08009374
 8009038:	08009394 	.word	0x08009394
 800903c:	08009354 	.word	0x08009354

08009040 <abort>:
 8009040:	b508      	push	{r3, lr}
 8009042:	2006      	movs	r0, #6
 8009044:	f000 f82c 	bl	80090a0 <raise>
 8009048:	2001      	movs	r0, #1
 800904a:	f000 f8c9 	bl	80091e0 <_exit>

0800904e <_raise_r>:
 800904e:	291f      	cmp	r1, #31
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4604      	mov	r4, r0
 8009054:	460d      	mov	r5, r1
 8009056:	d904      	bls.n	8009062 <_raise_r+0x14>
 8009058:	2316      	movs	r3, #22
 800905a:	6003      	str	r3, [r0, #0]
 800905c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009060:	bd38      	pop	{r3, r4, r5, pc}
 8009062:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009064:	b112      	cbz	r2, 800906c <_raise_r+0x1e>
 8009066:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800906a:	b94b      	cbnz	r3, 8009080 <_raise_r+0x32>
 800906c:	4620      	mov	r0, r4
 800906e:	f000 f831 	bl	80090d4 <_getpid_r>
 8009072:	462a      	mov	r2, r5
 8009074:	4601      	mov	r1, r0
 8009076:	4620      	mov	r0, r4
 8009078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800907c:	f000 b818 	b.w	80090b0 <_kill_r>
 8009080:	2b01      	cmp	r3, #1
 8009082:	d00a      	beq.n	800909a <_raise_r+0x4c>
 8009084:	1c59      	adds	r1, r3, #1
 8009086:	d103      	bne.n	8009090 <_raise_r+0x42>
 8009088:	2316      	movs	r3, #22
 800908a:	6003      	str	r3, [r0, #0]
 800908c:	2001      	movs	r0, #1
 800908e:	e7e7      	b.n	8009060 <_raise_r+0x12>
 8009090:	2400      	movs	r4, #0
 8009092:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009096:	4628      	mov	r0, r5
 8009098:	4798      	blx	r3
 800909a:	2000      	movs	r0, #0
 800909c:	e7e0      	b.n	8009060 <_raise_r+0x12>
	...

080090a0 <raise>:
 80090a0:	4b02      	ldr	r3, [pc, #8]	; (80090ac <raise+0xc>)
 80090a2:	4601      	mov	r1, r0
 80090a4:	6818      	ldr	r0, [r3, #0]
 80090a6:	f7ff bfd2 	b.w	800904e <_raise_r>
 80090aa:	bf00      	nop
 80090ac:	20000178 	.word	0x20000178

080090b0 <_kill_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4d07      	ldr	r5, [pc, #28]	; (80090d0 <_kill_r+0x20>)
 80090b4:	2300      	movs	r3, #0
 80090b6:	4604      	mov	r4, r0
 80090b8:	4608      	mov	r0, r1
 80090ba:	4611      	mov	r1, r2
 80090bc:	602b      	str	r3, [r5, #0]
 80090be:	f000 f887 	bl	80091d0 <_kill>
 80090c2:	1c43      	adds	r3, r0, #1
 80090c4:	d102      	bne.n	80090cc <_kill_r+0x1c>
 80090c6:	682b      	ldr	r3, [r5, #0]
 80090c8:	b103      	cbz	r3, 80090cc <_kill_r+0x1c>
 80090ca:	6023      	str	r3, [r4, #0]
 80090cc:	bd38      	pop	{r3, r4, r5, pc}
 80090ce:	bf00      	nop
 80090d0:	20000674 	.word	0x20000674

080090d4 <_getpid_r>:
 80090d4:	f000 b874 	b.w	80091c0 <_getpid>

080090d8 <fmaxf>:
 80090d8:	b508      	push	{r3, lr}
 80090da:	ed2d 8b02 	vpush	{d8}
 80090de:	eeb0 8a40 	vmov.f32	s16, s0
 80090e2:	eef0 8a60 	vmov.f32	s17, s1
 80090e6:	f000 f82d 	bl	8009144 <__fpclassifyf>
 80090ea:	b148      	cbz	r0, 8009100 <fmaxf+0x28>
 80090ec:	eeb0 0a68 	vmov.f32	s0, s17
 80090f0:	f000 f828 	bl	8009144 <__fpclassifyf>
 80090f4:	b130      	cbz	r0, 8009104 <fmaxf+0x2c>
 80090f6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80090fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090fe:	dc01      	bgt.n	8009104 <fmaxf+0x2c>
 8009100:	eeb0 8a68 	vmov.f32	s16, s17
 8009104:	eeb0 0a48 	vmov.f32	s0, s16
 8009108:	ecbd 8b02 	vpop	{d8}
 800910c:	bd08      	pop	{r3, pc}

0800910e <fminf>:
 800910e:	b508      	push	{r3, lr}
 8009110:	ed2d 8b02 	vpush	{d8}
 8009114:	eeb0 8a40 	vmov.f32	s16, s0
 8009118:	eef0 8a60 	vmov.f32	s17, s1
 800911c:	f000 f812 	bl	8009144 <__fpclassifyf>
 8009120:	b148      	cbz	r0, 8009136 <fminf+0x28>
 8009122:	eeb0 0a68 	vmov.f32	s0, s17
 8009126:	f000 f80d 	bl	8009144 <__fpclassifyf>
 800912a:	b130      	cbz	r0, 800913a <fminf+0x2c>
 800912c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009134:	d401      	bmi.n	800913a <fminf+0x2c>
 8009136:	eeb0 8a68 	vmov.f32	s16, s17
 800913a:	eeb0 0a48 	vmov.f32	s0, s16
 800913e:	ecbd 8b02 	vpop	{d8}
 8009142:	bd08      	pop	{r3, pc}

08009144 <__fpclassifyf>:
 8009144:	ee10 3a10 	vmov	r3, s0
 8009148:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800914c:	d00d      	beq.n	800916a <__fpclassifyf+0x26>
 800914e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8009152:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009156:	d30a      	bcc.n	800916e <__fpclassifyf+0x2a>
 8009158:	4b07      	ldr	r3, [pc, #28]	; (8009178 <__fpclassifyf+0x34>)
 800915a:	1e42      	subs	r2, r0, #1
 800915c:	429a      	cmp	r2, r3
 800915e:	d908      	bls.n	8009172 <__fpclassifyf+0x2e>
 8009160:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8009164:	4258      	negs	r0, r3
 8009166:	4158      	adcs	r0, r3
 8009168:	4770      	bx	lr
 800916a:	2002      	movs	r0, #2
 800916c:	4770      	bx	lr
 800916e:	2004      	movs	r0, #4
 8009170:	4770      	bx	lr
 8009172:	2003      	movs	r0, #3
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	007ffffe 	.word	0x007ffffe

0800917c <sqrtf>:
 800917c:	b508      	push	{r3, lr}
 800917e:	ed2d 8b02 	vpush	{d8}
 8009182:	eeb0 8a40 	vmov.f32	s16, s0
 8009186:	f000 f817 	bl	80091b8 <__ieee754_sqrtf>
 800918a:	eeb4 8a48 	vcmp.f32	s16, s16
 800918e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009192:	d60c      	bvs.n	80091ae <sqrtf+0x32>
 8009194:	eddf 8a07 	vldr	s17, [pc, #28]	; 80091b4 <sqrtf+0x38>
 8009198:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800919c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a0:	d505      	bpl.n	80091ae <sqrtf+0x32>
 80091a2:	f7fd fa33 	bl	800660c <__errno>
 80091a6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80091aa:	2321      	movs	r3, #33	; 0x21
 80091ac:	6003      	str	r3, [r0, #0]
 80091ae:	ecbd 8b02 	vpop	{d8}
 80091b2:	bd08      	pop	{r3, pc}
 80091b4:	00000000 	.word	0x00000000

080091b8 <__ieee754_sqrtf>:
 80091b8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80091bc:	4770      	bx	lr
	...

080091c0 <_getpid>:
 80091c0:	4b02      	ldr	r3, [pc, #8]	; (80091cc <_getpid+0xc>)
 80091c2:	2258      	movs	r2, #88	; 0x58
 80091c4:	601a      	str	r2, [r3, #0]
 80091c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091ca:	4770      	bx	lr
 80091cc:	20000674 	.word	0x20000674

080091d0 <_kill>:
 80091d0:	4b02      	ldr	r3, [pc, #8]	; (80091dc <_kill+0xc>)
 80091d2:	2258      	movs	r2, #88	; 0x58
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091da:	4770      	bx	lr
 80091dc:	20000674 	.word	0x20000674

080091e0 <_exit>:
 80091e0:	e7fe      	b.n	80091e0 <_exit>
	...

080091e4 <_init>:
 80091e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e6:	bf00      	nop
 80091e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ea:	bc08      	pop	{r3}
 80091ec:	469e      	mov	lr, r3
 80091ee:	4770      	bx	lr

080091f0 <_fini>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr
