US	US	PRP	0
20070002229	20070002229	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11319360	11319360	CD	0
20051229	20051229	CD	0
11	11	CD	0
KR	KR	CD	B-NP
10-2005-0058916	10-2005-0058916	CD	0
20050630	20050630	CD	0
20060101	20060101	CD	0
A	A	DT	0
G	G	NNP	0
02	02	CD	0
F	F	NN	0
1	1	CD	0
1335	1335	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
349117000	349117000	CD	0
Liquid	Liquid	NN	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
and	and	CC	0
fabrication	fabrication	NN	B-NP
method	method	NN	I-NP
thereof	thereof	VBD	0
Lee	Lee	NNP	0
Kew	Kew	NNP	0
Seung	Seung	NNPS	0
Seoul	Seoul	NNP	B-NP
KR	KR	NNPS	I-NP
Gyeongsangbuk-do	Gyeongsangbuk-do	UH	B-NP
KR	KR	UH	I-NP
901	901	CD	0
15TH	15TH	CD	0
STREET	STREET	NNP	0
N.W.	N.W.	NNP	0
SUITE	SUITE	NNP	0
900	900	CD	0
WASHINGTON	WASHINGTON	NNP	B-NP
DC	DC	NNP	I-NP
20005	20005	CD	0
US	US	NNP	0
Seoul	Seoul	NNP	B-NP
KR	KR	NNPS	I-NP
A	A	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
having	having	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
arranged	arranged	VBD	0
vertically	vertically	RB	0
and	and	CC	0
horizontally	horizontally	RB	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
claims	claims	VBZ	0
the	the	DT	0
benefit	benefit	NN	0
of	of	IN	0
Korean	Korean	NNP	0
Patent	Patent	NNP	0
Application	Application	NNP	0
No.	No.	NNP	0
58916	58916	CD	0
/	/	CD	0
2005	2005	CD	0
filed	filed	VBN	0
in	in	IN	0
Korea	Korea	NNP	B-NP
on	on	IN	0
Jun.	Jun.	CD	0
30	30	CD	0
,	,	,	0
2005	2005	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
hereby	hereby	VBN	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
in	in	IN	0
its	its	PRP$	0
entirety	entirety	NN	0
.	.	.	0
1	1	LS	0
.	.	.	0
Field	Field	NN	0
of	of	IN	0
the	the	DT	0
Invention	Invention	NNPS	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
(	(	-LRB-	0
LCD	LCD	NNP	B-NP
)	)	-RRB-	0
device	device	NN	0
and	and	CC	0
,	,	,	0
more	more	RBR	0
particularly	particularly	RB	0
,	,	,	0
to	to	TO	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
and	and	CC	0
a	a	DT	0
fabrication	fabrication	NN	B-NP
method	method	NN	I-NP
thereof	thereof	NN	0
.	.	.	0
Although	Although	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
suitable	suitable	VBN	0
for	for	IN	0
a	a	DT	0
wide	wide	JJ	0
scope	scope	NN	0
of	of	IN	0
application	application	NN	B-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
particularly	particularly	RB	0
suitable	suitable	JJ	0
for	for	IN	0
improving	improving	VBG	0
a	a	DT	0
residual	residual	JJ	B-NP
image	image	NN	I-NP
level	level	NN	I-NP
of	of	IN	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
.	.	.	0
2	2	LS	0
.	.	.	0
Description	Description	NN	0
of	of	IN	0
the	the	DT	0
Related	Related	NNP	0
Art	Art	NNP	0
In	In	IN	0
general	general	JJ	0
,	,	,	0
the	the	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
is	is	VBZ	0
a	a	DT	0
display	display	NN	B-NP
device	device	NN	I-NP
in	in	IN	0
which	which	WDT	0
data	data	NNS	0
signals	signals	VBZ	0
corresponding	corresponding	JJ	0
to	to	TO	0
image	image	NN	B-NP
information	information	NN	I-NP
is	is	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
a	a	DT	0
pixel	pixel	NN	B-NP
matrix	matrix	NN	I-NP
.	.	.	0
The	The	DT	0
data	data	NN	0
signals	signals	NNS	0
control	control	VBP	0
pixel	pixel	NN	B-NP
optical	optical	JJ	I-NP
transmittance	transmittance	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
display	display	VB	0
images	images	NNS	0
.	.	.	0
The	The	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
arranged	arranged	VBN	0
in	in	IN	0
a	a	DT	0
matrix	matrix	NN	B-NP
and	and	CC	0
a	a	DT	0
driving	driving	NN	B-NP
part	part	NN	I-NP
for	for	IN	0
driving	driving	VBG	0
the	the	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
The	The	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
includes	includes	VBZ	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NN	0
on	on	IN	0
which	which	WDT	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
TFT	TFT	NNP	B-NP
)	)	-RRB-	0
array	array	NN	0
is	is	VBZ	0
formed	formed	VBN	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
on	on	IN	0
which	which	WDT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
.	.	.	0
The	The	DT	0
TFT	TFT	NNP	B-NP
array	array	NN	I-NP
substrate	substrate	NN	I-NP
and	and	CC	0
the	the	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
array	array	NN	I-NP
substrate	substrate	NN	I-NP
are	are	VBP	0
attached	attached	VBN	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
with	with	IN	0
a	a	DT	0
uniform	uniform	JJ	0
cell	cell	NN	0
gap	gap	NN	0
maintained	maintained	VBD	0
therebetween	therebetween	VBN	0
with	with	IN	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
layer	layer	NN	I-NP
positioned	positioned	VBN	0
within	within	IN	0
the	the	DT	0
cell	cell	NN	0
gap	gap	NN	0
.	.	.	0
The	The	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
the	the	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
are	are	VBP	0
attached	attached	VBN	0
by	by	IN	0
a	a	DT	0
seal	seal	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
along	along	IN	0
an	an	DT	0
outer	outer	JJ	0
edge	edge	NN	0
of	of	IN	0
a	a	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
.	.	.	0
alignment	alignment	NN	B-NP
film	film	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
on	on	IN	0
surfaces	surfaces	NN	0
of	of	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
the	the	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
that	that	WDT	0
face	face	VBP	0
each	each	DT	0
other	other	JJ	0
.	.	.	0
The	The	DT	0
alignment	alignment	JJ	B-NP
film	film	NN	I-NP
are	are	VBP	0
rubbed	rubbed	VBN	0
to	to	TO	0
make	make	VB	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
be	be	VB	0
arranged	arranged	VBN	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
direction	direction	NN	0
.	.	.	0
A	A	DT	0
polarization	polarization	JJ	B-NP
film	film	NN	I-NP
and	and	CC	0
a	a	DT	0
retardation	retardation	JJ	B-NP
film	film	NN	I-NP
are	are	VBP	0
provided	provided	VBN	0
on	on	IN	0
each	each	DT	0
outer	outer	JJ	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
TFT	TFT	NNP	B-NP
array	array	NN	I-NP
substrate	substrate	NN	I-NP
and	and	CC	0
the	the	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
.	.	.	0
By	By	IN	0
selectively	selectively	RB	0
constructing	constructing	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
components	components	NNS	0
,	,	,	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
can	can	MD	0
have	have	VB	0
high	high	JJ	0
luminance	luminance	NN	B-NP
and	and	CC	0
good	good	JJ	0
contrast	contrast	NN	B-NP
characteristic	characteristic	JJ	I-NP
by	by	IN	0
changing	changing	VBG	0
the	the	DT	0
direction	direction	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
refracting	refracting	VBG	0
the	the	DT	0
proceeding	proceeding	NN	B-NP
light	light	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
related	related	JJ	0
art	art	NN	B-NP
LCD	LCD	NNP	I-NP
device	device	NN	I-NP
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
the	the	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
having	having	VBG	B-NP
pixel	pixel	NN	I-NP
arranged	arranged	VBN	0
in	in	IN	0
a	a	DT	0
matrix	matrix	NN	B-NP
for	for	IN	0
displaying	displaying	VBG	0
an	an	DT	0
image	image	NN	0
,	,	,	0
a	a	DT	0
gate	gate	NN	0
pad	pad	NN	0
part	part	NN	0
31	31	CD	0
electrically	electrically	NNS	0
connected	connected	VBN	0
with	with	IN	0
the	the	DT	0
gate	gate	NN	0
lines	lines	NNS	0
16	16	CD	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
data	data	NN	0
pad	pad	NN	0
part	part	NN	0
32	32	CD	0
electrically	electrically	NNS	0
connected	connected	VBN	0
with	with	IN	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
17	17	CD	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
pad	pad	NN	0
part	part	NN	0
31	31	CD	0
and	and	CC	0
the	the	DT	0
data	data	NN	0
pad	pad	NN	0
part	part	NN	0
32	32	CD	0
are	are	VBP	0
formed	formed	VBN	0
at	at	IN	0
an	an	DT	0
edge	edge	NN	B-NP
portion	portion	NN	I-NP
of	of	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
10	10	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
not	not	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
a	a	DT	0
color	color	NN	0
filter	filter	VBD	0
substrate	substrate	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
pad	pad	NN	0
part	part	NN	0
31	31	CD	0
supplies	supplies	NNS	0
a	a	DT	0
scan	scan	JJ	0
signal	signal	NN	0
from	from	IN	0
the	the	DT	0
gate	gate	NN	0
driving	driving	VBG	B-NP
unit	unit	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
lines	lines	NNS	0
16	16	CD	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
data	data	NN	0
pad	pad	NN	0
part	part	NN	0
32	32	CD	0
supplies	supplies	NNS	0
image	image	NN	B-NP
information	information	NN	I-NP
from	from	IN	0
the	the	DT	0
data	data	NNS	0
driving	driving	VBG	B-NP
unit	unit	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
to	to	TO	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
17	17	CD	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
.	.	.	0
The	The	DT	0
data	data	NN	0
lines	lines	NNS	0
17	17	CD	0
and	and	CC	0
the	the	DT	0
gate	gate	NN	0
lines	lines	NNS	0
16	16	CD	0
are	are	VBP	0
arranged	arranged	VBN	0
to	to	TO	0
cross	cross	VB	0
each	each	DT	0
other	other	JJ	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
10	10	CD	0
to	to	TO	0
define	define	VB	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
.	.	.	0
A	A	DT	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
and	and	CC	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
defined	defined	VBN	0
by	by	IN	0
the	the	DT	0
data	data	NN	0
lines	lines	NNS	0
17	17	CD	0
and	and	CC	0
the	the	DT	0
gate	gate	NN	0
lines	lines	NNS	0
.	.	.	0
Although	Although	IN	0
not	not	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
color	color	NN	B-NP
filter	filter	NN	I-NP
for	for	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
pixel	pixel	NN	B-NP
are	are	VBP	0
separated	separated	VBN	0
by	by	IN	0
a	a	DT	0
black	black	JJ	0
matrix	matrix	NN	B-NP
.	.	.	0
Further	Further	RB	0
,	,	,	0
a	a	DT	0
common	common	JJ	0
electrode	electrode	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
a	a	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NNS	I-NP
counter	counter	JJ	I-NP
electrode	electrode	NNS	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
10	10	CD	0
,	,	,	0
is	is	VBZ	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
color	color	NN	0
filter	filter	VBD	0
substrate	substrate	CD	0
5	5	CD	0
.	.	.	0
A	A	DT	0
certain	certain	JJ	0
cell	cell	NN	0
gap	gap	NN	0
is	is	VBZ	0
maintained	maintained	VBN	0
between	between	IN	0
the	the	DT	0
color	color	NN	0
filter	filter	VBD	0
substrate	substrate	CD	0
10	10	CD	0
and	and	CC	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
5	5	CD	0
by	by	IN	0
spacer	spacer	NN	B-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
the	the	DT	0
color	color	NN	0
filter	filter	VBD	0
substrate	substrate	CD	0
10	10	CD	0
and	and	CC	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
5	5	CD	0
are	are	VBP	0
attached	attached	VBN	0
by	by	IN	0
a	a	DT	0
seal	seal	NN	B-NP
pattern	pattern	NN	I-NP
50	50	CD	0
formed	formed	VBN	0
along	along	IN	0
an	an	DT	0
outer	outer	JJ	0
edge	edge	NN	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
35	35	CD	0
.	.	.	0
In	In	IN	0
such	such	PDT	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
in	in	IN	0
general	general	JJ	0
,	,	,	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
(	(	-LRB-	0
Cgd	Cgd	NNP	B-NP
)	)	-RRB-	0
is	is	VBZ	0
generated	generated	VBN	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NNS	0
and	and	CC	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
overlap	overlap	NN	I-NP
and	and	CC	0
/	/	NNP	0
or	or	CC	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NNS	0
and	and	CC	0
the	the	DT	0
tft	tft	NN	B-NP
overlap	overlap	NN	I-NP
drain	drain	NN	I-NP
electrode	electrode	NN	I-NP
.	.	.	0
This	This	DT	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
causes	causes	VBZ	0
a	a	DT	0
change	change	NN	0
in	in	IN	0
a	a	DT	0
voltage	voltage	NN	0
by	by	IN	0
an	an	DT	0
amount	amount	NN	0
equaling	equaling	VBG	B-NP
Vp	Vp	NNP	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
level	level	NN	B-NP
shift	shift	NN	I-NP
voltage	voltage	NN	I-NP
or	or	CC	0
a	a	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
The	The	DT	0
capacity	capacity	NN	0
of	of	IN	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
to	to	TO	0
maintain	maintain	VB	0
proper	proper	JJ	0
orientation	orientation	JJ	0
degrade	degrade	NN	0
when	when	WRB	0
a	a	DT	0
DC	DC	NNP	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
across	across	IN	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
in	in	IN	0
one	one	CD	0
direction	direction	NN	0
for	for	IN	0
a	a	DT	0
long	long	JJ	0
time	time	NN	0
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
when	when	WRB	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
is	is	VBZ	0
driven	driven	VBN	0
,	,	,	0
the	the	DT	0
polarity	polarity	NN	0
of	of	IN	0
an	an	DT	0
applied	applied	JJ	0
voltage	voltage	NN	0
must	must	MD	0
be	be	VB	0
periodically	periodically	RB	0
changed	changed	VBN	0
.	.	.	0
Due	Due	JJ	0
to	to	TO	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
a	a	DT	0
DC	DC	NNP	B-NP
component	component	NN	I-NP
from	from	IN	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
component	component	NN	I-NP
remains	remains	VBZ	0
that	that	WDT	0
causes	causes	VBZ	0
bad	bad	JJ	0
effects	effects	NNS	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
flickering	flickering	NN	0
,	,	,	0
residual	residual	JJ	B-NP
screen	screen	NN	I-NP
image	image	NN	I-NP
and	and	CC	0
non-uniform	non-uniform	JJ	B-NP
screen	screen	NN	I-NP
brightness	brightness	NN	I-NP
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
TFTs	TFTs	JJ	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
have	have	VBP	0
a	a	DT	0
different	different	JJ	0
kickback	kickback	NN	B-NP
voltage	voltage	VBP	I-NP
depending	depending	VBG	0
on	on	IN	0
their	their	PRP$	0
positions	positions	NNS	0
in	in	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
because	because	IN	0
the	the	DT	0
amount	amount	NN	0
of	of	IN	0
the	the	DT	0
DC	DC	NNP	B-NP
component	component	NN	I-NP
remaining	remaining	VBG	0
in	in	IN	0
the	the	DT	0
panel	panel	NN	0
is	is	VBZ	0
different	different	JJ	0
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
,	,	,	0
a	a	DT	0
non-uniform	non-uniform	JJ	B-NP
residual	residual	JJ	I-NP
image	image	NN	I-NP
is	is	VBZ	0
generated	generated	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
graph	graph	NN	0
showing	showing	VBG	B-NP
variation	variation	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
as	as	IN	0
simulated	simulated	NN	0
by	by	IN	0
a	a	DT	0
computer	computer	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
points	points	VBZ	0
indicated	indicated	VBN	0
by	by	IN	0
a	a	DT	0
diamond	diamond	NN	0
shape	shape	NN	0
and	and	CC	0
square	square	JJ	0
shape	shape	NN	B-NP
show	show	NN	I-NP
variation	variation	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
from	from	IN	0
a	a	DT	0
computer	computer	NN	B-NP
simulation	simulation	NN	I-NP
while	while	IN	0
points	points	NNS	0
indicated	indicated	VBD	0
by	by	IN	0
a	a	DT	0
triangular	triangular	JJ	B-NP
shape	shape	NN	I-NP
show	show	VBP	0
an	an	DT	0
average	average	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
simulation	simulation	JJ	B-NP
result	result	NN	I-NP
.	.	.	0
The	The	DT	0
X	X	NN	0
axis	axis	NN	0
in	in	IN	0
the	the	DT	0
graph	graph	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
indicates	indicates	VBZ	0
a	a	DT	0
relative	relative	JJ	B-NP
position	position	NN	I-NP
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
and	and	CC	0
the	the	DT	0
Y	Y	NN	B-NP
axis	axis	NN	I-NP
indicates	indicates	VBZ	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
each	each	DT	0
common	common	JJ	0
voltage	voltage	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
the	the	DT	0
left	left	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
X	X	NN	0
axis	axis	NN	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
left	left	JJ	0
side	side	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
center	center	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
while	while	IN	0
the	the	DT	0
right	right	JJ	0
side	side	NN	0
of	of	IN	0
X	X	NNP	0
axis	axis	NN	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
right	right	JJ	0
side	side	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
each	each	DT	0
common	common	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
not	not	RB	0
consistent	consistent	JJ	0
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
More	More	RBR	0
particularly	particularly	RB	0
,	,	,	0
the	the	DT	0
common	common	JJ	0
voltages	voltages	NNS	0
differ	differ	VBP	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
panel	panel	NN	0
along	along	IN	0
the	the	DT	0
horizontal	horizontal	JJ	B-NP
direction	direction	NN	I-NP
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
Since	Since	IN	0
the	the	DT	0
amount	amount	NN	0
of	of	IN	0
the	the	DT	0
accumulated	accumulated	JJ	0
DC	DC	NNP	B-NP
component	component	NN	I-NP
is	is	VBZ	0
different	different	JJ	0
depending	depending	NN	0
on	on	IN	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
panel	panel	NN	0
,	,	,	0
a	a	DT	0
non-uniform	non-uniform	JJ	B-NP
residual	residual	JJ	I-NP
image	image	NN	I-NP
(	(	-LRB-	0
ghost	ghost	NN	0
)	)	-RRB-	0
is	is	VBZ	0
created	created	VBN	0
across	across	IN	0
the	the	DT	0
entire	entire	JJ	0
panel	panel	NN	0
,	,	,	0
which	which	WDT	0
cannot	cannot	RB	0
be	be	VB	0
resolved	resolved	VBN	0
by	by	IN	0
the	the	DT	0
existing	existing	JJ	0
method	method	NN	0
of	of	IN	0
uniformly	uniformly	RB	0
compensating	compensating	VB	0
the	the	DT	0
common	common	JJ	0
voltages	voltages	NN	0
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
directed	directed	VBN	0
to	to	TO	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
(	(	-LRB-	0
LCD	LCD	NNP	B-NP
)	)	-RRB-	0
device	device	NN	0
and	and	CC	0
,	,	,	0
more	more	RBR	0
particularly	particularly	RB	0
,	,	,	0
to	to	TO	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
and	and	CC	0
a	a	DT	0
fabrication	fabrication	NN	B-NP
method	method	NN	I-NP
thereof	thereof	NNS	0
that	that	WDT	0
substantially	substantially	RB	0
obviates	obviates	CD	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
problems	problems	NNS	0
due	due	JJ	0
to	to	TO	0
limitations	limitations	NNS	0
and	and	CC	0
disadvantage	disadvantage	NN	B-NP
of	of	IN	0
the	the	DT	0
related	related	JJ	0
art	art	NN	0
.	.	.	0
An	An	DT	0
object	object	NN	B-NP
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
(	(	-LRB-	0
LCD	LCD	NNP	B-NP
)	)	-RRB-	0
device	device	NN	0
and	and	CC	0
a	a	DT	0
fabrication	fabrication	NN	B-NP
method	method	NN	I-NP
thereof	thereof	RB	0
having	having	VBG	0
a	a	DT	0
minimized	minimized	JJ	0
variation	variation	NN	0
of	of	IN	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
across	across	IN	0
a	a	DT	0
panel	panel	NN	0
.	.	.	0
additional	additional	JJ	B-NP
feature	feature	NN	I-NP
and	and	CC	0
advantages	advantages	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
will	will	MD	0
be	be	VB	0
set	set	VBN	0
forth	forth	RB	0
in	in	IN	0
the	the	DT	0
description	description	NN	0
which	which	WDT	0
follows	follows	VBZ	0
,	,	,	0
and	and	CC	0
in	in	IN	0
part	part	NN	0
will	will	MD	0
be	be	VB	0
apparent	apparent	JJ	0
from	from	IN	0
the	the	DT	0
description	description	NN	0
,	,	,	0
or	or	CC	0
may	may	MD	0
be	be	VB	0
learned	learned	VBN	0
by	by	IN	0
practice	practice	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
objectives	objectives	NNS	0
and	and	CC	0
other	other	JJ	0
advantages	advantages	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
will	will	MD	0
be	be	VB	0
realized	realized	VBN	0
and	and	CC	0
attained	attained	VBN	0
by	by	IN	0
the	the	DT	0
structure	structure	NN	0
particularly	particularly	RB	0
pointed	pointed	VBD	0
out	out	RP	0
in	in	IN	0
the	the	DT	0
written	written	JJ	0
description	description	NN	0
and	and	CC	0
claims	claims	NNS	0
hereof	hereof	VBP	0
as	as	RB	0
well	well	RB	0
as	as	IN	0
the	the	DT	0
appended	appended	JJ	0
drawings	drawings	NNS	0
.	.	.	0
To	To	TO	0
achieve	achieve	VB	0
these	these	DT	0
and	and	CC	0
other	other	JJ	0
advantages	advantages	NNS	0
and	and	CC	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
purpose	purpose	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
as	as	RB	0
embodied	embodied	VBN	0
and	and	CC	0
broadly	broadly	RB	0
described	described	VBN	0
herein	herein	NN	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
provided	provided	VBN	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
having	having	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
arranged	arranged	VBD	0
vertically	vertically	RB	0
and	and	CC	0
horizontally	horizontally	RB	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
.	.	.	0
In	In	IN	0
another	another	DT	0
aspect	aspect	NN	B-NP
,	,	,	0
there	there	EX	0
is	is	VBZ	0
also	also	RB	0
provided	provided	VBN	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
includes	includes	VBZ	0
providing	providing	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NN	0
,	,	,	0
forming	forming	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NN	0
to	to	TO	0
define	define	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
.	.	.	0
In	In	IN	0
another	another	DT	0
aspect	aspect	NN	B-NP
,	,	,	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
having	having	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
arranged	arranged	VBD	0
vertically	vertically	RB	0
and	and	CC	0
horizontally	horizontally	RB	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
area	area	NN	I-NP
is	is	VBZ	0
smaller	smaller	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
area	area	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
compensate	compensate	VB	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
operate	operate	VB	0
at	at	IN	0
a	a	DT	0
common	common	JJ	0
voltage	voltage	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
understood	understood	VBN	0
that	that	IN	0
both	both	PDT	0
the	the	DT	0
foregoing	foregoing	JJ	0
general	general	JJ	0
description	description	NN	0
and	and	CC	0
the	the	DT	0
following	following	JJ	0
detailed	detailed	JJ	0
description	description	NNS	0
are	are	VBP	0
exemplary	exemplary	JJ	0
and	and	CC	0
explanatory	explanatory	JJ	0
and	and	CC	0
are	are	VBP	0
intended	intended	VBN	0
to	to	TO	0
provide	provide	VB	0
further	further	JJ	0
explanation	explanation	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
as	as	IN	0
claimed	claimed	VBN	0
.	.	.	0
The	The	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
included	included	VBN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
further	further	JJ	0
understanding	understanding	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
and	and	CC	0
are	are	VBP	0
incorporated	incorporated	VBN	0
in	in	IN	0
and	and	CC	0
constitute	constitute	VB	0
a	a	DT	0
part	part	NN	0
of	of	IN	0
this	this	DT	0
specification	specification	NN	B-NP
,	,	,	0
illustrate	illustrate	VBP	0
embodiments	embodiments	VBN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
and	and	CC	0
together	together	RB	0
with	with	IN	0
the	the	DT	0
description	description	NNS	0
serve	serve	VBP	0
to	to	TO	0
explain	explain	VB	0
the	the	DT	0
principles	principles	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
related	related	JJ	0
art	art	NN	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
(	(	-LRB-	0
LCD	LCD	NNP	B-NP
)	)	-RRB-	0
device	device	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
graph	graph	NN	0
showing	showing	VBG	B-NP
variation	variation	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
in	in	IN	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
,	,	,	0
including	including	VBG	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
TFT	TFT	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
on	on	IN	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
an	an	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
and	and	CC	0
4B	4B	NNP	0
are	are	VBP	0
enlarged	enlarged	JJ	0
plan	plan	NN	0
views	views	VBZ	0
showing	showing	VBG	0
TFTs	TFTs	JJ	0
formed	formed	VBN	0
at	at	IN	0
different	different	JJ	0
positions	positions	NNS	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
graph	graph	NN	0
showing	showing	VBG	B-NP
variation	variation	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
in	in	IN	0
a	a	DT	0
general	general	JJ	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
.	.	.	0
A	A	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
(	(	-LRB-	0
LCD	LCD	NNP	B-NP
)	)	-RRB-	0
device	device	NN	0
and	and	CC	0
its	its	PRP$	0
fabrication	fabrication	NN	B-NP
method	method	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
will	will	MD	0
now	now	RB	0
be	be	VB	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
3	3	CD	0
,	,	,	0
4A	4A	NNP	0
,	,	,	0
4B	4B	NNP	0
and	and	CC	0
5	5	CD	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
one	one	CD	0
pixel	pixel	NN	B-NP
,	,	,	0
including	including	VBG	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
TFT	TFT	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
on	on	IN	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
an	an	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Although	Although	IN	0
an	an	DT	0
actual	actual	JJ	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
includes	includes	VBZ	0
N	N	NNP	0
M	M	NNP	0
number	number	NN	0
of	of	IN	0
pixels	pixels	VBG	0
defined	defined	VBN	0
by	by	IN	0
N	N	NNP	0
number	number	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
M	M	NNP	0
number	number	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
,	,	,	0
which	which	WDT	0
cross	cross	VBP	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
only	only	RB	0
one	one	CD	0
pixel	pixel	NN	B-NP
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
for	for	IN	0
the	the	DT	0
sake	sake	NN	0
of	of	IN	0
explanation	explanation	NN	0
.	.	.	0
As	As	RB	0
illustrated	illustrated	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
the	the	DT	0
array	array	NN	0
substrate	substrate	VBD	0
110	110	CD	0
includes	includes	VBZ	0
a	a	DT	0
gate	gate	NN	0
line	line	NN	0
116	116	CD	0
and	and	CC	0
a	a	DT	0
data	data	NN	0
line	line	NN	0
117	117	CD	0
arranged	arranged	CD	0
horizontally	horizontally	NNS	0
and	and	CC	0
vertically	vertically	JJ	0
thereon	thereon	NN	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
.	.	.	0
A	A	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
,	,	,	0
a	a	DT	0
switching	switching	JJ	0
device	device	NN	0
,	,	,	0
is	is	VBZ	0
formed	formed	VBN	0
adjacent	adjacent	JJ	0
to	to	TO	0
the	the	DT	0
crossing	crossing	NN	0
of	of	IN	0
the	the	DT	0
gate	gate	NN	0
line	line	NN	0
116	116	CD	0
and	and	CC	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
117	117	CD	0
.	.	.	0
A	A	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
118	118	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
.	.	.	0
The	The	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
drive	drive	VB	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
together	together	RB	0
with	with	IN	0
a	a	DT	0
common	common	JJ	0
electrode	electrode	NN	0
of	of	IN	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
the	the	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
includes	includes	VBZ	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
line	line	NN	0
116	116	CD	0
,	,	,	0
a	a	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
117	117	CD	0
and	and	CC	0
a	a	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
118	118	CD	0
.	.	.	0
Although	Although	IN	0
a	a	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
with	with	IN	0
a	a	DT	0
U-shaped	U-shaped	JJ	B-NP
channel	channel	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
embodiments	embodiments	VBG	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NNS	0
are	are	VBP	0
not	not	RB	0
limited	limited	JJ	0
thereto	thereto	NN	0
.	.	.	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
all	all	DT	0
types	types	NNS	0
of	of	IN	0
TFTs	TFTs	JJ	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
for	for	IN	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
,	,	,	0
regardless	regardless	RB	0
of	of	IN	0
the	the	DT	0
shape	shape	NN	0
of	of	IN	0
the	the	DT	0
channels	channels	NNS	0
in	in	IN	0
the	the	DT	0
TFTs	TFTs	JJ	0
.	.	.	0
The	The	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
further	further	RB	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
insulation	insulation	NN	B-NP
film	film	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
for	for	IN	0
insulating	insulating	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
,	,	,	0
source/drain	source/drain	NN	B-NP
electrode	electrode	NN	I-NP
122	122	CD	0
and	and	CC	0
123	123	CD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
active	active	JJ	0
layer	layer	NN	0
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
conductive	conductive	JJ	B-NP
channel	channel	NN	I-NP
between	between	IN	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
in	in	IN	0
response	response	NN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
voltage	voltage	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
.	.	.	0
A	A	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
extends	extends	NN	0
in	in	IN	0
one	one	CD	0
direction	direction	NN	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
117	117	CD	0
.	.	.	0
A	A	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
is	is	VBZ	0
electrically	electrically	RB	0
connected	connected	VBN	0
through	through	IN	0
a	a	DT	0
contact	contact	NN	B-NP
hole	hole	NN	I-NP
140	140	CD	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
second	second	JJ	0
insulation	insulation	NN	B-NP
film	film	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
118	118	CD	0
.	.	.	0
A	A	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150	150	CD	0
for	for	IN	0
compensating	compensating	VBG	0
the	the	DT	0
amount	amount	NN	0
of	of	IN	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
which	which	WDT	0
are	are	VBP	0
different	different	JJ	0
according	according	VBG	0
to	to	TO	0
position	position	NN	0
on	on	IN	0
a	a	DT	0
panel	panel	NN	0
,	,	,	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
in	in	IN	0
TFTs	TFTs	JJ	0
of	of	IN	0
the	the	DT	0
pixel	pixel	JJ	B-NP
part	part	NN	I-NP
for	for	IN	0
an	an	DT	0
LCD	LCD	NNP	B-NP
device	device	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
change	change	VB	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
of	of	IN	0
the	the	DT	0
TFTs	TFTs	JJ	0
.	.	.	0
As	As	RB	0
stated	stated	VBN	0
above	above	IN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
120	120	CD	0
,	,	,	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
(	(	-LRB-	0
Cgd	Cgd	NNP	B-NP
)	)	-RRB-	0
is	is	VBZ	0
generated	generated	VBN	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
and	and	CC	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
overlap	overlap	NNS	0
and	and	CC	0
where	where	WRB	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
overlap	overlap	NN	0
,	,	,	0
so	so	RB	0
a	a	DT	0
pixel	pixel	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
changed	changed	VBN	0
by	by	IN	0
the	the	DT	0
amount	amount	NN	0
equaling	equaling	VBG	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
(	(	-LRB-	0
Vp	Vp	NNP	B-NP
)	)	-RRB-	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitanca	capacitanca	NN	I-NP
(	(	-LRB-	0
Cgd	Cgd	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
expressed	expressed	VBN	0
by	by	IN	0
the	the	DT	0
following	following	JJ	0
equation	equation	NN	0
:	:	:	0
Vp=Cgd	Vp=Cgd	NNP	0
Vg	Vg	NNP	0
/	/	NNP	0
{	{	-LRB-	0
Cgd+Clc+Cst	Cgd+Clc+Cst	NNP	0
}	}	-RRB-	0
wherein	wherein	JJ	0
Clc	Clc	NNP	B-NP
is	is	VBZ	0
capacitance	capacitance	VBN	0
of	of	IN	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
capacitor	capacitor	NN	I-NP
,	,	,	0
Cst	Cst	NNP	B-NP
is	is	VBZ	0
capacitance	capacitance	VBN	0
of	of	IN	0
a	a	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
,	,	,	0
and	and	CC	0
Vg	Vg	NNP	B-NP
is	is	VBZ	0
a	a	DT	0
difference	difference	NN	0
between	between	IN	0
a	a	DT	0
high	high	JJ	0
gate	gate	NN	0
voltage	voltage	NNS	0
and	and	CC	0
a	a	DT	0
low	low	JJ	0
gate	gate	NN	0
voltage	voltage	NN	0
.	.	.	0
The	The	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
calculated	calculated	VBN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
variables	variables	NNS	0
of	of	IN	0
Cgd	Cgd	NNP	B-NP
,	,	,	0
Clc	Clc	NNP	B-NP
,	,	,	0
Cst	Cst	NNP	B-NP
and	and	CC	0
Vg	Vg	NNP	B-NP
.	.	.	0
If	If	IN	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	JJ	I-NP
Cgd	Cgd	NNP	I-NP
can	can	MD	0
be	be	VB	0
controlled	controlled	VBN	0
,	,	,	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	JJ	I-NP
Vp	Vp	NNP	I-NP
can	can	MD	0
be	be	VB	0
controlled	controlled	VBN	0
to	to	TO	0
have	have	VB	0
values	values	NNS	0
from	from	IN	0
0	0	CD	0
to	to	TO	0
Vg	Vg	NNP	B-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	JJ	I-NP
Vp	Vp	NN	I-NP
of	of	IN	0
each	each	DT	0
pixel	pixel	NN	B-NP
can	can	MD	0
be	be	VB	0
individually	individually	RB	0
controlled	controlled	VBN	0
by	by	IN	0
changing	changing	VBG	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitanca	capacitanca	NN	I-NP
(	(	-LRB-	0
Cgd	Cgd	NNP	B-NP
)	)	-RRB-	0
at	at	IN	0
each	each	DT	0
pixel	pixel	NN	B-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
create	create	VB	0
the	the	DT	0
same	same	JJ	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	JJ	I-NP
Vp	Vp	NN	I-NP
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
in	in	IN	0
each	each	DT	0
pixel	pixel	NN	B-NP
according	according	VBG	0
to	to	TO	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
side	side	NN	0
or	or	CC	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
one	one	NN	0
of	of	IN	0
or	or	CC	0
both	both	PDT	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
More	More	RBR	0
specifically	specifically	RB	0
,	,	,	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
has	has	VBZ	0
an	an	DT	0
appropriate	appropriate	JJ	0
size	size	NN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
achieve	achieve	VB	0
a	a	DT	0
desired	desired	JJ	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
in	in	IN	0
that	that	DT	0
pixel	pixel	NN	B-NP
.	.	.	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
and	and	CC	0
4B	4B	NNP	0
are	are	VBP	0
enlarged	enlarged	JJ	0
plan	plan	NN	0
views	views	VBZ	0
showing	showing	VBG	0
TFTs	TFTs	JJ	0
formed	formed	VBN	0
at	at	IN	0
different	different	JJ	0
positions	positions	NNS	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
For	For	IN	0
the	the	DT	0
sake	sake	NN	0
of	of	IN	0
explanation	explanation	NN	0
,	,	,	0
FIG.	FIG.	NNP	0
4A	4A	NNP	0
shows	shows	VBZ	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
formed	formed	VBD	0
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
while	while	IN	0
FIG.	FIG.	NNP	0
4B	4B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
second	second	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
formed	formed	VBD	0
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
and	and	CC	0
4B	4B	NNP	0
,	,	,	0
the	the	DT	0
tft	tft	NN	B-NP
include	include	VBP	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
line	line	NN	0
,	,	,	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
data	data	NN	0
line	line	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
pixel	pixel	JJ	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
,	,	,	0
the	the	DT	0
TFTs	TFTs	JJ	0
also	also	RB	0
include	include	VB	0
the	the	DT	0
first	first	JJ	0
insulation	insulation	NN	B-NP
film	film	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
for	for	IN	0
insulating	insulating	VBG	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
and	and	CC	0
the	the	DT	0
source/drain	source/drain	NN	B-NP
electrode	electrode	NN	I-NP
122	122	CD	0
and	and	CC	0
123	123	CD	0
,	,	,	0
and	and	CC	0
an	an	DT	0
active	active	JJ	0
layer	layer	NN	0
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
conductive	conductive	JJ	B-NP
channel	channel	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
between	between	IN	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
in	in	IN	0
response	response	NN	0
to	to	TO	0
a	a	DT	0
gate	gate	NN	0
voltage	voltage	VBZ	0
supplied	supplied	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
in	in	IN	0
FIG.	FIG.	NNP	0
4A	4A	NNP	0
has	has	VBZ	0
the	the	DT	0
same	same	JJ	0
structure	structure	NN	0
as	as	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
in	in	IN	0
FIG.	FIG.	CD	0
4B	4B	CD	0
except	except	IN	0
for	for	IN	0
that	that	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
4A	4A	CD	0
overlaps	overlaps	CD	0
larger	larger	JJR	0
area	area	NN	0
of	of	IN	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150A	150A	VBP	0
than	than	IN	0
the	the	DT	0
area	area	NN	0
of	of	IN	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150B	150B	VBP	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
4A	4A	CD	0
.	.	.	0
More	More	RBR	0
particularly	particularly	RB	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
at	at	IN	0
the	the	DT	0
first	first	JJ	0
position	position	NN	0
includes	includes	VBZ	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150A	150A	VBZ	0
having	having	VBG	0
a	a	DT	0
region	region	NN	0
A	A	DT	0
overlapped	overlapped	NN	0
by	by	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
at	at	IN	0
the	the	DT	0
second	second	JJ	0
position	position	NN	0
includes	includes	VBZ	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150B	150B	VBZ	0
having	having	VBG	0
a	a	DT	0
region	region	NN	B-NP
B	B	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
.	.	.	0
A	A	DT	0
situation	situation	NN	0
where	where	WRB	0
the	the	DT	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
at	at	IN	0
the	the	DT	0
first	first	JJ	0
position	position	NN	0
in	in	IN	0
FIG.	FIG.	NNP	0
4A	4A	NNP	0
is	is	VBZ	0
smaller	smaller	JJR	0
than	than	IN	0
at	at	IN	0
the	the	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
FIG.	FIG.	CD	0
4B	4B	CD	0
when	when	WRB	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150A	150A	NNP	0
and	and	CC	0
150B	150B	NNP	0
are	are	VBP	0
not	not	RB	0
formed	formed	VBN	0
will	will	MD	0
now	now	RB	0
be	be	VB	0
discussed	discussed	VBN	0
as	as	IN	0
an	an	DT	0
example	example	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
and	and	CC	0
4B	4B	NNP	0
,	,	,	0
if	if	IN	0
the	the	DT	0
region	region	NN	0
A	A	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	0
pattern	pattern	NN	0
150A	150A	CD	0
overlapped	overlapped	NN	0
by	by	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
is	is	VBZ	0
designed	designed	VBN	0
to	to	TO	0
be	be	VB	0
greater	greater	JJR	0
than	than	IN	0
the	the	DT	0
region	region	NN	B-NP
B	B	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	0
pattern	pattern	NN	0
150B	150B	CD	0
overlapped	overlapped	NN	0
by	by	IN	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
,	,	,	0
the	the	DT	0
parasitic	parasitic	NN	0
capacitance	capacitance	VBD	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
increased	increased	VBN	0
more	more	JJR	0
than	than	IN	0
the	the	DT	0
increase	increase	NN	0
in	in	IN	0
the	the	DT	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
a	a	DT	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
compensated	compensated	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
at	at	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
at	at	IN	0
the	the	DT	0
first	first	JJ	0
position	position	NN	0
is	is	VBZ	0
greater	greater	JJR	0
than	than	IN	0
a	a	DT	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
compensated	compensated	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
at	at	IN	0
the	the	DT	0
second	second	JJ	0
position	position	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
difference	difference	NN	0
of	of	IN	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
between	between	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
regions	regions	NNS	0
can	can	MD	0
be	be	VB	0
compensated	compensated	VBN	0
to	to	TO	0
make	make	VB	0
the	the	DT	0
values	values	NNS	0
of	of	IN	0
the	the	DT	0
overall	overall	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
including	including	VBG	0
both	both	DT	0
actual	actual	JJ	0
and	and	CC	0
compensated	compensated	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
at	at	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
positions	positions	NNS	0
to	to	TO	0
be	be	VB	0
about	about	IN	0
the	the	DT	0
same	same	JJ	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
the	the	DT	0
overall	overall	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
which	which	WDT	0
are	are	VBP	0
about	about	IN	0
the	the	DT	0
same	same	JJ	0
for	for	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
positions	positions	NNS	0
,	,	,	0
can	can	MD	0
be	be	VB	0
about	about	IN	0
the	the	DT	0
same	same	JJ	0
as	as	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
at	at	IN	0
a	a	DT	0
third	third	JJ	0
position	position	NN	0
at	at	IN	0
which	which	WDT	0
a	a	DT	0
third	third	JJ	0
thin	thin	JJ	B-NP
film	film	NN	I-NP
transistor	transistor	NN	I-NP
does	does	VBZ	0
not	not	RB	0
contain	contain	VB	0
a	a	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
.	.	.	0
The	The	DT	0
method	method	NN	0
for	for	IN	0
compensating	compensating	VBG	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
two	two	CD	0
or	or	CC	0
three	three	CD	0
positions	positions	NNS	0
are	are	VBP	0
examples	examples	NNS	0
that	that	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	JJ	0
thereto	thereto	NN	0
.	.	.	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
many	many	JJ	0
tft	tft	NN	B-NP
at	at	IN	0
many	many	JJ	0
positions	positions	NNS	0
to	to	TO	0
compensate	compensate	VB	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
with	with	IN	0
different	different	JJ	0
parasitic	parasitic	NNS	0
capacitances	capacitances	VBP	0
so	so	RB	0
as	as	IN	0
the	the	DT	0
same	same	JJ	0
overall	overall	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
across	across	IN	0
a	a	DT	0
panel	panel	NN	0
.	.	.	0
The	The	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150A	150A	NNP	0
and	and	CC	0
150B	150B	NNP	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
conductive	conductive	JJ	B-NP
material	material	NN	I-NP
as	as	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
when	when	WRB	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
122	122	CD	0
and	and	CC	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
are	are	VBP	0
formed	formed	VBN	0
,	,	,	0
or	or	CC	0
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
different	different	JJ	0
conductive	conductive	JJ	B-NP
material	material	NN	I-NP
.	.	.	0
Although	Although	IN	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
and	and	CC	0
4b	4b	CD	0
show	show	NN	0
compensation	compensation	NN	0
patterns	patterns	NNS	0
150A	150A	NNP	0
and	and	CC	0
150B	150B	NNP	0
formed	formed	VBD	0
at	at	IN	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
,	,	,	0
embodiments	embodiments	VBG	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NNS	0
are	are	VBP	0
not	not	RB	0
limited	limited	JJ	0
thereto	thereto	NN	0
.	.	.	0
The	The	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
at	at	IN	0
only	only	RB	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
.	.	.	0
Further	Further	RB	0
,	,	,	0
instead	instead	RB	0
of	of	IN	0
separately	separately	RB	0
forming	forming	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150	150	CD	0
at	at	IN	0
a	a	DT	0
side	side	NN	0
or	or	CC	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
150	150	CD	0
can	can	MD	0
be	be	VB	0
integrally	integrally	VBN	0
formed	formed	VBN	0
with	with	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
embodiments	embodiments	VBG	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
a	a	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
overlap	overlap	NN	0
of	of	IN	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
123	123	CD	0
by	by	IN	0
the	the	DT	0
lower	lower	JJR	0
gate	gate	NN	0
electrode	electrode	VBD	0
121	121	CD	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
varying	varying	VBG	0
the	the	DT	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
width	width	NN	I-NP
123	123	CD	0
.	.	.	0
In	In	IN	0
addition	addition	NN	B-NP
or	or	CC	0
in	in	IN	0
the	the	DT	0
alternative	alternative	NN	0
,	,	,	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
side	side	NN	0
or	or	CC	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
121	121	CD	0
in	in	IN	0
the	the	DT	0
TFTs	TFTs	JJ	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
graph	graph	NN	0
showing	showing	VBG	B-NP
variation	variation	NN	I-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	JJ	0
corresponding	corresponding	JJ	0
to	to	TO	0
positions	positions	NNS	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
according	according	VBG	0
to	to	TO	0
a	a	DT	0
computer	computer	NN	B-NP
simulation	simulation	NN	I-NP
.	.	.	0
More	More	RBR	0
particularly	particularly	RB	0
,	,	,	0
the	the	DT	0
square-shaped	square-shaped	JJ	0
points	points	NNS	0
indicate	indicate	VBP	0
variation	variation	JJ	B-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
a	a	DT	0
panel	panel	NN	0
before	before	IN	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
according	according	VBG	0
to	to	TO	0
a	a	DT	0
computer	computer	NN	B-NP
simulation	simulation	NN	I-NP
,	,	,	0
triangular-shaped	triangular-shaped	JJ	0
points	points	NNS	0
indicate	indicate	VBP	0
variation	variation	JJ	B-NP
value	value	NN	I-NP
of	of	IN	0
common	common	JJ	0
voltages	voltages	NNS	0
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
after	after	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
,	,	,	0
and	and	CC	0
diamond-shaped	diamond-shaped	JJ	0
points	points	NNS	0
indicate	indicate	VBP	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
compensating	compensating	JJ	0
parasitic	parasitic	NNS	0
capacitances	capacitances	VBP	0
used	used	VBN	0
for	for	IN	0
compensating	compensating	VBG	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
according	according	VBG	0
to	to	TO	0
each	each	DT	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
With	With	IN	0
reference	reference	NN	0
to	to	TO	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
before	before	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
,	,	,	0
the	the	DT	0
common	common	JJ	0
voltages	voltages	NNS	0
are	are	VBP	0
not	not	RB	0
uniform	uniform	JJ	0
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
after	after	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
by	by	IN	0
forming	forming	VBG	0
the	the	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
as	as	IN	0
described	described	VBN	0
above	above	IN	0
,	,	,	0
substantially	substantially	RB	0
the	the	DT	0
same	same	JJ	0
common	common	JJ	0
voltage	voltage	NN	0
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
across	across	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
The	The	DT	0
X	X	NN	0
axis	axis	NN	0
in	in	IN	0
the	the	DT	0
graph	graph	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
indicates	indicates	VBZ	0
a	a	DT	0
relative	relative	JJ	B-NP
position	position	NN	I-NP
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
and	and	CC	0
the	the	DT	0
Y	Y	NN	B-NP
axis	axis	NN	I-NP
indicates	indicates	VBZ	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
each	each	DT	0
common	common	JJ	0
voltage	voltage	NN	0
.	.	.	0
In	In	IN	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
the	the	DT	0
left	left	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
X	X	NN	0
axis	axis	NN	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
left	left	JJ	0
side	side	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
center	center	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
while	while	IN	0
the	the	DT	0
right	right	JJ	0
side	side	NN	0
of	of	IN	0
X	X	NNP	0
axis	axis	NN	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
right	right	JJ	0
side	side	NN	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
The	The	DT	0
graph	graph	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
shows	shows	NNS	0
that	that	IN	0
the	the	DT	0
center	center	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
has	has	VBZ	0
the	the	DT	0
highest	highest	JJS	0
common	common	JJ	0
voltage	voltage	NN	0
and	and	CC	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
common	common	JJ	0
voltage	voltage	JJ	B-NP
decrease	decrease	NN	I-NP
as	as	IN	0
it	it	PRP	0
goes	goes	VBZ	0
from	from	IN	0
the	the	DT	0
center	center	NN	0
to	to	TO	0
the	the	DT	0
left	left	NN	0
and	and	CC	0
right	right	JJ	0
sides	sides	NNS	0
.	.	.	0
Before	Before	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
common	common	JJ	0
voltages	voltages	NN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
position	position	NN	0
are	are	VBP	0
different	different	JJ	0
across	across	IN	0
the	the	DT	0
horizontal	horizontal	JJ	B-NP
direction	direction	NN	I-NP
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
,	,	,	0
which	which	WDT	0
indicates	indicates	VBZ	0
that	that	IN	0
a	a	DT	0
different	different	JJ	0
amount	amount	NN	0
of	of	IN	0
dc	dc	NN	B-NP
component	component	JJ	I-NP
are	are	VBP	0
accumulating	accumulating	VBG	0
at	at	IN	0
different	different	JJ	0
positions	positions	NNS	0
on	on	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
before	before	IN	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
are	are	VBP	0
compensated	compensated	VBN	0
,	,	,	0
non-uniform	non-uniform	JJ	B-NP
residual	residual	JJ	I-NP
image	image	NN	I-NP
are	are	VBP	0
created	created	VBN	0
on	on	IN	0
the	the	DT	0
entire	entire	JJ	0
panel	panel	NN	0
.	.	.	0
The	The	DT	0
common	common	JJ	0
voltage	voltage	NN	0
and	and	CC	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
have	have	VBP	0
substantially	substantially	RB	0
linear	linear	JJ	0
relationship	relationship	NN	B-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
when	when	WRB	0
signal	signal	NN	B-NP
voltage	voltage	NN	I-NP
of	of	IN	0
the	the	DT	0
opposite	opposite	JJ	0
positive	positive	JJ	0
and	and	CC	0
negative	negative	JJ	B-NP
polarity	polarity	NN	I-NP
are	are	VBP	0
inputted	inputted	JJ	0
sequentially	sequentially	NN	0
,	,	,	0
the	the	DT	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
by	by	IN	0
subtracting	subtracting	VBG	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
common	common	JJ	0
voltage	voltage	NN	0
from	from	IN	0
a	a	DT	0
central	central	JJ	0
value	value	NN	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
manner	manner	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
case	case	NN	0
where	where	WRB	0
the	the	DT	0
center	center	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
has	has	VBZ	0
the	the	DT	0
common	common	JJ	0
voltage	voltage	NN	0
of	of	IN	0
greater	greater	JJR	0
size	size	NN	0
than	than	IN	0
that	that	DT	0
of	of	IN	0
the	the	DT	0
left	left	NN	0
and	and	CC	0
right	right	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
,	,	,	0
a	a	DT	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
designed	designed	VBN	0
such	such	PDT	0
that	that	DT	0
larger	larger	JJR	0
parasitic	parasitic	JJ	B-NP
capacitance	capacitance	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
center	center	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
with	with	IN	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
than	than	IN	0
at	at	IN	0
the	the	DT	0
left	left	NN	0
and	and	CC	0
right	right	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
the	the	DT	0
uniform	uniform	JJ	0
kickback	kickback	NN	B-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
across	across	IN	0
the	the	DT	0
entire	entire	JJ	0
panel	panel	NN	0
and	and	CC	0
thus	thus	RB	0
flickering	flickering	VB	0
a	a	DT	0
local	local	JJ	0
residual	residual	JJ	B-NP
image	image	NN	I-NP
can	can	MD	0
be	be	VB	0
prevented	prevented	VBN	0
.	.	.	0
It	It	PRP	0
will	will	MD	0
be	be	VB	0
apparent	apparent	JJ	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
that	that	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
variation	variation	NN	0
can	can	MD	0
be	be	VB	0
made	made	VBN	0
in	in	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
without	without	IN	0
departing	departing	VBG	0
from	from	IN	0
the	the	DT	0
spirit	spirit	NN	0
or	or	CC	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
intended	intended	VBN	0
that	that	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
cover	cover	VB	0
the	the	DT	0
modification	modification	NN	B-NP
and	and	CC	0
variations	variations	NNS	0
of	of	IN	0
this	this	DT	0
invention	invention	NN	0
provided	provided	VBD	0
they	they	PRP	0
come	come	VBP	0
within	within	IN	0
the	the	DT	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
and	and	CC	0
their	their	PRP$	0
equivalents	equivalents	NNS	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
having	having	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
;	;	:	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
arranged	arranged	VBD	0
vertically	vertically	RB	0
and	and	CC	0
horizontally	horizontally	RB	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
;	;	:	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode.	electrode.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
at	at	IN	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode.	electrode.	CD	I-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
material.	material.	CD	I-NP
4	4	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
conductive	conductive	JJ	B-NP
material	material	NN	I-NP
as	as	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode.	electrode.	CD	I-NP
5	5	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
a	a	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor.	transistor.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
greater	greater	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor.	transistor.	CD	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
6	6	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
smaller	smaller	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	NN	B-NP
region.	region.	CD	I-NP
8	8	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
5	5	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
a	a	DT	0
third	third	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
third	third	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
and	and	CC	0
having	having	VBG	0
a	a	DT	0
third	third	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
third	third	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
third	third	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
third	third	JJ	0
active	active	JJ	0
layer.	layer.	CD	0
9	9	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
third	third	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
third	third	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
larger	larger	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	NN	B-NP
region.	region.	CD	I-NP
10	10	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
for	for	IN	0
forming	forming	VBG	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
providing	providing	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NN	0
to	to	TO	0
define	define	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode.	electrode.	CD	0
11	11	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
at	at	IN	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode.	electrode.	CD	I-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
material.	material.	CD	I-NP
13	13	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
conductive	conductive	JJ	B-NP
material	material	NN	I-NP
as	as	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode.	electrode.	CD	I-NP
14	14	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
10	10	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
a	a	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
such	such	JJ	0
that	that	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
partially	partially	RB	0
overlapped	overlapped	VBN	0
by	by	IN	0
the	the	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor.	transistor.	CD	I-NP
15	15	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
greater	greater	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor.	transistor.	CD	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
smaller	smaller	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	NN	B-NP
region.	region.	CD	I-NP
17	17	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
third	third	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
third	third	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
third	third	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
and	and	CC	0
having	having	VBG	0
a	a	DT	0
third	third	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
third	third	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
third	third	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
third	third	JJ	0
active	active	JJ	0
layer.	layer.	CD	0
18	18	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
third	third	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
third	third	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
larger	larger	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	NN	B-NP
region.	region.	CD	I-NP
19	19	CD	0
.	.	.	0
A	A	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
liquid	liquid	JJ	B-NP
crystal	crystal	NN	I-NP
display	display	NN	I-NP
panel	panel	NN	I-NP
having	having	VBG	0
an	an	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
a	a	DT	0
color	color	NN	B-NP
filter	filter	NN	I-NP
substrate	substrate	NN	I-NP
;	;	:	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
gate	gate	JJ	0
lines	lines	NNS	0
and	and	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
data	data	NN	0
lines	lines	NNS	0
arranged	arranged	VBD	0
vertically	vertically	RB	0
and	and	CC	0
horizontally	horizontally	RB	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
defining	defining	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
;	;	:	0
a	a	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
a	a	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	VBZ	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
array	array	NN	0
substrate	substrate	NNS	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
a	a	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
a	a	DT	0
secondt	secondt	JJ	0
active	active	JJ	0
layer	layer	NN	0
;	;	:	0
a	a	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
first	first	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
first	first	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
;	;	:	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
source	source	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
drain	drain	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
in	in	IN	0
a	a	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
at	at	IN	0
a	a	DT	0
second	second	JJ	0
position	position	NN	0
in	in	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
smaller	smaller	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
pixel	pixel	JJ	B-NP
region	region	NN	I-NP
and	and	CC	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
compensate	compensate	VB	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
kickback	kickback	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
operate	operate	VB	0
at	at	IN	0
a	a	DT	0
common	common	JJ	0
voltage.	voltage.	CD	0
20	20	CD	0
.	.	.	0
The	The	DT	0
device	device	NN	0
of	of	IN	0
claim	claim	NN	0
19	19	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
greater	greater	JJR	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
compensation	compensation	NN	B-NP
pattern	pattern	NN	I-NP
overlapped	overlapped	NN	I-NP
by	by	IN	0
the	the	DT	0
second	second	JJ	0
gate	gate	NN	0
electrode	electrode	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
thin	thin	JJ	0
film	film	NN	B-NP
transistor	transistor	NN	I-NP
.	.	.	0
