
WeatherStationSTM32IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  080060f4  080060f4  000160f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065f4  080065f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080065f4  080065f4  000165f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065fc  080065fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065fc  080065fc  000165fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006604  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a7c  20000070  08006674  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000aec  08006674  00020aec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a795  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019d7  00000000  00000000  0002a82e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b10  00000000  00000000  0002c208  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a58  00000000  00000000  0002cd18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014b5d  00000000  00000000  0002d770  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000874f  00000000  00000000  000422cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000732ea  00000000  00000000  0004aa1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bdd06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033a0  00000000  00000000  000bdd84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080060dc 	.word	0x080060dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080060dc 	.word	0x080060dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2f>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000904:	bf24      	itt	cs
 8000906:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800090a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800090e:	d90d      	bls.n	800092c <__aeabi_d2f+0x30>
 8000910:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000914:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000918:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800091c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000920:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000924:	bf08      	it	eq
 8000926:	f020 0001 	biceq.w	r0, r0, #1
 800092a:	4770      	bx	lr
 800092c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000930:	d121      	bne.n	8000976 <__aeabi_d2f+0x7a>
 8000932:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000936:	bfbc      	itt	lt
 8000938:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800093c:	4770      	bxlt	lr
 800093e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000942:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000946:	f1c2 0218 	rsb	r2, r2, #24
 800094a:	f1c2 0c20 	rsb	ip, r2, #32
 800094e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000952:	fa20 f002 	lsr.w	r0, r0, r2
 8000956:	bf18      	it	ne
 8000958:	f040 0001 	orrne.w	r0, r0, #1
 800095c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000960:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000964:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000968:	ea40 000c 	orr.w	r0, r0, ip
 800096c:	fa23 f302 	lsr.w	r3, r3, r2
 8000970:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000974:	e7cc      	b.n	8000910 <__aeabi_d2f+0x14>
 8000976:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097a:	d107      	bne.n	800098c <__aeabi_d2f+0x90>
 800097c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000980:	bf1e      	ittt	ne
 8000982:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000986:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800098a:	4770      	bxne	lr
 800098c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000990:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000994:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_frsub>:
 800099c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009a0:	e002      	b.n	80009a8 <__addsf3>
 80009a2:	bf00      	nop

080009a4 <__aeabi_fsub>:
 80009a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009a8 <__addsf3>:
 80009a8:	0042      	lsls	r2, r0, #1
 80009aa:	bf1f      	itttt	ne
 80009ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b0:	ea92 0f03 	teqne	r2, r3
 80009b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009bc:	d06a      	beq.n	8000a94 <__addsf3+0xec>
 80009be:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009c6:	bfc1      	itttt	gt
 80009c8:	18d2      	addgt	r2, r2, r3
 80009ca:	4041      	eorgt	r1, r0
 80009cc:	4048      	eorgt	r0, r1
 80009ce:	4041      	eorgt	r1, r0
 80009d0:	bfb8      	it	lt
 80009d2:	425b      	neglt	r3, r3
 80009d4:	2b19      	cmp	r3, #25
 80009d6:	bf88      	it	hi
 80009d8:	4770      	bxhi	lr
 80009da:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009f2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4249      	negne	r1, r1
 80009fa:	ea92 0f03 	teq	r2, r3
 80009fe:	d03f      	beq.n	8000a80 <__addsf3+0xd8>
 8000a00:	f1a2 0201 	sub.w	r2, r2, #1
 8000a04:	fa41 fc03 	asr.w	ip, r1, r3
 8000a08:	eb10 000c 	adds.w	r0, r0, ip
 8000a0c:	f1c3 0320 	rsb	r3, r3, #32
 8000a10:	fa01 f103 	lsl.w	r1, r1, r3
 8000a14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a18:	d502      	bpl.n	8000a20 <__addsf3+0x78>
 8000a1a:	4249      	negs	r1, r1
 8000a1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a24:	d313      	bcc.n	8000a4e <__addsf3+0xa6>
 8000a26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a2a:	d306      	bcc.n	8000a3a <__addsf3+0x92>
 8000a2c:	0840      	lsrs	r0, r0, #1
 8000a2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a32:	f102 0201 	add.w	r2, r2, #1
 8000a36:	2afe      	cmp	r2, #254	; 0xfe
 8000a38:	d251      	bcs.n	8000ade <__addsf3+0x136>
 8000a3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a42:	bf08      	it	eq
 8000a44:	f020 0001 	biceq.w	r0, r0, #1
 8000a48:	ea40 0003 	orr.w	r0, r0, r3
 8000a4c:	4770      	bx	lr
 8000a4e:	0049      	lsls	r1, r1, #1
 8000a50:	eb40 0000 	adc.w	r0, r0, r0
 8000a54:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a58:	f1a2 0201 	sub.w	r2, r2, #1
 8000a5c:	d1ed      	bne.n	8000a3a <__addsf3+0x92>
 8000a5e:	fab0 fc80 	clz	ip, r0
 8000a62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a66:	ebb2 020c 	subs.w	r2, r2, ip
 8000a6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a6e:	bfaa      	itet	ge
 8000a70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a74:	4252      	neglt	r2, r2
 8000a76:	4318      	orrge	r0, r3
 8000a78:	bfbc      	itt	lt
 8000a7a:	40d0      	lsrlt	r0, r2
 8000a7c:	4318      	orrlt	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	f092 0f00 	teq	r2, #0
 8000a84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a88:	bf06      	itte	eq
 8000a8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a8e:	3201      	addeq	r2, #1
 8000a90:	3b01      	subne	r3, #1
 8000a92:	e7b5      	b.n	8000a00 <__addsf3+0x58>
 8000a94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa2:	d021      	beq.n	8000ae8 <__addsf3+0x140>
 8000aa4:	ea92 0f03 	teq	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <__addsf3+0x10c>
 8000aaa:	f092 0f00 	teq	r2, #0
 8000aae:	bf08      	it	eq
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea90 0f01 	teq	r0, r1
 8000ab8:	bf1c      	itt	ne
 8000aba:	2000      	movne	r0, #0
 8000abc:	4770      	bxne	lr
 8000abe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ac2:	d104      	bne.n	8000ace <__addsf3+0x126>
 8000ac4:	0040      	lsls	r0, r0, #1
 8000ac6:	bf28      	it	cs
 8000ac8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ad2:	bf3c      	itt	cc
 8000ad4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ad8:	4770      	bxcc	lr
 8000ada:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ade:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ae2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae6:	4770      	bx	lr
 8000ae8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aec:	bf16      	itet	ne
 8000aee:	4608      	movne	r0, r1
 8000af0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000af4:	4601      	movne	r1, r0
 8000af6:	0242      	lsls	r2, r0, #9
 8000af8:	bf06      	itte	eq
 8000afa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000afe:	ea90 0f01 	teqeq	r0, r1
 8000b02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_ui2f>:
 8000b08:	f04f 0300 	mov.w	r3, #0
 8000b0c:	e004      	b.n	8000b18 <__aeabi_i2f+0x8>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_i2f>:
 8000b10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b14:	bf48      	it	mi
 8000b16:	4240      	negmi	r0, r0
 8000b18:	ea5f 0c00 	movs.w	ip, r0
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b24:	4601      	mov	r1, r0
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	e01c      	b.n	8000b66 <__aeabi_l2f+0x2a>

08000b2c <__aeabi_ul2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	e00a      	b.n	8000b50 <__aeabi_l2f+0x14>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_l2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__aeabi_l2f+0x14>
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	ea5f 0c01 	movs.w	ip, r1
 8000b54:	bf02      	ittt	eq
 8000b56:	4684      	moveq	ip, r0
 8000b58:	4601      	moveq	r1, r0
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b60:	bf08      	it	eq
 8000b62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b6a:	fabc f28c 	clz	r2, ip
 8000b6e:	3a08      	subs	r2, #8
 8000b70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b74:	db10      	blt.n	8000b98 <__aeabi_l2f+0x5c>
 8000b76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b88:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f102 0220 	add.w	r2, r2, #32
 8000b9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba0:	f1c2 0220 	rsb	r2, r2, #32
 8000ba4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bac:	eb43 0002 	adc.w	r0, r3, r2
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fmul>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d06f      	beq.n	8000cb0 <__aeabi_fmul+0xf8>
 8000bd0:	441a      	add	r2, r3
 8000bd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd6:	0240      	lsls	r0, r0, #9
 8000bd8:	bf18      	it	ne
 8000bda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bde:	d01e      	beq.n	8000c1e <__aeabi_fmul+0x66>
 8000be0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000be4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bec:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bf8:	bf3e      	ittt	cc
 8000bfa:	0049      	lslcc	r1, r1, #1
 8000bfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c00:	005b      	lslcc	r3, r3, #1
 8000c02:	ea40 0001 	orr.w	r0, r0, r1
 8000c06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c0a:	2afd      	cmp	r2, #253	; 0xfd
 8000c0c:	d81d      	bhi.n	8000c4a <__aeabi_fmul+0x92>
 8000c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c16:	bf08      	it	eq
 8000c18:	f020 0001 	biceq.w	r0, r0, #1
 8000c1c:	4770      	bx	lr
 8000c1e:	f090 0f00 	teq	r0, #0
 8000c22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c26:	bf08      	it	eq
 8000c28:	0249      	lsleq	r1, r1, #9
 8000c2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c32:	3a7f      	subs	r2, #127	; 0x7f
 8000c34:	bfc2      	ittt	gt
 8000c36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c3e:	4770      	bxgt	lr
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	dc5d      	bgt.n	8000d08 <__aeabi_fmul+0x150>
 8000c4c:	f112 0f19 	cmn.w	r2, #25
 8000c50:	bfdc      	itt	le
 8000c52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c56:	4770      	bxle	lr
 8000c58:	f1c2 0200 	rsb	r2, r2, #0
 8000c5c:	0041      	lsls	r1, r0, #1
 8000c5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c62:	f1c2 0220 	rsb	r2, r2, #32
 8000c66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c6e:	f140 0000 	adc.w	r0, r0, #0
 8000c72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c76:	bf08      	it	eq
 8000c78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7c:	4770      	bx	lr
 8000c7e:	f092 0f00 	teq	r2, #0
 8000c82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c86:	bf02      	ittt	eq
 8000c88:	0040      	lsleq	r0, r0, #1
 8000c8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c8e:	3a01      	subeq	r2, #1
 8000c90:	d0f9      	beq.n	8000c86 <__aeabi_fmul+0xce>
 8000c92:	ea40 000c 	orr.w	r0, r0, ip
 8000c96:	f093 0f00 	teq	r3, #0
 8000c9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0049      	lsleq	r1, r1, #1
 8000ca2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ca6:	3b01      	subeq	r3, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xe6>
 8000caa:	ea41 010c 	orr.w	r1, r1, ip
 8000cae:	e78f      	b.n	8000bd0 <__aeabi_fmul+0x18>
 8000cb0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cb4:	ea92 0f0c 	teq	r2, ip
 8000cb8:	bf18      	it	ne
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d00a      	beq.n	8000cd6 <__aeabi_fmul+0x11e>
 8000cc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cc4:	bf18      	it	ne
 8000cc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cca:	d1d8      	bne.n	8000c7e <__aeabi_fmul+0xc6>
 8000ccc:	ea80 0001 	eor.w	r0, r0, r1
 8000cd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f090 0f00 	teq	r0, #0
 8000cda:	bf17      	itett	ne
 8000cdc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	f091 0f00 	teqne	r1, #0
 8000ce6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cea:	d014      	beq.n	8000d16 <__aeabi_fmul+0x15e>
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d101      	bne.n	8000cf6 <__aeabi_fmul+0x13e>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	d10f      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000cf6:	ea93 0f0c 	teq	r3, ip
 8000cfa:	d103      	bne.n	8000d04 <__aeabi_fmul+0x14c>
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	bf18      	it	ne
 8000d00:	4608      	movne	r0, r1
 8000d02:	d108      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000d04:	ea80 0001 	eor.w	r0, r0, r1
 8000d08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	4770      	bx	lr
 8000d16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fdiv>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d069      	beq.n	8000e0c <__aeabi_fdiv+0xec>
 8000d38:	eba2 0203 	sub.w	r2, r2, r3
 8000d3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d40:	0249      	lsls	r1, r1, #9
 8000d42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d46:	d037      	beq.n	8000db8 <__aeabi_fdiv+0x98>
 8000d48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	bf38      	it	cc
 8000d5c:	005b      	lslcc	r3, r3, #1
 8000d5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d66:	428b      	cmp	r3, r1
 8000d68:	bf24      	itt	cs
 8000d6a:	1a5b      	subcs	r3, r3, r1
 8000d6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d74:	bf24      	itt	cs
 8000d76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d82:	bf24      	itt	cs
 8000d84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d90:	bf24      	itt	cs
 8000d92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000da2:	d1e0      	bne.n	8000d66 <__aeabi_fdiv+0x46>
 8000da4:	2afd      	cmp	r2, #253	; 0xfd
 8000da6:	f63f af50 	bhi.w	8000c4a <__aeabi_fmul+0x92>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc0:	327f      	adds	r2, #127	; 0x7f
 8000dc2:	bfc2      	ittt	gt
 8000dc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dcc:	4770      	bxgt	lr
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	3a01      	subs	r2, #1
 8000dd8:	e737      	b.n	8000c4a <__aeabi_fmul+0x92>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000de2:	bf02      	ittt	eq
 8000de4:	0040      	lsleq	r0, r0, #1
 8000de6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dea:	3a01      	subeq	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <__aeabi_fdiv+0xc2>
 8000dee:	ea40 000c 	orr.w	r0, r0, ip
 8000df2:	f093 0f00 	teq	r3, #0
 8000df6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0049      	lsleq	r1, r1, #1
 8000dfe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e02:	3b01      	subeq	r3, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xda>
 8000e06:	ea41 010c 	orr.w	r1, r1, ip
 8000e0a:	e795      	b.n	8000d38 <__aeabi_fdiv+0x18>
 8000e0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e10:	ea92 0f0c 	teq	r2, ip
 8000e14:	d108      	bne.n	8000e28 <__aeabi_fdiv+0x108>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	f47f af7d 	bne.w	8000d16 <__aeabi_fmul+0x15e>
 8000e1c:	ea93 0f0c 	teq	r3, ip
 8000e20:	f47f af70 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e776      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e28:	ea93 0f0c 	teq	r3, ip
 8000e2c:	d104      	bne.n	8000e38 <__aeabi_fdiv+0x118>
 8000e2e:	024b      	lsls	r3, r1, #9
 8000e30:	f43f af4c 	beq.w	8000ccc <__aeabi_fmul+0x114>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e42:	d1ca      	bne.n	8000dda <__aeabi_fdiv+0xba>
 8000e44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e48:	f47f af5c 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e50:	f47f af3c 	bne.w	8000ccc <__aeabi_fmul+0x114>
 8000e54:	e75f      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e56:	bf00      	nop

08000e58 <__aeabi_f2iz>:
 8000e58:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e5c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e60:	d30f      	bcc.n	8000e82 <__aeabi_f2iz+0x2a>
 8000e62:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e66:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e6a:	d90d      	bls.n	8000e88 <__aeabi_f2iz+0x30>
 8000e6c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e74:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e78:	fa23 f002 	lsr.w	r0, r3, r2
 8000e7c:	bf18      	it	ne
 8000e7e:	4240      	negne	r0, r0
 8000e80:	4770      	bx	lr
 8000e82:	f04f 0000 	mov.w	r0, #0
 8000e86:	4770      	bx	lr
 8000e88:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e8c:	d101      	bne.n	8000e92 <__aeabi_f2iz+0x3a>
 8000e8e:	0242      	lsls	r2, r0, #9
 8000e90:	d105      	bne.n	8000e9e <__aeabi_f2iz+0x46>
 8000e92:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e96:	bf08      	it	eq
 8000e98:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e9c:	4770      	bx	lr
 8000e9e:	f04f 0000 	mov.w	r0, #0
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_ldivmod>:
 8000ea4:	b97b      	cbnz	r3, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea6:	b972      	cbnz	r2, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bfbe      	ittt	lt
 8000eac:	2000      	movlt	r0, #0
 8000eae:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000eb2:	e006      	blt.n	8000ec2 <__aeabi_ldivmod+0x1e>
 8000eb4:	bf08      	it	eq
 8000eb6:	2800      	cmpeq	r0, #0
 8000eb8:	bf1c      	itt	ne
 8000eba:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ebe:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec2:	f000 b9a7 	b.w	8001214 <__aeabi_idiv0>
 8000ec6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eca:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ece:	2900      	cmp	r1, #0
 8000ed0:	db09      	blt.n	8000ee6 <__aeabi_ldivmod+0x42>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	db1a      	blt.n	8000f0c <__aeabi_ldivmod+0x68>
 8000ed6:	f000 f835 	bl	8000f44 <__udivmoddi4>
 8000eda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee2:	b004      	add	sp, #16
 8000ee4:	4770      	bx	lr
 8000ee6:	4240      	negs	r0, r0
 8000ee8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db1b      	blt.n	8000f28 <__aeabi_ldivmod+0x84>
 8000ef0:	f000 f828 	bl	8000f44 <__udivmoddi4>
 8000ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efc:	b004      	add	sp, #16
 8000efe:	4240      	negs	r0, r0
 8000f00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f04:	4252      	negs	r2, r2
 8000f06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f0a:	4770      	bx	lr
 8000f0c:	4252      	negs	r2, r2
 8000f0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f12:	f000 f817 	bl	8000f44 <__udivmoddi4>
 8000f16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f1e:	b004      	add	sp, #16
 8000f20:	4240      	negs	r0, r0
 8000f22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f26:	4770      	bx	lr
 8000f28:	4252      	negs	r2, r2
 8000f2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f2e:	f000 f809 	bl	8000f44 <__udivmoddi4>
 8000f32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3a:	b004      	add	sp, #16
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	4770      	bx	lr

08000f44 <__udivmoddi4>:
 8000f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f48:	468c      	mov	ip, r1
 8000f4a:	4604      	mov	r4, r0
 8000f4c:	9e08      	ldr	r6, [sp, #32]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d14b      	bne.n	8000fea <__udivmoddi4+0xa6>
 8000f52:	428a      	cmp	r2, r1
 8000f54:	4615      	mov	r5, r2
 8000f56:	d967      	bls.n	8001028 <__udivmoddi4+0xe4>
 8000f58:	fab2 f282 	clz	r2, r2
 8000f5c:	b14a      	cbz	r2, 8000f72 <__udivmoddi4+0x2e>
 8000f5e:	f1c2 0720 	rsb	r7, r2, #32
 8000f62:	fa01 f302 	lsl.w	r3, r1, r2
 8000f66:	fa20 f707 	lsr.w	r7, r0, r7
 8000f6a:	4095      	lsls	r5, r2
 8000f6c:	ea47 0c03 	orr.w	ip, r7, r3
 8000f70:	4094      	lsls	r4, r2
 8000f72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f76:	fbbc f7fe 	udiv	r7, ip, lr
 8000f7a:	fa1f f885 	uxth.w	r8, r5
 8000f7e:	fb0e c317 	mls	r3, lr, r7, ip
 8000f82:	fb07 f908 	mul.w	r9, r7, r8
 8000f86:	0c21      	lsrs	r1, r4, #16
 8000f88:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000f8c:	4599      	cmp	r9, r3
 8000f8e:	d909      	bls.n	8000fa4 <__udivmoddi4+0x60>
 8000f90:	18eb      	adds	r3, r5, r3
 8000f92:	f107 31ff 	add.w	r1, r7, #4294967295
 8000f96:	f080 811c 	bcs.w	80011d2 <__udivmoddi4+0x28e>
 8000f9a:	4599      	cmp	r9, r3
 8000f9c:	f240 8119 	bls.w	80011d2 <__udivmoddi4+0x28e>
 8000fa0:	3f02      	subs	r7, #2
 8000fa2:	442b      	add	r3, r5
 8000fa4:	eba3 0309 	sub.w	r3, r3, r9
 8000fa8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fb0:	fb00 f108 	mul.w	r1, r0, r8
 8000fb4:	b2a4      	uxth	r4, r4
 8000fb6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fba:	42a1      	cmp	r1, r4
 8000fbc:	d909      	bls.n	8000fd2 <__udivmoddi4+0x8e>
 8000fbe:	192c      	adds	r4, r5, r4
 8000fc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fc4:	f080 8107 	bcs.w	80011d6 <__udivmoddi4+0x292>
 8000fc8:	42a1      	cmp	r1, r4
 8000fca:	f240 8104 	bls.w	80011d6 <__udivmoddi4+0x292>
 8000fce:	3802      	subs	r0, #2
 8000fd0:	442c      	add	r4, r5
 8000fd2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000fd6:	2700      	movs	r7, #0
 8000fd8:	1a64      	subs	r4, r4, r1
 8000fda:	b11e      	cbz	r6, 8000fe4 <__udivmoddi4+0xa0>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	40d4      	lsrs	r4, r2
 8000fe0:	e9c6 4300 	strd	r4, r3, [r6]
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fea:	428b      	cmp	r3, r1
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0xbe>
 8000fee:	2e00      	cmp	r6, #0
 8000ff0:	f000 80ec 	beq.w	80011cc <__udivmoddi4+0x288>
 8000ff4:	2700      	movs	r7, #0
 8000ff6:	e9c6 0100 	strd	r0, r1, [r6]
 8000ffa:	4638      	mov	r0, r7
 8000ffc:	4639      	mov	r1, r7
 8000ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001002:	fab3 f783 	clz	r7, r3
 8001006:	2f00      	cmp	r7, #0
 8001008:	d148      	bne.n	800109c <__udivmoddi4+0x158>
 800100a:	428b      	cmp	r3, r1
 800100c:	d302      	bcc.n	8001014 <__udivmoddi4+0xd0>
 800100e:	4282      	cmp	r2, r0
 8001010:	f200 80fb 	bhi.w	800120a <__udivmoddi4+0x2c6>
 8001014:	1a84      	subs	r4, r0, r2
 8001016:	eb61 0303 	sbc.w	r3, r1, r3
 800101a:	2001      	movs	r0, #1
 800101c:	469c      	mov	ip, r3
 800101e:	2e00      	cmp	r6, #0
 8001020:	d0e0      	beq.n	8000fe4 <__udivmoddi4+0xa0>
 8001022:	e9c6 4c00 	strd	r4, ip, [r6]
 8001026:	e7dd      	b.n	8000fe4 <__udivmoddi4+0xa0>
 8001028:	b902      	cbnz	r2, 800102c <__udivmoddi4+0xe8>
 800102a:	deff      	udf	#255	; 0xff
 800102c:	fab2 f282 	clz	r2, r2
 8001030:	2a00      	cmp	r2, #0
 8001032:	f040 808f 	bne.w	8001154 <__udivmoddi4+0x210>
 8001036:	2701      	movs	r7, #1
 8001038:	1b49      	subs	r1, r1, r5
 800103a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800103e:	fa1f f985 	uxth.w	r9, r5
 8001042:	fbb1 fef8 	udiv	lr, r1, r8
 8001046:	fb08 111e 	mls	r1, r8, lr, r1
 800104a:	fb09 f00e 	mul.w	r0, r9, lr
 800104e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001052:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8001056:	4298      	cmp	r0, r3
 8001058:	d907      	bls.n	800106a <__udivmoddi4+0x126>
 800105a:	18eb      	adds	r3, r5, r3
 800105c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8001060:	d202      	bcs.n	8001068 <__udivmoddi4+0x124>
 8001062:	4298      	cmp	r0, r3
 8001064:	f200 80cd 	bhi.w	8001202 <__udivmoddi4+0x2be>
 8001068:	468e      	mov	lr, r1
 800106a:	1a1b      	subs	r3, r3, r0
 800106c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001070:	fb08 3310 	mls	r3, r8, r0, r3
 8001074:	fb09 f900 	mul.w	r9, r9, r0
 8001078:	b2a4      	uxth	r4, r4
 800107a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800107e:	45a1      	cmp	r9, r4
 8001080:	d907      	bls.n	8001092 <__udivmoddi4+0x14e>
 8001082:	192c      	adds	r4, r5, r4
 8001084:	f100 33ff 	add.w	r3, r0, #4294967295
 8001088:	d202      	bcs.n	8001090 <__udivmoddi4+0x14c>
 800108a:	45a1      	cmp	r9, r4
 800108c:	f200 80b6 	bhi.w	80011fc <__udivmoddi4+0x2b8>
 8001090:	4618      	mov	r0, r3
 8001092:	eba4 0409 	sub.w	r4, r4, r9
 8001096:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800109a:	e79e      	b.n	8000fda <__udivmoddi4+0x96>
 800109c:	f1c7 0520 	rsb	r5, r7, #32
 80010a0:	40bb      	lsls	r3, r7
 80010a2:	fa22 fc05 	lsr.w	ip, r2, r5
 80010a6:	ea4c 0c03 	orr.w	ip, ip, r3
 80010aa:	fa21 f405 	lsr.w	r4, r1, r5
 80010ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010b2:	fbb4 f9fe 	udiv	r9, r4, lr
 80010b6:	fa1f f88c 	uxth.w	r8, ip
 80010ba:	fb0e 4419 	mls	r4, lr, r9, r4
 80010be:	fa20 f305 	lsr.w	r3, r0, r5
 80010c2:	40b9      	lsls	r1, r7
 80010c4:	fb09 fa08 	mul.w	sl, r9, r8
 80010c8:	4319      	orrs	r1, r3
 80010ca:	0c0b      	lsrs	r3, r1, #16
 80010cc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80010d0:	45a2      	cmp	sl, r4
 80010d2:	fa02 f207 	lsl.w	r2, r2, r7
 80010d6:	fa00 f307 	lsl.w	r3, r0, r7
 80010da:	d90b      	bls.n	80010f4 <__udivmoddi4+0x1b0>
 80010dc:	eb1c 0404 	adds.w	r4, ip, r4
 80010e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80010e4:	f080 8088 	bcs.w	80011f8 <__udivmoddi4+0x2b4>
 80010e8:	45a2      	cmp	sl, r4
 80010ea:	f240 8085 	bls.w	80011f8 <__udivmoddi4+0x2b4>
 80010ee:	f1a9 0902 	sub.w	r9, r9, #2
 80010f2:	4464      	add	r4, ip
 80010f4:	eba4 040a 	sub.w	r4, r4, sl
 80010f8:	fbb4 f0fe 	udiv	r0, r4, lr
 80010fc:	fb0e 4410 	mls	r4, lr, r0, r4
 8001100:	fb00 fa08 	mul.w	sl, r0, r8
 8001104:	b289      	uxth	r1, r1
 8001106:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800110a:	45a2      	cmp	sl, r4
 800110c:	d908      	bls.n	8001120 <__udivmoddi4+0x1dc>
 800110e:	eb1c 0404 	adds.w	r4, ip, r4
 8001112:	f100 31ff 	add.w	r1, r0, #4294967295
 8001116:	d26b      	bcs.n	80011f0 <__udivmoddi4+0x2ac>
 8001118:	45a2      	cmp	sl, r4
 800111a:	d969      	bls.n	80011f0 <__udivmoddi4+0x2ac>
 800111c:	3802      	subs	r0, #2
 800111e:	4464      	add	r4, ip
 8001120:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001124:	fba0 8902 	umull	r8, r9, r0, r2
 8001128:	eba4 040a 	sub.w	r4, r4, sl
 800112c:	454c      	cmp	r4, r9
 800112e:	4641      	mov	r1, r8
 8001130:	46ce      	mov	lr, r9
 8001132:	d354      	bcc.n	80011de <__udivmoddi4+0x29a>
 8001134:	d051      	beq.n	80011da <__udivmoddi4+0x296>
 8001136:	2e00      	cmp	r6, #0
 8001138:	d069      	beq.n	800120e <__udivmoddi4+0x2ca>
 800113a:	1a5a      	subs	r2, r3, r1
 800113c:	eb64 040e 	sbc.w	r4, r4, lr
 8001140:	fa04 f505 	lsl.w	r5, r4, r5
 8001144:	fa22 f307 	lsr.w	r3, r2, r7
 8001148:	40fc      	lsrs	r4, r7
 800114a:	431d      	orrs	r5, r3
 800114c:	e9c6 5400 	strd	r5, r4, [r6]
 8001150:	2700      	movs	r7, #0
 8001152:	e747      	b.n	8000fe4 <__udivmoddi4+0xa0>
 8001154:	4095      	lsls	r5, r2
 8001156:	f1c2 0320 	rsb	r3, r2, #32
 800115a:	fa21 f003 	lsr.w	r0, r1, r3
 800115e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001162:	fbb0 f7f8 	udiv	r7, r0, r8
 8001166:	fa1f f985 	uxth.w	r9, r5
 800116a:	fb08 0017 	mls	r0, r8, r7, r0
 800116e:	fa24 f303 	lsr.w	r3, r4, r3
 8001172:	4091      	lsls	r1, r2
 8001174:	fb07 fc09 	mul.w	ip, r7, r9
 8001178:	430b      	orrs	r3, r1
 800117a:	0c19      	lsrs	r1, r3, #16
 800117c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001180:	458c      	cmp	ip, r1
 8001182:	fa04 f402 	lsl.w	r4, r4, r2
 8001186:	d907      	bls.n	8001198 <__udivmoddi4+0x254>
 8001188:	1869      	adds	r1, r5, r1
 800118a:	f107 30ff 	add.w	r0, r7, #4294967295
 800118e:	d231      	bcs.n	80011f4 <__udivmoddi4+0x2b0>
 8001190:	458c      	cmp	ip, r1
 8001192:	d92f      	bls.n	80011f4 <__udivmoddi4+0x2b0>
 8001194:	3f02      	subs	r7, #2
 8001196:	4429      	add	r1, r5
 8001198:	eba1 010c 	sub.w	r1, r1, ip
 800119c:	fbb1 f0f8 	udiv	r0, r1, r8
 80011a0:	fb08 1c10 	mls	ip, r8, r0, r1
 80011a4:	fb00 fe09 	mul.w	lr, r0, r9
 80011a8:	b299      	uxth	r1, r3
 80011aa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011ae:	458e      	cmp	lr, r1
 80011b0:	d907      	bls.n	80011c2 <__udivmoddi4+0x27e>
 80011b2:	1869      	adds	r1, r5, r1
 80011b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80011b8:	d218      	bcs.n	80011ec <__udivmoddi4+0x2a8>
 80011ba:	458e      	cmp	lr, r1
 80011bc:	d916      	bls.n	80011ec <__udivmoddi4+0x2a8>
 80011be:	3802      	subs	r0, #2
 80011c0:	4429      	add	r1, r5
 80011c2:	eba1 010e 	sub.w	r1, r1, lr
 80011c6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80011ca:	e73a      	b.n	8001042 <__udivmoddi4+0xfe>
 80011cc:	4637      	mov	r7, r6
 80011ce:	4630      	mov	r0, r6
 80011d0:	e708      	b.n	8000fe4 <__udivmoddi4+0xa0>
 80011d2:	460f      	mov	r7, r1
 80011d4:	e6e6      	b.n	8000fa4 <__udivmoddi4+0x60>
 80011d6:	4618      	mov	r0, r3
 80011d8:	e6fb      	b.n	8000fd2 <__udivmoddi4+0x8e>
 80011da:	4543      	cmp	r3, r8
 80011dc:	d2ab      	bcs.n	8001136 <__udivmoddi4+0x1f2>
 80011de:	ebb8 0102 	subs.w	r1, r8, r2
 80011e2:	eb69 020c 	sbc.w	r2, r9, ip
 80011e6:	3801      	subs	r0, #1
 80011e8:	4696      	mov	lr, r2
 80011ea:	e7a4      	b.n	8001136 <__udivmoddi4+0x1f2>
 80011ec:	4618      	mov	r0, r3
 80011ee:	e7e8      	b.n	80011c2 <__udivmoddi4+0x27e>
 80011f0:	4608      	mov	r0, r1
 80011f2:	e795      	b.n	8001120 <__udivmoddi4+0x1dc>
 80011f4:	4607      	mov	r7, r0
 80011f6:	e7cf      	b.n	8001198 <__udivmoddi4+0x254>
 80011f8:	4681      	mov	r9, r0
 80011fa:	e77b      	b.n	80010f4 <__udivmoddi4+0x1b0>
 80011fc:	3802      	subs	r0, #2
 80011fe:	442c      	add	r4, r5
 8001200:	e747      	b.n	8001092 <__udivmoddi4+0x14e>
 8001202:	f1ae 0e02 	sub.w	lr, lr, #2
 8001206:	442b      	add	r3, r5
 8001208:	e72f      	b.n	800106a <__udivmoddi4+0x126>
 800120a:	4638      	mov	r0, r7
 800120c:	e707      	b.n	800101e <__udivmoddi4+0xda>
 800120e:	4637      	mov	r7, r6
 8001210:	e6e8      	b.n	8000fe4 <__udivmoddi4+0xa0>
 8001212:	bf00      	nop

08001214 <__aeabi_idiv0>:
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop

08001218 <BME280_Error>:
BME280_CalibData CalibData;
int32_t temper_int;
BME280_WeatherData BME280_CurrentWeatherData;
//------------------------------------------------
void BME280_Error(char *errorMessage)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    PC_Send(errorMessage);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f001 f871 	bl	8002308 <PC_Send>
    
    while (1)
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001226:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122a:	4803      	ldr	r0, [pc, #12]	; (8001238 <BME280_Error+0x20>)
 800122c:	f002 faf0 	bl	8003810 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8001230:	2064      	movs	r0, #100	; 0x64
 8001232:	f001 fc39 	bl	8002aa8 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001236:	e7f6      	b.n	8001226 <BME280_Error+0xe>
 8001238:	40011000 	.word	0x40011000

0800123c <I2Cx_WriteData>:
    }
}
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af04      	add	r7, sp, #16
 8001242:	4603      	mov	r3, r0
 8001244:	80fb      	strh	r3, [r7, #6]
 8001246:	460b      	mov	r3, r1
 8001248:	717b      	strb	r3, [r7, #5]
 800124a:	4613      	mov	r3, r2
 800124c:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8001252:	797b      	ldrb	r3, [r7, #5]
 8001254:	b29a      	uxth	r2, r3
 8001256:	88f9      	ldrh	r1, [r7, #6]
 8001258:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800125c:	9302      	str	r3, [sp, #8]
 800125e:	2301      	movs	r3, #1
 8001260:	9301      	str	r3, [sp, #4]
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2301      	movs	r3, #1
 8001268:	4807      	ldr	r0, [pc, #28]	; (8001288 <I2Cx_WriteData+0x4c>)
 800126a:	f002 fc11 	bl	8003a90 <HAL_I2C_Mem_Write>
 800126e:	4603      	mov	r3, r0
 8001270:	73fb      	strb	r3, [r7, #15]
  
    if(status != HAL_OK) 
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <I2Cx_WriteData+0x42>
        BME280_Error("[ ERROR ] I2Cx_WriteData: HAL_I2C_Mem_Write\n");
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <I2Cx_WriteData+0x50>)
 800127a:	f7ff ffcd 	bl	8001218 <BME280_Error>
}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200000a8 	.word	0x200000a8
 800128c:	080060f4 	.word	0x080060f4

08001290 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af04      	add	r7, sp, #16
 8001296:	4603      	mov	r3, r0
 8001298:	460a      	mov	r2, r1
 800129a:	80fb      	strh	r3, [r7, #6]
 800129c:	4613      	mov	r3, r2
 800129e:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80012a0:	2300      	movs	r3, #0
 80012a2:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 80012a8:	797b      	ldrb	r3, [r7, #5]
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	88f9      	ldrh	r1, [r7, #6]
 80012ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b2:	9302      	str	r3, [sp, #8]
 80012b4:	2301      	movs	r3, #1
 80012b6:	9301      	str	r3, [sp, #4]
 80012b8:	f107 030e 	add.w	r3, r7, #14
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	4808      	ldr	r0, [pc, #32]	; (80012e4 <I2Cx_ReadData+0x54>)
 80012c2:	f002 fcdf 	bl	8003c84 <HAL_I2C_Mem_Read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <I2Cx_ReadData+0x4a>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData: HAL_I2C_Mem_Read");
 80012d0:	4805      	ldr	r0, [pc, #20]	; (80012e8 <I2Cx_ReadData+0x58>)
 80012d2:	f7ff ffa1 	bl	8001218 <BME280_Error>
      return 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	e000      	b.n	80012dc <I2Cx_ReadData+0x4c>
  }
  
  return value;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	200000a8 	.word	0x200000a8
 80012e8:	08006124 	.word	0x08006124

080012ec <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af04      	add	r7, sp, #16
 80012f2:	4603      	mov	r3, r0
 80012f4:	603a      	str	r2, [r7, #0]
 80012f6:	80fb      	strh	r3, [r7, #6]
 80012f8:	460b      	mov	r3, r1
 80012fa:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8001300:	797b      	ldrb	r3, [r7, #5]
 8001302:	b29a      	uxth	r2, r3
 8001304:	88f9      	ldrh	r1, [r7, #6]
 8001306:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800130a:	9302      	str	r3, [sp, #8]
 800130c:	2302      	movs	r3, #2
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2301      	movs	r3, #1
 8001316:	4807      	ldr	r0, [pc, #28]	; (8001334 <I2Cx_ReadData16+0x48>)
 8001318:	f002 fcb4 	bl	8003c84 <HAL_I2C_Mem_Read>
 800131c:	4603      	mov	r3, r0
 800131e:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d002      	beq.n	800132c <I2Cx_ReadData16+0x40>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData16: HAL_I2C_Mem_Read");
 8001326:	4804      	ldr	r0, [pc, #16]	; (8001338 <I2Cx_ReadData16+0x4c>)
 8001328:	f7ff ff76 	bl	8001218 <BME280_Error>
  }
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	200000a8 	.word	0x200000a8
 8001338:	08006150 	.word	0x08006150

0800133c <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af04      	add	r7, sp, #16
 8001342:	4603      	mov	r3, r0
 8001344:	603a      	str	r2, [r7, #0]
 8001346:	80fb      	strh	r3, [r7, #6]
 8001348:	460b      	mov	r3, r1
 800134a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8001350:	797b      	ldrb	r3, [r7, #5]
 8001352:	b29a      	uxth	r2, r3
 8001354:	88f9      	ldrh	r1, [r7, #6]
 8001356:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	2303      	movs	r3, #3
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2301      	movs	r3, #1
 8001366:	4807      	ldr	r0, [pc, #28]	; (8001384 <I2Cx_ReadData24+0x48>)
 8001368:	f002 fc8c 	bl	8003c84 <HAL_I2C_Mem_Read>
 800136c:	4603      	mov	r3, r0
 800136e:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <I2Cx_ReadData24+0x40>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData24: HAL_I2C_Mem_Read");
 8001376:	4804      	ldr	r0, [pc, #16]	; (8001388 <I2Cx_ReadData24+0x4c>)
 8001378:	f7ff ff4e 	bl	8001218 <BME280_Error>
  }
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200000a8 	.word	0x200000a8
 8001388:	0800617c 	.word	0x0800617c

0800138c <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	460a      	mov	r2, r1
 8001396:	71fb      	strb	r3, [r7, #7]
 8001398:	4613      	mov	r3, r2
 800139a:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 800139c:	79ba      	ldrb	r2, [r7, #6]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4619      	mov	r1, r3
 80013a2:	20ec      	movs	r0, #236	; 0xec
 80013a4:	f7ff ff4a 	bl	800123c <I2Cx_WriteData>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	4619      	mov	r1, r3
 80013be:	20ec      	movs	r0, #236	; 0xec
 80013c0:	f7ff ff66 	bl	8001290 <I2Cx_ReadData>
 80013c4:	4603      	mov	r3, r0
 80013c6:	73fb      	strb	r3, [r7, #15]
  return res;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	6039      	str	r1, [r7, #0]
 80013dc:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	20ec      	movs	r0, #236	; 0xec
 80013e6:	f7ff ff81 	bl	80012ec <I2Cx_ReadData16>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	6039      	str	r1, [r7, #0]
 80013fc:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	4619      	mov	r1, r3
 8001404:	20ec      	movs	r0, #236	; 0xec
 8001406:	f7ff ff71 	bl	80012ec <I2Cx_ReadData16>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	4603      	mov	r3, r0
 800141a:	6039      	str	r1, [r7, #0]
 800141c:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	4619      	mov	r1, r3
 8001424:	20ec      	movs	r0, #236	; 0xec
 8001426:	f7ff ff61 	bl	80012ec <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	0a1b      	lsrs	r3, r3, #8
 8001430:	b29b      	uxth	r3, r3
 8001432:	b21a      	sxth	r2, r3
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	b21b      	sxth	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b21b      	sxth	r3, r3
 8001440:	b29a      	uxth	r2, r3
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	801a      	strh	r2, [r3, #0]
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	4603      	mov	r3, r0
 8001456:	6039      	str	r1, [r7, #0]
 8001458:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	4619      	mov	r1, r3
 8001460:	20ec      	movs	r0, #236	; 0xec
 8001462:	f7ff ff6b 	bl	800133c <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	0c1b      	lsrs	r3, r3, #16
 800146c:	b2da      	uxtb	r2, r3
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001476:	431a      	orrs	r2, r3
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	041b      	lsls	r3, r3, #16
 800147e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001482:	4313      	orrs	r3, r2
 8001484:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	601a      	str	r2, [r3, #0]
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 800149a:	20f3      	movs	r0, #243	; 0xf3
 800149c:	f7ff ff88 	bl	80013b0 <BME280_ReadReg>
 80014a0:	4603      	mov	r3, r0
 80014a2:	f003 0309 	and.w	r3, r3, #9
 80014a6:	71fb      	strb	r3, [r7, #7]
  return res;
 80014a8:	79fb      	ldrb	r3, [r7, #7]
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 80014b4:	b598      	push	{r3, r4, r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1); 
 80014b8:	4937      	ldr	r1, [pc, #220]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 80014ba:	2088      	movs	r0, #136	; 0x88
 80014bc:	f7ff ff89 	bl	80013d2 <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);  
 80014c0:	4936      	ldr	r1, [pc, #216]	; (800159c <BME280_ReadCoefficients+0xe8>)
 80014c2:	208a      	movs	r0, #138	; 0x8a
 80014c4:	f7ff ff95 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);  
 80014c8:	4935      	ldr	r1, [pc, #212]	; (80015a0 <BME280_ReadCoefficients+0xec>)
 80014ca:	208c      	movs	r0, #140	; 0x8c
 80014cc:	f7ff ff91 	bl	80013f2 <BME280_ReadReg_S16>
  
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1); 
 80014d0:	4934      	ldr	r1, [pc, #208]	; (80015a4 <BME280_ReadCoefficients+0xf0>)
 80014d2:	208e      	movs	r0, #142	; 0x8e
 80014d4:	f7ff ff7d 	bl	80013d2 <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);  
 80014d8:	4933      	ldr	r1, [pc, #204]	; (80015a8 <BME280_ReadCoefficients+0xf4>)
 80014da:	2090      	movs	r0, #144	; 0x90
 80014dc:	f7ff ff89 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);  
 80014e0:	4932      	ldr	r1, [pc, #200]	; (80015ac <BME280_ReadCoefficients+0xf8>)
 80014e2:	2092      	movs	r0, #146	; 0x92
 80014e4:	f7ff ff85 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4); 
 80014e8:	4931      	ldr	r1, [pc, #196]	; (80015b0 <BME280_ReadCoefficients+0xfc>)
 80014ea:	2094      	movs	r0, #148	; 0x94
 80014ec:	f7ff ff81 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);  
 80014f0:	4930      	ldr	r1, [pc, #192]	; (80015b4 <BME280_ReadCoefficients+0x100>)
 80014f2:	2096      	movs	r0, #150	; 0x96
 80014f4:	f7ff ff7d 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);  
 80014f8:	492f      	ldr	r1, [pc, #188]	; (80015b8 <BME280_ReadCoefficients+0x104>)
 80014fa:	2098      	movs	r0, #152	; 0x98
 80014fc:	f7ff ff79 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001500:	492e      	ldr	r1, [pc, #184]	; (80015bc <BME280_ReadCoefficients+0x108>)
 8001502:	209a      	movs	r0, #154	; 0x9a
 8001504:	f7ff ff75 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 8001508:	492d      	ldr	r1, [pc, #180]	; (80015c0 <BME280_ReadCoefficients+0x10c>)
 800150a:	209c      	movs	r0, #156	; 0x9c
 800150c:	f7ff ff71 	bl	80013f2 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001510:	492c      	ldr	r1, [pc, #176]	; (80015c4 <BME280_ReadCoefficients+0x110>)
 8001512:	209e      	movs	r0, #158	; 0x9e
 8001514:	f7ff ff6d 	bl	80013f2 <BME280_ReadReg_S16>
  
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 8001518:	20a1      	movs	r0, #161	; 0xa1
 800151a:	f7ff ff49 	bl	80013b0 <BME280_ReadReg>
 800151e:	4603      	mov	r3, r0
 8001520:	461a      	mov	r2, r3
 8001522:	4b1d      	ldr	r3, [pc, #116]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 8001524:	761a      	strb	r2, [r3, #24]
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2, &CalibData.dig_H2);
 8001526:	4928      	ldr	r1, [pc, #160]	; (80015c8 <BME280_ReadCoefficients+0x114>)
 8001528:	20e1      	movs	r0, #225	; 0xe1
 800152a:	f7ff ff62 	bl	80013f2 <BME280_ReadReg_S16>
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 800152e:	20e3      	movs	r0, #227	; 0xe3
 8001530:	f7ff ff3e 	bl	80013b0 <BME280_ReadReg>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	4b17      	ldr	r3, [pc, #92]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 800153a:	771a      	strb	r2, [r3, #28]
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 800153c:	20e4      	movs	r0, #228	; 0xe4
 800153e:	f7ff ff37 	bl	80013b0 <BME280_ReadReg>
 8001542:	4603      	mov	r3, r0
 8001544:	011b      	lsls	r3, r3, #4
 8001546:	b21c      	sxth	r4, r3
 8001548:	20e5      	movs	r0, #229	; 0xe5
 800154a:	f7ff ff31 	bl	80013b0 <BME280_ReadReg>
 800154e:	4603      	mov	r3, r0
 8001550:	b21b      	sxth	r3, r3
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	b21b      	sxth	r3, r3
 8001558:	4323      	orrs	r3, r4
 800155a:	b21a      	sxth	r2, r3
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 800155e:	83da      	strh	r2, [r3, #30]
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001560:	20e6      	movs	r0, #230	; 0xe6
 8001562:	f7ff ff25 	bl	80013b0 <BME280_ReadReg>
 8001566:	4603      	mov	r3, r0
 8001568:	011b      	lsls	r3, r3, #4
 800156a:	b21c      	sxth	r4, r3
 800156c:	20e5      	movs	r0, #229	; 0xe5
 800156e:	f7ff ff1f 	bl	80013b0 <BME280_ReadReg>
 8001572:	4603      	mov	r3, r0
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	b2db      	uxtb	r3, r3
 8001578:	b21b      	sxth	r3, r3
 800157a:	4323      	orrs	r3, r4
 800157c:	b21a      	sxth	r2, r3
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 8001580:	841a      	strh	r2, [r3, #32]
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 8001582:	20e7      	movs	r0, #231	; 0xe7
 8001584:	f7ff ff14 	bl	80013b0 <BME280_ReadReg>
 8001588:	4603      	mov	r3, r0
 800158a:	b25a      	sxtb	r2, r3
 800158c:	4b02      	ldr	r3, [pc, #8]	; (8001598 <BME280_ReadCoefficients+0xe4>)
 800158e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8001592:	bf00      	nop
 8001594:	bd98      	pop	{r3, r4, r7, pc}
 8001596:	bf00      	nop
 8001598:	200009c4 	.word	0x200009c4
 800159c:	200009c6 	.word	0x200009c6
 80015a0:	200009c8 	.word	0x200009c8
 80015a4:	200009ca 	.word	0x200009ca
 80015a8:	200009cc 	.word	0x200009cc
 80015ac:	200009ce 	.word	0x200009ce
 80015b0:	200009d0 	.word	0x200009d0
 80015b4:	200009d2 	.word	0x200009d2
 80015b8:	200009d4 	.word	0x200009d4
 80015bc:	200009d6 	.word	0x200009d6
 80015c0:	200009d8 	.word	0x200009d8
 80015c4:	200009da 	.word	0x200009da
 80015c8:	200009de 	.word	0x200009de

080015cc <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 80015d6:	20f5      	movs	r0, #245	; 0xf5
 80015d8:	f7ff feea 	bl	80013b0 <BME280_ReadReg>
 80015dc:	4603      	mov	r3, r0
 80015de:	f003 031f 	and.w	r3, r3, #31
 80015e2:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 80015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e8:	f023 031f 	bic.w	r3, r3, #31
 80015ec:	b25a      	sxtb	r2, r3
 80015ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 80015f8:	7bfb      	ldrb	r3, [r7, #15]
 80015fa:	4619      	mov	r1, r3
 80015fc:	20f5      	movs	r0, #245	; 0xf5
 80015fe:	f7ff fec5 	bl	800138c <BME280_WriteReg>
}
 8001602:	bf00      	nop
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 800160a:	b580      	push	{r7, lr}
 800160c:	b084      	sub	sp, #16
 800160e:	af00      	add	r7, sp, #0
 8001610:	4603      	mov	r3, r0
 8001612:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8001614:	20f5      	movs	r0, #245	; 0xf5
 8001616:	f7ff fecb 	bl	80013b0 <BME280_ReadReg>
 800161a:	4603      	mov	r3, r0
 800161c:	f023 031c 	bic.w	r3, r3, #28
 8001620:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	f003 031c 	and.w	r3, r3, #28
 800162a:	b25a      	sxtb	r2, r3
 800162c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001630:	4313      	orrs	r3, r2
 8001632:	b25b      	sxtb	r3, r3
 8001634:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	4619      	mov	r1, r3
 800163a:	20f5      	movs	r0, #245	; 0xf5
 800163c:	f7ff fea6 	bl	800138c <BME280_WriteReg>
}
 8001640:	bf00      	nop
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001652:	20f4      	movs	r0, #244	; 0xf4
 8001654:	f7ff feac 	bl	80013b0 <BME280_ReadReg>
 8001658:	4603      	mov	r3, r0
 800165a:	f003 031f 	and.w	r3, r3, #31
 800165e:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 8001660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001664:	f023 031f 	bic.w	r3, r3, #31
 8001668:	b25a      	sxtb	r2, r3
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	4313      	orrs	r3, r2
 8001670:	b25b      	sxtb	r3, r3
 8001672:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	4619      	mov	r1, r3
 8001678:	20f4      	movs	r0, #244	; 0xf4
 800167a:	f7ff fe87 	bl	800138c <BME280_WriteReg>
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b084      	sub	sp, #16
 800168a:	af00      	add	r7, sp, #0
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8001690:	20f4      	movs	r0, #244	; 0xf4
 8001692:	f7ff fe8d 	bl	80013b0 <BME280_ReadReg>
 8001696:	4603      	mov	r3, r0
 8001698:	f023 031c 	bic.w	r3, r3, #28
 800169c:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	f003 031c 	and.w	r3, r3, #28
 80016a6:	b25a      	sxtb	r2, r3
 80016a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	4619      	mov	r1, r3
 80016b6:	20f4      	movs	r0, #244	; 0xf4
 80016b8:	f7ff fe68 	bl	800138c <BME280_WriteReg>
}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 80016ce:	20f2      	movs	r0, #242	; 0xf2
 80016d0:	f7ff fe6e 	bl	80013b0 <BME280_ReadReg>
 80016d4:	4603      	mov	r3, r0
 80016d6:	f023 0307 	bic.w	r3, r3, #7
 80016da:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 80016dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e0:	f003 0307 	and.w	r3, r3, #7
 80016e4:	b25a      	sxtb	r2, r3
 80016e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	4619      	mov	r1, r3
 80016f4:	20f2      	movs	r0, #242	; 0xf2
 80016f6:	f7ff fe49 	bl	800138c <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 80016fa:	20f4      	movs	r0, #244	; 0xf4
 80016fc:	f7ff fe58 	bl	80013b0 <BME280_ReadReg>
 8001700:	4603      	mov	r3, r0
 8001702:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	4619      	mov	r1, r3
 8001708:	20f4      	movs	r0, #244	; 0xf4
 800170a:	f7ff fe3f 	bl	800138c <BME280_WriteReg>
}
 800170e:	bf00      	nop
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 8001716:	b580      	push	{r7, lr}
 8001718:	b084      	sub	sp, #16
 800171a:	af00      	add	r7, sp, #0
 800171c:	4603      	mov	r3, r0
 800171e:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001720:	20f4      	movs	r0, #244	; 0xf4
 8001722:	f7ff fe45 	bl	80013b0 <BME280_ReadReg>
 8001726:	4603      	mov	r3, r0
 8001728:	f023 0303 	bic.w	r3, r3, #3
 800172c:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	b25a      	sxtb	r2, r3
 8001738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173c:	4313      	orrs	r3, r2
 800173e:	b25b      	sxtb	r3, r3
 8001740:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	4619      	mov	r1, r3
 8001746:	20f4      	movs	r0, #244	; 0xf4
 8001748:	f7ff fe20 	bl	800138c <BME280_WriteReg>
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 8001760:	463b      	mov	r3, r7
 8001762:	4619      	mov	r1, r3
 8001764:	20fa      	movs	r0, #250	; 0xfa
 8001766:	f7ff fe72 	bl	800144e <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	091b      	lsrs	r3, r3, #4
 800176e:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	08db      	lsrs	r3, r3, #3
 8001774:	4a1d      	ldr	r2, [pc, #116]	; (80017ec <BME280_ReadTemperature+0x98>)
 8001776:	8812      	ldrh	r2, [r2, #0]
 8001778:	0052      	lsls	r2, r2, #1
 800177a:	1a9b      	subs	r3, r3, r2
		((int32_t)CalibData.dig_T2)) >> 11;
 800177c:	4a1b      	ldr	r2, [pc, #108]	; (80017ec <BME280_ReadTemperature+0x98>)
 800177e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001782:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 8001786:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001788:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	4a17      	ldr	r2, [pc, #92]	; (80017ec <BME280_ReadTemperature+0x98>)
 8001790:	8812      	ldrh	r2, [r2, #0]
 8001792:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	0912      	lsrs	r2, r2, #4
 8001798:	4914      	ldr	r1, [pc, #80]	; (80017ec <BME280_ReadTemperature+0x98>)
 800179a:	8809      	ldrh	r1, [r1, #0]
 800179c:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 800179e:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80017a2:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 80017a4:	4a11      	ldr	r2, [pc, #68]	; (80017ec <BME280_ReadTemperature+0x98>)
 80017a6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80017aa:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 80017ae:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80017b0:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4413      	add	r3, r2
 80017b8:	4a0d      	ldr	r2, [pc, #52]	; (80017f0 <BME280_ReadTemperature+0x9c>)
 80017ba:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <BME280_ReadTemperature+0x9c>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	3380      	adds	r3, #128	; 0x80
 80017c8:	121b      	asrs	r3, r3, #8
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff f9a0 	bl	8000b10 <__aeabi_i2f>
 80017d0:	4603      	mov	r3, r0
 80017d2:	60fb      	str	r3, [r7, #12]
	temper_float /= 100.0f;
 80017d4:	4907      	ldr	r1, [pc, #28]	; (80017f4 <BME280_ReadTemperature+0xa0>)
 80017d6:	68f8      	ldr	r0, [r7, #12]
 80017d8:	f7ff faa2 	bl	8000d20 <__aeabi_fdiv>
 80017dc:	4603      	mov	r3, r0
 80017de:	60fb      	str	r3, [r7, #12]
  return temper_float;
 80017e0:	68fb      	ldr	r3, [r7, #12]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200009c4 	.word	0x200009c4
 80017f0:	20000a18 	.word	0x20000a18
 80017f4:	42c80000 	.word	0x42c80000

080017f8 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 80017f8:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80017fc:	b08a      	sub	sp, #40	; 0x28
 80017fe:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001806:	f7ff ffa5 	bl	8001754 <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 800180a:	463b      	mov	r3, r7
 800180c:	4619      	mov	r1, r3
 800180e:	20f7      	movs	r0, #247	; 0xf7
 8001810:	f7ff fe1d 	bl	800144e <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	091b      	lsrs	r3, r3, #4
 8001818:	603b      	str	r3, [r7, #0]
	val1 = ((int64_t) temper_int) - 128000;
 800181a:	4b65      	ldr	r3, [pc, #404]	; (80019b0 <BME280_ReadPressure+0x1b8>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001824:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 8001828:	f142 34ff 	adc.w	r4, r2, #4294967295
 800182c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	fb02 f203 	mul.w	r2, r2, r3
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	69b9      	ldr	r1, [r7, #24]
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	441a      	add	r2, r3
 8001842:	69b9      	ldr	r1, [r7, #24]
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	fba1 3403 	umull	r3, r4, r1, r3
 800184a:	4422      	add	r2, r4
 800184c:	4614      	mov	r4, r2
 800184e:	4a59      	ldr	r2, [pc, #356]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 8001850:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001854:	b211      	sxth	r1, r2
 8001856:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800185a:	fb01 f504 	mul.w	r5, r1, r4
 800185e:	fb03 f002 	mul.w	r0, r3, r2
 8001862:	4428      	add	r0, r5
 8001864:	fba3 3401 	umull	r3, r4, r3, r1
 8001868:	1902      	adds	r2, r0, r4
 800186a:	4614      	mov	r4, r2
 800186c:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8001870:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 8001874:	4b4f      	ldr	r3, [pc, #316]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 8001876:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800187a:	b21b      	sxth	r3, r3
 800187c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	fb04 f102 	mul.w	r1, r4, r2
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	fb03 f202 	mul.w	r2, r3, r2
 800188c:	1888      	adds	r0, r1, r2
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	fba2 1203 	umull	r1, r2, r2, r3
 8001894:	1883      	adds	r3, r0, r2
 8001896:	461a      	mov	r2, r3
 8001898:	f04f 0500 	mov.w	r5, #0
 800189c:	f04f 0600 	mov.w	r6, #0
 80018a0:	0456      	lsls	r6, r2, #17
 80018a2:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 80018a6:	044d      	lsls	r5, r1, #17
 80018a8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80018ac:	186b      	adds	r3, r5, r1
 80018ae:	eb46 0402 	adc.w	r4, r6, r2
 80018b2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 80018b6:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 80018b8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80018bc:	b219      	sxth	r1, r3
 80018be:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80018c2:	f04f 0500 	mov.w	r5, #0
 80018c6:	f04f 0600 	mov.w	r6, #0
 80018ca:	00ce      	lsls	r6, r1, #3
 80018cc:	2500      	movs	r5, #0
 80018ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80018d2:	186b      	adds	r3, r5, r1
 80018d4:	eb46 0402 	adc.w	r4, r6, r2
 80018d8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	fb02 f203 	mul.w	r2, r2, r3
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	69b9      	ldr	r1, [r7, #24]
 80018e8:	fb01 f303 	mul.w	r3, r1, r3
 80018ec:	441a      	add	r2, r3
 80018ee:	69b9      	ldr	r1, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fba1 3403 	umull	r3, r4, r1, r3
 80018f6:	4422      	add	r2, r4
 80018f8:	4614      	mov	r4, r2
 80018fa:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 80018fc:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001900:	b211      	sxth	r1, r2
 8001902:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001906:	fb01 f504 	mul.w	r5, r1, r4
 800190a:	fb03 f002 	mul.w	r0, r3, r2
 800190e:	4428      	add	r0, r5
 8001910:	fba3 3401 	umull	r3, r4, r3, r1
 8001914:	1902      	adds	r2, r0, r4
 8001916:	4614      	mov	r4, r2
 8001918:	f04f 0100 	mov.w	r1, #0
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	0a19      	lsrs	r1, r3, #8
 8001922:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001926:	1222      	asrs	r2, r4, #8
 8001928:	4b22      	ldr	r3, [pc, #136]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 800192a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800192e:	b21b      	sxth	r3, r3
 8001930:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001934:	69b8      	ldr	r0, [r7, #24]
 8001936:	fb04 f500 	mul.w	r5, r4, r0
 800193a:	69f8      	ldr	r0, [r7, #28]
 800193c:	fb03 f000 	mul.w	r0, r3, r0
 8001940:	4428      	add	r0, r5
 8001942:	69bd      	ldr	r5, [r7, #24]
 8001944:	fba5 5603 	umull	r5, r6, r5, r3
 8001948:	1983      	adds	r3, r0, r6
 800194a:	461e      	mov	r6, r3
 800194c:	f04f 0b00 	mov.w	fp, #0
 8001950:	f04f 0c00 	mov.w	ip, #0
 8001954:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8001958:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 800195c:	ea4f 3b05 	mov.w	fp, r5, lsl #12
 8001960:	eb1b 0301 	adds.w	r3, fp, r1
 8001964:	eb4c 0402 	adc.w	r4, ip, r2
 8001968:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 800196c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001970:	1c19      	adds	r1, r3, #0
 8001972:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8001976:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <BME280_ReadPressure+0x1bc>)
 8001978:	88db      	ldrh	r3, [r3, #6]
 800197a:	b29b      	uxth	r3, r3
 800197c:	f04f 0400 	mov.w	r4, #0
 8001980:	fb03 f502 	mul.w	r5, r3, r2
 8001984:	fb01 f004 	mul.w	r0, r1, r4
 8001988:	4428      	add	r0, r5
 800198a:	fba1 3403 	umull	r3, r4, r1, r3
 800198e:	1902      	adds	r2, r0, r4
 8001990:	4614      	mov	r4, r2
 8001992:	f04f 0100 	mov.w	r1, #0
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	1061      	asrs	r1, r4, #1
 800199c:	17e2      	asrs	r2, r4, #31
 800199e:	e9c7 1206 	strd	r1, r2, [r7, #24]
	if (val1 == 0) {
 80019a2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80019a6:	4323      	orrs	r3, r4
 80019a8:	d106      	bne.n	80019b8 <BME280_ReadPressure+0x1c0>
		return 0; // avoid exception caused by division by zero
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	e110      	b.n	8001bd2 <BME280_ReadPressure+0x3da>
 80019b0:	20000a18 	.word	0x20000a18
 80019b4:	200009c4 	.word	0x200009c4
	}
	p = 1048576 - press_raw;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80019be:	f04f 0400 	mov.w	r4, #0
 80019c2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p = (((p << 31) - val2) * 3125) / val1;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	ea4f 0953 	mov.w	r9, r3, lsr #1
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80019d2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80019d6:	4645      	mov	r5, r8
 80019d8:	464e      	mov	r6, r9
 80019da:	1aed      	subs	r5, r5, r3
 80019dc:	eb66 0604 	sbc.w	r6, r6, r4
 80019e0:	46a8      	mov	r8, r5
 80019e2:	46b1      	mov	r9, r6
 80019e4:	eb18 0308 	adds.w	r3, r8, r8
 80019e8:	eb49 0409 	adc.w	r4, r9, r9
 80019ec:	4698      	mov	r8, r3
 80019ee:	46a1      	mov	r9, r4
 80019f0:	eb18 0805 	adds.w	r8, r8, r5
 80019f4:	eb49 0906 	adc.w	r9, r9, r6
 80019f8:	f04f 0100 	mov.w	r1, #0
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	ea4f 1289 	mov.w	r2, r9, lsl #6
 8001a04:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 8001a08:	ea4f 1188 	mov.w	r1, r8, lsl #6
 8001a0c:	eb18 0801 	adds.w	r8, r8, r1
 8001a10:	eb49 0902 	adc.w	r9, r9, r2
 8001a14:	f04f 0100 	mov.w	r1, #0
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001a20:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8001a24:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001a28:	4688      	mov	r8, r1
 8001a2a:	4691      	mov	r9, r2
 8001a2c:	eb18 0805 	adds.w	r8, r8, r5
 8001a30:	eb49 0906 	adc.w	r9, r9, r6
 8001a34:	f04f 0100 	mov.w	r1, #0
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001a40:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8001a44:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001a48:	4688      	mov	r8, r1
 8001a4a:	4691      	mov	r9, r2
 8001a4c:	eb18 0005 	adds.w	r0, r8, r5
 8001a50:	eb49 0106 	adc.w	r1, r9, r6
 8001a54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a58:	f7ff fa24 	bl	8000ea4 <__aeabi_ldivmod>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	460c      	mov	r4, r1
 8001a60:	e9c7 3402 	strd	r3, r4, [r7, #8]
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001a64:	4b5d      	ldr	r3, [pc, #372]	; (8001bdc <BME280_ReadPressure+0x3e4>)
 8001a66:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001a6a:	b219      	sxth	r1, r3
 8001a6c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001a70:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	f04f 0400 	mov.w	r4, #0
 8001a7c:	0b6b      	lsrs	r3, r5, #13
 8001a7e:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001a82:	1374      	asrs	r4, r6, #13
 8001a84:	fb03 f502 	mul.w	r5, r3, r2
 8001a88:	fb01 f004 	mul.w	r0, r1, r4
 8001a8c:	4428      	add	r0, r5
 8001a8e:	fba1 1203 	umull	r1, r2, r1, r3
 8001a92:	1883      	adds	r3, r0, r2
 8001a94:	461a      	mov	r2, r3
 8001a96:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	f04f 0400 	mov.w	r4, #0
 8001aa2:	0b6b      	lsrs	r3, r5, #13
 8001aa4:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001aa8:	1374      	asrs	r4, r6, #13
 8001aaa:	fb03 f502 	mul.w	r5, r3, r2
 8001aae:	fb01 f004 	mul.w	r0, r1, r4
 8001ab2:	4428      	add	r0, r5
 8001ab4:	fba1 1203 	umull	r1, r2, r1, r3
 8001ab8:	1883      	adds	r3, r0, r2
 8001aba:	461a      	mov	r2, r3
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	f04f 0400 	mov.w	r4, #0
 8001ac4:	0e4b      	lsrs	r3, r1, #25
 8001ac6:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 8001aca:	1654      	asrs	r4, r2, #25
 8001acc:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001ad0:	4b42      	ldr	r3, [pc, #264]	; (8001bdc <BME280_ReadPressure+0x3e4>)
 8001ad2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ad6:	b21b      	sxth	r3, r3
 8001ad8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	fb04 f102 	mul.w	r1, r4, r2
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	fb03 f202 	mul.w	r2, r3, r2
 8001ae8:	1888      	adds	r0, r1, r2
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	fba2 1203 	umull	r1, r2, r2, r3
 8001af0:	1883      	adds	r3, r0, r2
 8001af2:	461a      	mov	r2, r3
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	f04f 0400 	mov.w	r4, #0
 8001afc:	0ccb      	lsrs	r3, r1, #19
 8001afe:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001b02:	14d4      	asrs	r4, r2, #19
 8001b04:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001b08:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001b0c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001b10:	eb11 0803 	adds.w	r8, r1, r3
 8001b14:	eb42 0904 	adc.w	r9, r2, r4
 8001b18:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001b1c:	eb13 0508 	adds.w	r5, r3, r8
 8001b20:	eb44 0609 	adc.w	r6, r4, r9
 8001b24:	f04f 0100 	mov.w	r1, #0
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	0a29      	lsrs	r1, r5, #8
 8001b2e:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8001b32:	1232      	asrs	r2, r6, #8
 8001b34:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <BME280_ReadPressure+0x3e4>)
 8001b36:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b3a:	b21d      	sxth	r5, r3
 8001b3c:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001b40:	f04f 0800 	mov.w	r8, #0
 8001b44:	f04f 0900 	mov.w	r9, #0
 8001b48:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8001b4c:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001b50:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001b54:	eb18 0301 	adds.w	r3, r8, r1
 8001b58:	eb49 0402 	adc.w	r4, r9, r2
 8001b5c:	e9c7 3402 	strd	r3, r4, [r7, #8]
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001b60:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	f04f 0400 	mov.w	r4, #0
 8001b6c:	0a0b      	lsrs	r3, r1, #8
 8001b6e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b72:	1214      	asrs	r4, r2, #8
 8001b74:	461a      	mov	r2, r3
 8001b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7a:	fb03 f502 	mul.w	r5, r3, r2
 8001b7e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001b82:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	ea03 0801 	and.w	r8, r3, r1
 8001b8e:	ea04 0902 	and.w	r9, r4, r2
 8001b92:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <BME280_ReadPressure+0x3e8>)
 8001b94:	fb02 f109 	mul.w	r1, r2, r9
 8001b98:	2200      	movs	r2, #0
 8001b9a:	fb02 f208 	mul.w	r2, r2, r8
 8001b9e:	440a      	add	r2, r1
 8001ba0:	490f      	ldr	r1, [pc, #60]	; (8001be0 <BME280_ReadPressure+0x3e8>)
 8001ba2:	fba8 0101 	umull	r0, r1, r8, r1
 8001ba6:	1853      	adds	r3, r2, r1
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4a0e      	ldr	r2, [pc, #56]	; (8001be4 <BME280_ReadPressure+0x3ec>)
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	f7ff f978 	bl	8000ea4 <__aeabi_ldivmod>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	460c      	mov	r4, r1
 8001bb8:	442b      	add	r3, r5
 8001bba:	607b      	str	r3, [r7, #4]
	press_float = pres_int / 100.0f;
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7fe ffa3 	bl	8000b08 <__aeabi_ui2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4908      	ldr	r1, [pc, #32]	; (8001be8 <BME280_ReadPressure+0x3f0>)
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff f8aa 	bl	8000d20 <__aeabi_fdiv>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
  return press_float;
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3728      	adds	r7, #40	; 0x28
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 8001bdc:	200009c4 	.word	0x200009c4
 8001be0:	0005f5e1 	.word	0x0005f5e1
 8001be4:	000186a0 	.word	0x000186a0
 8001be8:	42c80000 	.word	0x42c80000

08001bec <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001bf8:	f7ff fdac 	bl	8001754 <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8001bfc:	1cbb      	adds	r3, r7, #2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	20fd      	movs	r0, #253	; 0xfd
 8001c02:	f7ff fc06 	bl	8001412 <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 8001c06:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 8001c0e:	4b32      	ldr	r3, [pc, #200]	; (8001cd8 <BME280_ReadHumidity+0xec>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001c16:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	039a      	lsls	r2, r3, #14
 8001c1c:	4b2f      	ldr	r3, [pc, #188]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c1e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001c22:	051b      	lsls	r3, r3, #20
 8001c24:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c26:	4b2d      	ldr	r3, [pc, #180]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c28:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	fb03 f301 	mul.w	r3, r3, r1
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c34:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c36:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001c3a:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001c3c:	4a27      	ldr	r2, [pc, #156]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c3e:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001c42:	4611      	mov	r1, r2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	fb02 f201 	mul.w	r2, r2, r1
 8001c4a:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001c4c:	4923      	ldr	r1, [pc, #140]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c4e:	7f09      	ldrb	r1, [r1, #28]
 8001c50:	4608      	mov	r0, r1
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	fb01 f100 	mul.w	r1, r1, r0
 8001c58:	12c9      	asrs	r1, r1, #11
 8001c5a:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001c5e:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001c62:	1292      	asrs	r2, r2, #10
 8001c64:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8001c68:	491c      	ldr	r1, [pc, #112]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c6a:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001c6e:	fb01 f202 	mul.w	r2, r1, r2
 8001c72:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001c76:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	13db      	asrs	r3, r3, #15
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	13d2      	asrs	r2, r2, #15
 8001c86:	fb02 f303 	mul.w	r3, r2, r3
 8001c8a:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8001c8c:	4a13      	ldr	r2, [pc, #76]	; (8001cdc <BME280_ReadHumidity+0xf0>)
 8001c8e:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001c90:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8001c94:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001ca2:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001caa:	bfa8      	it	ge
 8001cac:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001cb0:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	131b      	asrs	r3, r3, #12
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe ff2a 	bl	8000b10 <__aeabi_i2f>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60fb      	str	r3, [r7, #12]
	hum_float /= 1024.0f;
 8001cc0:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f7ff f82b 	bl	8000d20 <__aeabi_fdiv>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	60fb      	str	r3, [r7, #12]
  return hum_float;
 8001cce:	68fb      	ldr	r3, [r7, #12]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20000a18 	.word	0x20000a18
 8001cdc:	200009c4 	.word	0x200009c4

08001ce0 <BME280_Init>:
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
  return att;
}
//------------------------------------------------
void BME280_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	71fb      	strb	r3, [r7, #7]
    uint32_t value32 = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	603b      	str	r3, [r7, #0]
	value = BME280_ReadReg(BME280_REG_ID);
 8001cee:	20d0      	movs	r0, #208	; 0xd0
 8001cf0:	f7ff fb5e 	bl	80013b0 <BME280_ReadReg>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	71fb      	strb	r3, [r7, #7]
	
	if(value !=BME280_ID)
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	2b60      	cmp	r3, #96	; 0x60
 8001cfc:	d003      	beq.n	8001d06 <BME280_Init+0x26>
	{
		BME280_Error("[ ERROR ] BME280 Init: Invalid ID\n");
 8001cfe:	4820      	ldr	r0, [pc, #128]	; (8001d80 <BME280_Init+0xa0>)
 8001d00:	f7ff fa8a 	bl	8001218 <BME280_Error>
		return;
 8001d04:	e039      	b.n	8001d7a <BME280_Init+0x9a>
	}
    
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001d06:	21b6      	movs	r1, #182	; 0xb6
 8001d08:	20e0      	movs	r0, #224	; 0xe0
 8001d0a:	f7ff fb3f 	bl	800138c <BME280_WriteReg>
	
    while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE);
 8001d0e:	bf00      	nop
 8001d10:	f7ff fbc0 	bl	8001494 <BME280_ReadStatus>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1f8      	bne.n	8001d10 <BME280_Init+0x30>
	
    BME280_ReadCoefficients();
 8001d1e:	f7ff fbc9 	bl	80014b4 <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 8001d22:	20a0      	movs	r0, #160	; 0xa0
 8001d24:	f7ff fc52 	bl	80015cc <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 8001d28:	2008      	movs	r0, #8
 8001d2a:	f7ff fc6e 	bl	800160a <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 8001d2e:	2060      	movs	r0, #96	; 0x60
 8001d30:	f7ff fc8a 	bl	8001648 <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 8001d34:	2008      	movs	r0, #8
 8001d36:	f7ff fca6 	bl	8001686 <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f7ff fcc2 	bl	80016c4 <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001d40:	20f4      	movs	r0, #244	; 0xf4
 8001d42:	f7ff fb35 	bl	80013b0 <BME280_ReadReg>
 8001d46:	4603      	mov	r3, r0
 8001d48:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8001d4a:	20f2      	movs	r0, #242	; 0xf2
 8001d4c:	f7ff fb30 	bl	80013b0 <BME280_ReadReg>
 8001d50:	4603      	mov	r3, r0
 8001d52:	021b      	lsls	r3, r3, #8
 8001d54:	461a      	mov	r2, r3
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	603b      	str	r3, [r7, #0]
	
	BME280_SetMode(BME280_MODE_NORMAL);
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	f7ff fcda 	bl	8001716 <BME280_SetMode>
    
    BME280_CurrentWeatherData.humidity = 0;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <BME280_Init+0xa4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
    BME280_CurrentWeatherData.pressure = 0;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <BME280_Init+0xa4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	605a      	str	r2, [r3, #4]
    BME280_CurrentWeatherData.temperature = 0;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <BME280_Init+0xa4>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
    
    #ifdef BME280_DEBUG
        PC_Send("[ OK ] BME280_INIT\n");
 8001d74:	4804      	ldr	r0, [pc, #16]	; (8001d88 <BME280_Init+0xa8>)
 8001d76:	f000 fac7 	bl	8002308 <PC_Send>
    #endif
}
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	080061a8 	.word	0x080061a8
 8001d84:	20000098 	.word	0x20000098
 8001d88:	080061cc 	.word	0x080061cc
 8001d8c:	00000000 	.word	0x00000000

08001d90 <BME280_GetWeatherData>:
//------------------------------------------------
BME280_WeatherData *BME280_GetWeatherData()
{
 8001d90:	b598      	push	{r3, r4, r7, lr}
 8001d92:	af00      	add	r7, sp, #0
    BME280_CurrentWeatherData.humidity = (int)roundf(BME280_ReadHumidity());
 8001d94:	f7ff ff2a 	bl	8001bec <BME280_ReadHumidity>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f004 f97a 	bl	8006094 <roundf>
 8001da0:	4603      	mov	r3, r0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff f858 	bl	8000e58 <__aeabi_f2iz>
 8001da8:	4602      	mov	r2, r0
 8001daa:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <BME280_GetWeatherData+0x80>)
 8001dac:	601a      	str	r2, [r3, #0]
    BME280_CurrentWeatherData.pressure = (int)roundf(BME280_ReadPressure() * 0.00075);
 8001dae:	f7ff fd23 	bl	80017f8 <BME280_ReadPressure>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7fe fb37 	bl	8000428 <__aeabi_f2d>
 8001dba:	a313      	add	r3, pc, #76	; (adr r3, 8001e08 <BME280_GetWeatherData+0x78>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	f7fe fb8a 	bl	80004d8 <__aeabi_dmul>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	460c      	mov	r4, r1
 8001dc8:	4618      	mov	r0, r3
 8001dca:	4621      	mov	r1, r4
 8001dcc:	f7fe fd96 	bl	80008fc <__aeabi_d2f>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f004 f95e 	bl	8006094 <roundf>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff f83c 	bl	8000e58 <__aeabi_f2iz>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <BME280_GetWeatherData+0x80>)
 8001de4:	605a      	str	r2, [r3, #4]
    BME280_CurrentWeatherData.temperature = (int)roundf(BME280_ReadTemperature());
 8001de6:	f7ff fcb5 	bl	8001754 <BME280_ReadTemperature>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f004 f951 	bl	8006094 <roundf>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff f82f 	bl	8000e58 <__aeabi_f2iz>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <BME280_GetWeatherData+0x80>)
 8001dfe:	609a      	str	r2, [r3, #8]
    
    return &BME280_CurrentWeatherData;
 8001e00:	4b03      	ldr	r3, [pc, #12]	; (8001e10 <BME280_GetWeatherData+0x80>)
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	bd98      	pop	{r3, r4, r7, pc}
 8001e06:	bf00      	nop
 8001e08:	bc6a7efa 	.word	0xbc6a7efa
 8001e0c:	3f489374 	.word	0x3f489374
 8001e10:	20000098 	.word	0x20000098

08001e14 <ESP8266_Init>:
UART_HandleTypeDef *ESP8266_huart;
GPIO_TypeDef *ESP8266_PinPort;
uint32_t ESP8266_PinNum;

void ESP8266_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *pinPort, uint32_t pinNum)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
    ESP8266_PinPort = pinPort;
 8001e20:	4a06      	ldr	r2, [pc, #24]	; (8001e3c <ESP8266_Init+0x28>)
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	6013      	str	r3, [r2, #0]
    ESP8266_PinNum = pinNum;
 8001e26:	4a06      	ldr	r2, [pc, #24]	; (8001e40 <ESP8266_Init+0x2c>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6013      	str	r3, [r2, #0]
    ESP8266_huart = huart;
 8001e2c:	4a05      	ldr	r2, [pc, #20]	; (8001e44 <ESP8266_Init+0x30>)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6013      	str	r3, [r2, #0]
}
 8001e32:	bf00      	nop
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	20000ae0 	.word	0x20000ae0
 8001e40:	20000a9c 	.word	0x20000a9c
 8001e44:	200000a4 	.word	0x200000a4

08001e48 <ESP8266_ON>:

void ESP8266_ON()
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ESP8266_PinPort, ESP8266_PinNum, GPIO_PIN_SET);
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <ESP8266_ON+0x1c>)
 8001e4e:	6818      	ldr	r0, [r3, #0]
 8001e50:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <ESP8266_ON+0x20>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	2201      	movs	r2, #1
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f001 fcc1 	bl	80037e0 <HAL_GPIO_WritePin>
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000ae0 	.word	0x20000ae0
 8001e68:	20000a9c 	.word	0x20000a9c

08001e6c <ESP8266_OFF>:

void ESP8266_OFF()
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ESP8266_PinPort, ESP8266_PinNum, GPIO_PIN_RESET);
 8001e70:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <ESP8266_OFF+0x1c>)
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <ESP8266_OFF+0x20>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f001 fcaf 	bl	80037e0 <HAL_GPIO_WritePin>
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000ae0 	.word	0x20000ae0
 8001e8c:	20000a9c 	.word	0x20000a9c

08001e90 <ESP8266_Error>:
        PC_Send("[ OK ] ESP8266_RESTART\n");
    #endif
}

void ESP8266_Error(char *errorMessage)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
    PC_Send(errorMessage);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 fa35 	bl	8002308 <PC_Send>
    PC_Send("\n");
 8001e9e:	4806      	ldr	r0, [pc, #24]	; (8001eb8 <ESP8266_Error+0x28>)
 8001ea0:	f000 fa32 	bl	8002308 <PC_Send>
    
    while (1)
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001ea4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ea8:	4804      	ldr	r0, [pc, #16]	; (8001ebc <ESP8266_Error+0x2c>)
 8001eaa:	f001 fcb1 	bl	8003810 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8001eae:	2064      	movs	r0, #100	; 0x64
 8001eb0:	f000 fdfa 	bl	8002aa8 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001eb4:	e7f6      	b.n	8001ea4 <ESP8266_Error+0x14>
 8001eb6:	bf00      	nop
 8001eb8:	0800625c 	.word	0x0800625c
 8001ebc:	40011000 	.word	0x40011000

08001ec0 <ESP8266_ConnectTo>:
        PC_Send("[ OK ] ESP8266_DISABLE_ECHO\n");
    #endif
}

void ESP8266_ConnectTo(char *wifiName, char *password)
{
 8001ec0:	b590      	push	{r4, r7, lr}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
	sprintf(ESP_TX_buff, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", wifiName, password);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	491f      	ldr	r1, [pc, #124]	; (8001f4c <ESP8266_ConnectTo+0x8c>)
 8001ed0:	481f      	ldr	r0, [pc, #124]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001ed2:	f003 fcb3 	bl	800583c <siprintf>
	HAL_UART_Transmit(ESP8266_huart,(uint8_t*)ESP_TX_buff, strlen(ESP_TX_buff), 100);
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <ESP8266_ConnectTo+0x94>)
 8001ed8:	681c      	ldr	r4, [r3, #0]
 8001eda:	481d      	ldr	r0, [pc, #116]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001edc:	f7fe f938 	bl	8000150 <strlen>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	2364      	movs	r3, #100	; 0x64
 8001ee6:	491a      	ldr	r1, [pc, #104]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001ee8:	4620      	mov	r0, r4
 8001eea:	f003 fa12 	bl	8005312 <HAL_UART_Transmit>
	
    memset(ESP_RX_buff, 0, ESP_RX_buff_size);
 8001eee:	2240      	movs	r2, #64	; 0x40
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4819      	ldr	r0, [pc, #100]	; (8001f58 <ESP8266_ConnectTo+0x98>)
 8001ef4:	f003 fc9a 	bl	800582c <memset>
	do
	{
		HAL_UART_Receive(ESP8266_huart, (uint8_t *)ESP_RX_buff, ESP_RX_buff_size, 1000);
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <ESP8266_ConnectTo+0x94>)
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f00:	2240      	movs	r2, #64	; 0x40
 8001f02:	4915      	ldr	r1, [pc, #84]	; (8001f58 <ESP8266_ConnectTo+0x98>)
 8001f04:	f003 fa9e 	bl	8005444 <HAL_UART_Receive>
        
        if(strstr(ESP_RX_buff, "ERROR") != NULL)
 8001f08:	4914      	ldr	r1, [pc, #80]	; (8001f5c <ESP8266_ConnectTo+0x9c>)
 8001f0a:	4813      	ldr	r0, [pc, #76]	; (8001f58 <ESP8266_ConnectTo+0x98>)
 8001f0c:	f003 fcb6 	bl	800587c <strstr>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d007      	beq.n	8001f26 <ESP8266_ConnectTo+0x66>
        {
           sprintf(ESP_TX_buff, "[ ERROR ] Connect to %s\n", wifiName);
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	4911      	ldr	r1, [pc, #68]	; (8001f60 <ESP8266_ConnectTo+0xa0>)
 8001f1a:	480d      	ldr	r0, [pc, #52]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001f1c:	f003 fc8e 	bl	800583c <siprintf>
           ESP8266_Error(ESP_RX_buff);
 8001f20:	480d      	ldr	r0, [pc, #52]	; (8001f58 <ESP8266_ConnectTo+0x98>)
 8001f22:	f7ff ffb5 	bl	8001e90 <ESP8266_Error>
        }
        
	} while(strstr(ESP_RX_buff, "WIFI GOT IP") == NULL);
 8001f26:	490f      	ldr	r1, [pc, #60]	; (8001f64 <ESP8266_ConnectTo+0xa4>)
 8001f28:	480b      	ldr	r0, [pc, #44]	; (8001f58 <ESP8266_ConnectTo+0x98>)
 8001f2a:	f003 fca7 	bl	800587c <strstr>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0e1      	beq.n	8001ef8 <ESP8266_ConnectTo+0x38>
    
    #ifdef ESP8266_DEBUG
        sprintf(ESP_TX_buff, "[ OK ] Connect to %s\n", wifiName);
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	490c      	ldr	r1, [pc, #48]	; (8001f68 <ESP8266_ConnectTo+0xa8>)
 8001f38:	4805      	ldr	r0, [pc, #20]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001f3a:	f003 fc7f 	bl	800583c <siprintf>
        PC_Send(ESP_TX_buff);
 8001f3e:	4804      	ldr	r0, [pc, #16]	; (8001f50 <ESP8266_ConnectTo+0x90>)
 8001f40:	f000 f9e2 	bl	8002308 <PC_Send>
    #endif
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd90      	pop	{r4, r7, pc}
 8001f4c:	08006338 	.word	0x08006338
 8001f50:	20000a5c 	.word	0x20000a5c
 8001f54:	200000a4 	.word	0x200000a4
 8001f58:	20000980 	.word	0x20000980
 8001f5c:	080061ec 	.word	0x080061ec
 8001f60:	08006354 	.word	0x08006354
 8001f64:	08006370 	.word	0x08006370
 8001f68:	0800637c 	.word	0x0800637c

08001f6c <ESP8266_DisconnectFromWifi>:

void ESP8266_DisconnectFromWifi()
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
	char *str = "AT+CWQAP\r\n";
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <ESP8266_DisconnectFromWifi+0x78>)
 8001f74:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(ESP8266_huart,(uint8_t*)str, strlen(str), 100);
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <ESP8266_DisconnectFromWifi+0x7c>)
 8001f78:	681c      	ldr	r4, [r3, #0]
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7fe f8e8 	bl	8000150 <strlen>
 8001f80:	4603      	mov	r3, r0
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	2364      	movs	r3, #100	; 0x64
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f003 f9c2 	bl	8005312 <HAL_UART_Transmit>
	
	memset(ESP_RX_buff, 0, ESP_RX_buff_size);
 8001f8e:	2240      	movs	r2, #64	; 0x40
 8001f90:	2100      	movs	r1, #0
 8001f92:	4816      	ldr	r0, [pc, #88]	; (8001fec <ESP8266_DisconnectFromWifi+0x80>)
 8001f94:	f003 fc4a 	bl	800582c <memset>
	
	do
	{
		HAL_UART_Receive(ESP8266_huart, (uint8_t *)ESP_RX_buff, ESP_RX_buff_size, 100);
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <ESP8266_DisconnectFromWifi+0x7c>)
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	2364      	movs	r3, #100	; 0x64
 8001f9e:	2240      	movs	r2, #64	; 0x40
 8001fa0:	4912      	ldr	r1, [pc, #72]	; (8001fec <ESP8266_DisconnectFromWifi+0x80>)
 8001fa2:	f003 fa4f 	bl	8005444 <HAL_UART_Receive>
		
	}while(strstr(ESP_RX_buff, "OK") == NULL && strstr(ESP_RX_buff, "ERROR") == NULL);
 8001fa6:	4912      	ldr	r1, [pc, #72]	; (8001ff0 <ESP8266_DisconnectFromWifi+0x84>)
 8001fa8:	4810      	ldr	r0, [pc, #64]	; (8001fec <ESP8266_DisconnectFromWifi+0x80>)
 8001faa:	f003 fc67 	bl	800587c <strstr>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d106      	bne.n	8001fc2 <ESP8266_DisconnectFromWifi+0x56>
 8001fb4:	490f      	ldr	r1, [pc, #60]	; (8001ff4 <ESP8266_DisconnectFromWifi+0x88>)
 8001fb6:	480d      	ldr	r0, [pc, #52]	; (8001fec <ESP8266_DisconnectFromWifi+0x80>)
 8001fb8:	f003 fc60 	bl	800587c <strstr>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0ea      	beq.n	8001f98 <ESP8266_DisconnectFromWifi+0x2c>
    
    if(strstr(ESP_RX_buff, "OK") == NULL)
 8001fc2:	490b      	ldr	r1, [pc, #44]	; (8001ff0 <ESP8266_DisconnectFromWifi+0x84>)
 8001fc4:	4809      	ldr	r0, [pc, #36]	; (8001fec <ESP8266_DisconnectFromWifi+0x80>)
 8001fc6:	f003 fc59 	bl	800587c <strstr>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d102      	bne.n	8001fd6 <ESP8266_DisconnectFromWifi+0x6a>
    {
        ESP8266_Error("[ ERROR ] ESP8266_WIFI_DISCONNECT_ERROR");
 8001fd0:	4809      	ldr	r0, [pc, #36]	; (8001ff8 <ESP8266_DisconnectFromWifi+0x8c>)
 8001fd2:	f7ff ff5d 	bl	8001e90 <ESP8266_Error>
    }
    
    #ifdef ESP8266_DEBUG
        PC_Send("[ OK ] ESP8266_WIFI_DISCONNECT\n");
 8001fd6:	4809      	ldr	r0, [pc, #36]	; (8001ffc <ESP8266_DisconnectFromWifi+0x90>)
 8001fd8:	f000 f996 	bl	8002308 <PC_Send>
    #endif
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd90      	pop	{r4, r7, pc}
 8001fe4:	08006394 	.word	0x08006394
 8001fe8:	200000a4 	.word	0x200000a4
 8001fec:	20000980 	.word	0x20000980
 8001ff0:	08006218 	.word	0x08006218
 8001ff4:	080061ec 	.word	0x080061ec
 8001ff8:	080063a0 	.word	0x080063a0
 8001ffc:	080063c8 	.word	0x080063c8

08002000 <ESP8266_SendRequest>:
/*
    Send request
*/

void ESP8266_SendRequest(char *type, char *ip, uint8_t port, char *request)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	4613      	mov	r3, r2
 800200e:	71fb      	strb	r3, [r7, #7]
    ESP8266_AT_CIPSTART(type, ip, port);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	461a      	mov	r2, r3
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f000 f80a 	bl	8002030 <ESP8266_AT_CIPSTART>
    ESP8266_AT_CIPSEND(request);
 800201c:	6838      	ldr	r0, [r7, #0]
 800201e:	f000 f857 	bl	80020d0 <ESP8266_AT_CIPSEND>
	ESP8266_AT_SendData(request);
 8002022:	6838      	ldr	r0, [r7, #0]
 8002024:	f000 f8a6 	bl	8002174 <ESP8266_AT_SendData>
}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <ESP8266_AT_CIPSTART>:

void ESP8266_AT_CIPSTART(char *type, char *ip, uint8_t port)
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b087      	sub	sp, #28
 8002034:	af02      	add	r7, sp, #8
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	4613      	mov	r3, r2
 800203c:	71fb      	strb	r3, [r7, #7]
    sprintf(ESP_TX_buff, "AT+CIPSTART=\"%s\",\"%s\",%d\r\n", type, ip, port);
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	491a      	ldr	r1, [pc, #104]	; (80020b0 <ESP8266_AT_CIPSTART+0x80>)
 8002048:	481a      	ldr	r0, [pc, #104]	; (80020b4 <ESP8266_AT_CIPSTART+0x84>)
 800204a:	f003 fbf7 	bl	800583c <siprintf>
	HAL_UART_Transmit(ESP8266_huart,(uint8_t*)ESP_TX_buff, strlen(ESP_TX_buff), 100);
 800204e:	4b1a      	ldr	r3, [pc, #104]	; (80020b8 <ESP8266_AT_CIPSTART+0x88>)
 8002050:	681c      	ldr	r4, [r3, #0]
 8002052:	4818      	ldr	r0, [pc, #96]	; (80020b4 <ESP8266_AT_CIPSTART+0x84>)
 8002054:	f7fe f87c 	bl	8000150 <strlen>
 8002058:	4603      	mov	r3, r0
 800205a:	b29a      	uxth	r2, r3
 800205c:	2364      	movs	r3, #100	; 0x64
 800205e:	4915      	ldr	r1, [pc, #84]	; (80020b4 <ESP8266_AT_CIPSTART+0x84>)
 8002060:	4620      	mov	r0, r4
 8002062:	f003 f956 	bl	8005312 <HAL_UART_Transmit>
	
	memset(ESP_RX_buff, 0, ESP_RX_buff_size);
 8002066:	2240      	movs	r2, #64	; 0x40
 8002068:	2100      	movs	r1, #0
 800206a:	4814      	ldr	r0, [pc, #80]	; (80020bc <ESP8266_AT_CIPSTART+0x8c>)
 800206c:	f003 fbde 	bl	800582c <memset>
	do
	{
		HAL_UART_Receive(ESP8266_huart, (uint8_t *)ESP_RX_buff, ESP_RX_buff_size, 100);
 8002070:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <ESP8266_AT_CIPSTART+0x88>)
 8002072:	6818      	ldr	r0, [r3, #0]
 8002074:	2364      	movs	r3, #100	; 0x64
 8002076:	2240      	movs	r2, #64	; 0x40
 8002078:	4910      	ldr	r1, [pc, #64]	; (80020bc <ESP8266_AT_CIPSTART+0x8c>)
 800207a:	f003 f9e3 	bl	8005444 <HAL_UART_Receive>
        
        if(strstr(ESP_RX_buff, "ERROR") != NULL)
 800207e:	4910      	ldr	r1, [pc, #64]	; (80020c0 <ESP8266_AT_CIPSTART+0x90>)
 8002080:	480e      	ldr	r0, [pc, #56]	; (80020bc <ESP8266_AT_CIPSTART+0x8c>)
 8002082:	f003 fbfb 	bl	800587c <strstr>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <ESP8266_AT_CIPSTART+0x62>
            ESP8266_Error("[ ERROR ] ESP8266_AT_CIPSTART_ERROR");
 800208c:	480d      	ldr	r0, [pc, #52]	; (80020c4 <ESP8266_AT_CIPSTART+0x94>)
 800208e:	f7ff feff 	bl	8001e90 <ESP8266_Error>
 
	} while(strstr(ESP_RX_buff, "OK") == NULL);
 8002092:	490d      	ldr	r1, [pc, #52]	; (80020c8 <ESP8266_AT_CIPSTART+0x98>)
 8002094:	4809      	ldr	r0, [pc, #36]	; (80020bc <ESP8266_AT_CIPSTART+0x8c>)
 8002096:	f003 fbf1 	bl	800587c <strstr>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0e7      	beq.n	8002070 <ESP8266_AT_CIPSTART+0x40>
    
    #ifdef ESP8266_DEBUG
        PC_Send("[ OK ] ESP8266_AT_CIPSTART\n");
 80020a0:	480a      	ldr	r0, [pc, #40]	; (80020cc <ESP8266_AT_CIPSTART+0x9c>)
 80020a2:	f000 f931 	bl	8002308 <PC_Send>
    #endif
}
 80020a6:	bf00      	nop
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd90      	pop	{r4, r7, pc}
 80020ae:	bf00      	nop
 80020b0:	080063e8 	.word	0x080063e8
 80020b4:	20000a5c 	.word	0x20000a5c
 80020b8:	200000a4 	.word	0x200000a4
 80020bc:	20000980 	.word	0x20000980
 80020c0:	080061ec 	.word	0x080061ec
 80020c4:	08006404 	.word	0x08006404
 80020c8:	08006218 	.word	0x08006218
 80020cc:	08006428 	.word	0x08006428

080020d0 <ESP8266_AT_CIPSEND>:

void ESP8266_AT_CIPSEND(char *request)
{
 80020d0:	b590      	push	{r4, r7, lr}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    sprintf(ESP_TX_buff, "AT+CIPSEND=%d\r\n", strlen(request) + 2);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7fe f839 	bl	8000150 <strlen>
 80020de:	4603      	mov	r3, r0
 80020e0:	3302      	adds	r3, #2
 80020e2:	461a      	mov	r2, r3
 80020e4:	491b      	ldr	r1, [pc, #108]	; (8002154 <ESP8266_AT_CIPSEND+0x84>)
 80020e6:	481c      	ldr	r0, [pc, #112]	; (8002158 <ESP8266_AT_CIPSEND+0x88>)
 80020e8:	f003 fba8 	bl	800583c <siprintf>
	HAL_UART_Transmit(ESP8266_huart,(uint8_t*)ESP_TX_buff, strlen(ESP_TX_buff), 100);
 80020ec:	4b1b      	ldr	r3, [pc, #108]	; (800215c <ESP8266_AT_CIPSEND+0x8c>)
 80020ee:	681c      	ldr	r4, [r3, #0]
 80020f0:	4819      	ldr	r0, [pc, #100]	; (8002158 <ESP8266_AT_CIPSEND+0x88>)
 80020f2:	f7fe f82d 	bl	8000150 <strlen>
 80020f6:	4603      	mov	r3, r0
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	2364      	movs	r3, #100	; 0x64
 80020fc:	4916      	ldr	r1, [pc, #88]	; (8002158 <ESP8266_AT_CIPSEND+0x88>)
 80020fe:	4620      	mov	r0, r4
 8002100:	f003 f907 	bl	8005312 <HAL_UART_Transmit>
	
    memset(ESP_RX_buff, 0, ESP_RX_buff_size);
 8002104:	2240      	movs	r2, #64	; 0x40
 8002106:	2100      	movs	r1, #0
 8002108:	4815      	ldr	r0, [pc, #84]	; (8002160 <ESP8266_AT_CIPSEND+0x90>)
 800210a:	f003 fb8f 	bl	800582c <memset>
	do
	{
		HAL_UART_Receive(ESP8266_huart, (uint8_t *)ESP_RX_buff, ESP_RX_buff_size, 100);
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <ESP8266_AT_CIPSEND+0x8c>)
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	2364      	movs	r3, #100	; 0x64
 8002114:	2240      	movs	r2, #64	; 0x40
 8002116:	4912      	ldr	r1, [pc, #72]	; (8002160 <ESP8266_AT_CIPSEND+0x90>)
 8002118:	f003 f994 	bl	8005444 <HAL_UART_Receive>
        
        if(strstr(ESP_RX_buff, "ERROR") != NULL)
 800211c:	4911      	ldr	r1, [pc, #68]	; (8002164 <ESP8266_AT_CIPSEND+0x94>)
 800211e:	4810      	ldr	r0, [pc, #64]	; (8002160 <ESP8266_AT_CIPSEND+0x90>)
 8002120:	f003 fbac 	bl	800587c <strstr>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <ESP8266_AT_CIPSEND+0x66>
        {
            PC_Send(ESP_RX_buff);
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <ESP8266_AT_CIPSEND+0x90>)
 800212c:	f000 f8ec 	bl	8002308 <PC_Send>
            ESP8266_Error("[ ERROR ] ESP8266_AT_CIPSEND_ERROR");
 8002130:	480d      	ldr	r0, [pc, #52]	; (8002168 <ESP8266_AT_CIPSEND+0x98>)
 8002132:	f7ff fead 	bl	8001e90 <ESP8266_Error>
        }
            

	}while(strstr(ESP_RX_buff, "OK") == NULL);
 8002136:	490d      	ldr	r1, [pc, #52]	; (800216c <ESP8266_AT_CIPSEND+0x9c>)
 8002138:	4809      	ldr	r0, [pc, #36]	; (8002160 <ESP8266_AT_CIPSEND+0x90>)
 800213a:	f003 fb9f 	bl	800587c <strstr>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0e4      	beq.n	800210e <ESP8266_AT_CIPSEND+0x3e>
    
    #ifdef ESP8266_DEBUG
        PC_Send("[ OK ] ESP8266_AT_CIPSEND\n");
 8002144:	480a      	ldr	r0, [pc, #40]	; (8002170 <ESP8266_AT_CIPSEND+0xa0>)
 8002146:	f000 f8df 	bl	8002308 <PC_Send>
    #endif
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	bd90      	pop	{r4, r7, pc}
 8002152:	bf00      	nop
 8002154:	08006444 	.word	0x08006444
 8002158:	20000a5c 	.word	0x20000a5c
 800215c:	200000a4 	.word	0x200000a4
 8002160:	20000980 	.word	0x20000980
 8002164:	080061ec 	.word	0x080061ec
 8002168:	08006454 	.word	0x08006454
 800216c:	08006218 	.word	0x08006218
 8002170:	08006478 	.word	0x08006478

08002174 <ESP8266_AT_SendData>:

void ESP8266_AT_SendData(char *request)
{
 8002174:	b590      	push	{r4, r7, lr}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
    sprintf(ESP_TX_buff, "%s\r\n", request);
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	491b      	ldr	r1, [pc, #108]	; (80021ec <ESP8266_AT_SendData+0x78>)
 8002180:	481b      	ldr	r0, [pc, #108]	; (80021f0 <ESP8266_AT_SendData+0x7c>)
 8002182:	f003 fb5b 	bl	800583c <siprintf>
	HAL_UART_Transmit(ESP8266_huart,(uint8_t*)ESP_TX_buff, strlen(ESP_TX_buff), 100);
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <ESP8266_AT_SendData+0x80>)
 8002188:	681c      	ldr	r4, [r3, #0]
 800218a:	4819      	ldr	r0, [pc, #100]	; (80021f0 <ESP8266_AT_SendData+0x7c>)
 800218c:	f7fd ffe0 	bl	8000150 <strlen>
 8002190:	4603      	mov	r3, r0
 8002192:	b29a      	uxth	r2, r3
 8002194:	2364      	movs	r3, #100	; 0x64
 8002196:	4916      	ldr	r1, [pc, #88]	; (80021f0 <ESP8266_AT_SendData+0x7c>)
 8002198:	4620      	mov	r0, r4
 800219a:	f003 f8ba 	bl	8005312 <HAL_UART_Transmit>
    
    memset(ESP_temp_buff, 0, ESP_temp_buff_size);
 800219e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021a2:	2100      	movs	r1, #0
 80021a4:	4814      	ldr	r0, [pc, #80]	; (80021f8 <ESP8266_AT_SendData+0x84>)
 80021a6:	f003 fb41 	bl	800582c <memset>
	do
	{
		HAL_UART_Receive(ESP8266_huart, (uint8_t *)ESP_temp_buff, ESP_temp_buff_size, 200);
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <ESP8266_AT_SendData+0x80>)
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	23c8      	movs	r3, #200	; 0xc8
 80021b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021b4:	4910      	ldr	r1, [pc, #64]	; (80021f8 <ESP8266_AT_SendData+0x84>)
 80021b6:	f003 f945 	bl	8005444 <HAL_UART_Receive>
        
        if(strstr(ESP_temp_buff, "ERROR") != NULL)
 80021ba:	4910      	ldr	r1, [pc, #64]	; (80021fc <ESP8266_AT_SendData+0x88>)
 80021bc:	480e      	ldr	r0, [pc, #56]	; (80021f8 <ESP8266_AT_SendData+0x84>)
 80021be:	f003 fb5d 	bl	800587c <strstr>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <ESP8266_AT_SendData+0x5a>
            ESP8266_Error("[ ERROR ] ESP8266_SEND_REQUEST_ERROR");
 80021c8:	480d      	ldr	r0, [pc, #52]	; (8002200 <ESP8266_AT_SendData+0x8c>)
 80021ca:	f7ff fe61 	bl	8001e90 <ESP8266_Error>
        
	} while(strstr(ESP_temp_buff, "OK") == NULL);
 80021ce:	490d      	ldr	r1, [pc, #52]	; (8002204 <ESP8266_AT_SendData+0x90>)
 80021d0:	4809      	ldr	r0, [pc, #36]	; (80021f8 <ESP8266_AT_SendData+0x84>)
 80021d2:	f003 fb53 	bl	800587c <strstr>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0e6      	beq.n	80021aa <ESP8266_AT_SendData+0x36>
    
    #ifdef ESP8266_DEBUG
        PC_Send("[ OK ] ESP8266_SEND_REQUEST\n");
 80021dc:	480a      	ldr	r0, [pc, #40]	; (8002208 <ESP8266_AT_SendData+0x94>)
 80021de:	f000 f893 	bl	8002308 <PC_Send>
    #endif
    
    #ifdef ESP8266_SHOW_ANSWER_ON_REQUEST
        PC_Send(ESP_temp_buff);
    #endif
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd90      	pop	{r4, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	08006494 	.word	0x08006494
 80021f0:	20000a5c 	.word	0x20000a5c
 80021f4:	200000a4 	.word	0x200000a4
 80021f8:	20000180 	.word	0x20000180
 80021fc:	080061ec 	.word	0x080061ec
 8002200:	0800649c 	.word	0x0800649c
 8002204:	08006218 	.word	0x08006218
 8002208:	080064c4 	.word	0x080064c4

0800220c <main>:
uint32_t adcResult;

void PC_Send(char *str);

int main(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af02      	add	r7, sp, #8
	HAL_Init();
 8002212:	f000 fbe7 	bl	80029e4 <HAL_Init>

	SystemClock_Config();
 8002216:	f000 f88d 	bl	8002334 <SystemClock_Config>

	MX_GPIO_Init();
 800221a:	f000 f99b 	bl	8002554 <MX_GPIO_Init>
    MX_I2C1_Init();
 800221e:	f000 f917 	bl	8002450 <MX_I2C1_Init>
    MX_ADC1_Init();
 8002222:	f000 f8d7 	bl	80023d4 <MX_ADC1_Init>
    MX_USART2_UART_Init();
 8002226:	f000 f96b 	bl	8002500 <MX_USART2_UART_Init>
    MX_USART1_UART_Init();
 800222a:	f000 f93f 	bl	80024ac <MX_USART1_UART_Init>

    PC_Send("[ OK ] Start\n");
 800222e:	4828      	ldr	r0, [pc, #160]	; (80022d0 <main+0xc4>)
 8002230:	f000 f86a 	bl	8002308 <PC_Send>

    BME280_Init();
 8002234:	f7ff fd54 	bl	8001ce0 <BME280_Init>
    ESP8266_Init(&huart2, GPIOB, GPIO_PIN_11);
 8002238:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800223c:	4925      	ldr	r1, [pc, #148]	; (80022d4 <main+0xc8>)
 800223e:	4826      	ldr	r0, [pc, #152]	; (80022d8 <main+0xcc>)
 8002240:	f7ff fde8 	bl	8001e14 <ESP8266_Init>

    BME280_WeatherData *currentWeather = NULL;
 8002244:	2300      	movs	r3, #0
 8002246:	607b      	str	r3, [r7, #4]

    HAL_ADC_Start(&hadc1);
 8002248:	4824      	ldr	r0, [pc, #144]	; (80022dc <main+0xd0>)
 800224a:	f000 fd27 	bl	8002c9c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 800224e:	2164      	movs	r1, #100	; 0x64
 8002250:	4822      	ldr	r0, [pc, #136]	; (80022dc <main+0xd0>)
 8002252:	f000 fdfd 	bl	8002e50 <HAL_ADC_PollForConversion>
    adcResult = HAL_ADC_GetValue(&hadc1);
 8002256:	4821      	ldr	r0, [pc, #132]	; (80022dc <main+0xd0>)
 8002258:	f000 fef4 	bl	8003044 <HAL_ADC_GetValue>
 800225c:	4602      	mov	r2, r0
 800225e:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <main+0xd4>)
 8002260:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 8002262:	481e      	ldr	r0, [pc, #120]	; (80022dc <main+0xd0>)
 8002264:	f000 fdc8 	bl	8002df8 <HAL_ADC_Stop>

    //PA0
    sprintf(buff, "adcResult = %d", adcResult);
 8002268:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <main+0xd4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	491d      	ldr	r1, [pc, #116]	; (80022e4 <main+0xd8>)
 8002270:	481d      	ldr	r0, [pc, #116]	; (80022e8 <main+0xdc>)
 8002272:	f003 fae3 	bl	800583c <siprintf>
    PC_Send(buff);
 8002276:	481c      	ldr	r0, [pc, #112]	; (80022e8 <main+0xdc>)
 8002278:	f000 f846 	bl	8002308 <PC_Send>

    while (1)
    {
    	PC_Send("Begin\n");
 800227c:	481b      	ldr	r0, [pc, #108]	; (80022ec <main+0xe0>)
 800227e:	f000 f843 	bl	8002308 <PC_Send>

    	ESP8266_ON();
 8002282:	f7ff fde1 	bl	8001e48 <ESP8266_ON>
    	ESP8266_ConnectTo("MERCUSYS_7EBA", "3105vlad3010vlada");
 8002286:	491a      	ldr	r1, [pc, #104]	; (80022f0 <main+0xe4>)
 8002288:	481a      	ldr	r0, [pc, #104]	; (80022f4 <main+0xe8>)
 800228a:	f7ff fe19 	bl	8001ec0 <ESP8266_ConnectTo>

    	currentWeather = BME280_GetWeatherData();
 800228e:	f7ff fd7f 	bl	8001d90 <BME280_GetWeatherData>
 8002292:	6078      	str	r0, [r7, #4]
    	sprintf(buff, "GET /weatherStation/addWeather.php?t=%d&h=%d&p=%d", currentWeather->temperature, currentWeather->humidity, currentWeather->pressure);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6819      	ldr	r1, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	460b      	mov	r3, r1
 80022a4:	4914      	ldr	r1, [pc, #80]	; (80022f8 <main+0xec>)
 80022a6:	4810      	ldr	r0, [pc, #64]	; (80022e8 <main+0xdc>)
 80022a8:	f003 fac8 	bl	800583c <siprintf>
    	ESP8266_SendRequest("TCP", "192.168.1.102", 80, buff);
 80022ac:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <main+0xdc>)
 80022ae:	2250      	movs	r2, #80	; 0x50
 80022b0:	4912      	ldr	r1, [pc, #72]	; (80022fc <main+0xf0>)
 80022b2:	4813      	ldr	r0, [pc, #76]	; (8002300 <main+0xf4>)
 80022b4:	f7ff fea4 	bl	8002000 <ESP8266_SendRequest>

	    ESP8266_DisconnectFromWifi();
 80022b8:	f7ff fe58 	bl	8001f6c <ESP8266_DisconnectFromWifi>
	   	ESP8266_OFF();
 80022bc:	f7ff fdd6 	bl	8001e6c <ESP8266_OFF>

	   	PC_Send("End\n");
 80022c0:	4810      	ldr	r0, [pc, #64]	; (8002304 <main+0xf8>)
 80022c2:	f000 f821 	bl	8002308 <PC_Send>

	   	HAL_Delay(2 * 1000);
 80022c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80022ca:	f000 fbed 	bl	8002aa8 <HAL_Delay>
    	PC_Send("Begin\n");
 80022ce:	e7d5      	b.n	800227c <main+0x70>
 80022d0:	080064e4 	.word	0x080064e4
 80022d4:	40010c00 	.word	0x40010c00
 80022d8:	20000aa0 	.word	0x20000aa0
 80022dc:	200009e8 	.word	0x200009e8
 80022e0:	200009c0 	.word	0x200009c0
 80022e4:	080064f4 	.word	0x080064f4
 80022e8:	20000100 	.word	0x20000100
 80022ec:	08006504 	.word	0x08006504
 80022f0:	0800650c 	.word	0x0800650c
 80022f4:	08006520 	.word	0x08006520
 80022f8:	08006530 	.word	0x08006530
 80022fc:	08006564 	.word	0x08006564
 8002300:	08006574 	.word	0x08006574
 8002304:	08006578 	.word	0x08006578

08002308 <PC_Send>:
    }
}

void PC_Send(char *str)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),1000);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7fd ff1d 	bl	8000150 <strlen>
 8002316:	4603      	mov	r3, r0
 8002318:	b29a      	uxth	r2, r3
 800231a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	4803      	ldr	r0, [pc, #12]	; (8002330 <PC_Send+0x28>)
 8002322:	f002 fff6 	bl	8005312 <HAL_UART_Transmit>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000a1c 	.word	0x20000a1c

08002334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b094      	sub	sp, #80	; 0x50
 8002338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800233a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800233e:	2228      	movs	r2, #40	; 0x28
 8002340:	2100      	movs	r1, #0
 8002342:	4618      	mov	r0, r3
 8002344:	f003 fa72 	bl	800582c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002364:	2302      	movs	r3, #2
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002368:	2301      	movs	r3, #1
 800236a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800236c:	2310      	movs	r3, #16
 800236e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002370:	2300      	movs	r3, #0
 8002372:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002374:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002378:	4618      	mov	r0, r3
 800237a:	f002 f9ef 	bl	800475c <HAL_RCC_OscConfig>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8002384:	f000 f948 	bl	8002618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002388:	230f      	movs	r3, #15
 800238a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800238c:	2300      	movs	r3, #0
 800238e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002394:	2300      	movs	r3, #0
 8002396:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	2100      	movs	r1, #0
 80023a2:	4618      	mov	r0, r3
 80023a4:	f002 fc5a 	bl	8004c5c <HAL_RCC_ClockConfig>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80023ae:	f000 f933 	bl	8002618 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023b2:	2302      	movs	r3, #2
 80023b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	4618      	mov	r0, r3
 80023be:	f002 fde9 	bl	8004f94 <HAL_RCCEx_PeriphCLKConfig>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023c8:	f000 f926 	bl	8002618 <Error_Handler>
  }
}
 80023cc:	bf00      	nop
 80023ce:	3750      	adds	r7, #80	; 0x50
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80023e4:	4b18      	ldr	r3, [pc, #96]	; (8002448 <MX_ADC1_Init+0x74>)
 80023e6:	4a19      	ldr	r2, [pc, #100]	; (800244c <MX_ADC1_Init+0x78>)
 80023e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80023ea:	4b17      	ldr	r3, [pc, #92]	; (8002448 <MX_ADC1_Init+0x74>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023f0:	4b15      	ldr	r3, [pc, #84]	; (8002448 <MX_ADC1_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023f6:	4b14      	ldr	r3, [pc, #80]	; (8002448 <MX_ADC1_Init+0x74>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <MX_ADC1_Init+0x74>)
 80023fe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002402:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002404:	4b10      	ldr	r3, [pc, #64]	; (8002448 <MX_ADC1_Init+0x74>)
 8002406:	2200      	movs	r2, #0
 8002408:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <MX_ADC1_Init+0x74>)
 800240c:	2201      	movs	r2, #1
 800240e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002410:	480d      	ldr	r0, [pc, #52]	; (8002448 <MX_ADC1_Init+0x74>)
 8002412:	f000 fb6b 	bl	8002aec <HAL_ADC_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800241c:	f000 f8fc 	bl	8002618 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002420:	2300      	movs	r3, #0
 8002422:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002424:	2301      	movs	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	4619      	mov	r1, r3
 8002430:	4805      	ldr	r0, [pc, #20]	; (8002448 <MX_ADC1_Init+0x74>)
 8002432:	f000 fe13 	bl	800305c <HAL_ADC_ConfigChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800243c:	f000 f8ec 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002440:	bf00      	nop
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	200009e8 	.word	0x200009e8
 800244c:	40012400 	.word	0x40012400

08002450 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002454:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002456:	4a13      	ldr	r2, [pc, #76]	; (80024a4 <MX_I2C1_Init+0x54>)
 8002458:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <MX_I2C1_Init+0x50>)
 800245c:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <MX_I2C1_Init+0x58>)
 800245e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002460:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002466:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002468:	2200      	movs	r2, #0
 800246a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <MX_I2C1_Init+0x50>)
 800246e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002472:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002476:	2200      	movs	r2, #0
 8002478:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <MX_I2C1_Init+0x50>)
 800247c:	2200      	movs	r2, #0
 800247e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002480:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002482:	2200      	movs	r2, #0
 8002484:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <MX_I2C1_Init+0x50>)
 8002488:	2200      	movs	r2, #0
 800248a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800248c:	4804      	ldr	r0, [pc, #16]	; (80024a0 <MX_I2C1_Init+0x50>)
 800248e:	f001 f9d7 	bl	8003840 <HAL_I2C_Init>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002498:	f000 f8be 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	200000a8 	.word	0x200000a8
 80024a4:	40005400 	.word	0x40005400
 80024a8:	000186a0 	.word	0x000186a0

080024ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024b2:	4a12      	ldr	r2, [pc, #72]	; (80024fc <MX_USART1_UART_Init+0x50>)
 80024b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024be:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024ca:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024d0:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024d2:	220c      	movs	r2, #12
 80024d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024d6:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024dc:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024e2:	4805      	ldr	r0, [pc, #20]	; (80024f8 <MX_USART1_UART_Init+0x4c>)
 80024e4:	f002 fec8 	bl	8005278 <HAL_UART_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024ee:	f000 f893 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20000a1c 	.word	0x20000a1c
 80024fc:	40013800 	.word	0x40013800

08002500 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002504:	4b11      	ldr	r3, [pc, #68]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002506:	4a12      	ldr	r2, [pc, #72]	; (8002550 <MX_USART2_UART_Init+0x50>)
 8002508:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800250a:	4b10      	ldr	r3, [pc, #64]	; (800254c <MX_USART2_UART_Init+0x4c>)
 800250c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002510:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002512:	4b0e      	ldr	r3, [pc, #56]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <MX_USART2_UART_Init+0x4c>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002524:	4b09      	ldr	r3, [pc, #36]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002526:	220c      	movs	r2, #12
 8002528:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <MX_USART2_UART_Init+0x4c>)
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002532:	2200      	movs	r2, #0
 8002534:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002536:	4805      	ldr	r0, [pc, #20]	; (800254c <MX_USART2_UART_Init+0x4c>)
 8002538:	f002 fe9e 	bl	8005278 <HAL_UART_Init>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002542:	f000 f869 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000aa0 	.word	0x20000aa0
 8002550:	40004400 	.word	0x40004400

08002554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b088      	sub	sp, #32
 8002558:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255a:	f107 0310 	add.w	r3, r7, #16
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
 8002564:	609a      	str	r2, [r3, #8]
 8002566:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002568:	4b28      	ldr	r3, [pc, #160]	; (800260c <MX_GPIO_Init+0xb8>)
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	4a27      	ldr	r2, [pc, #156]	; (800260c <MX_GPIO_Init+0xb8>)
 800256e:	f043 0310 	orr.w	r3, r3, #16
 8002572:	6193      	str	r3, [r2, #24]
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <MX_GPIO_Init+0xb8>)
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002580:	4b22      	ldr	r3, [pc, #136]	; (800260c <MX_GPIO_Init+0xb8>)
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	4a21      	ldr	r2, [pc, #132]	; (800260c <MX_GPIO_Init+0xb8>)
 8002586:	f043 0304 	orr.w	r3, r3, #4
 800258a:	6193      	str	r3, [r2, #24]
 800258c:	4b1f      	ldr	r3, [pc, #124]	; (800260c <MX_GPIO_Init+0xb8>)
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002598:	4b1c      	ldr	r3, [pc, #112]	; (800260c <MX_GPIO_Init+0xb8>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a1b      	ldr	r2, [pc, #108]	; (800260c <MX_GPIO_Init+0xb8>)
 800259e:	f043 0308 	orr.w	r3, r3, #8
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b19      	ldr	r3, [pc, #100]	; (800260c <MX_GPIO_Init+0xb8>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025b0:	2200      	movs	r2, #0
 80025b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025b6:	4816      	ldr	r0, [pc, #88]	; (8002610 <MX_GPIO_Init+0xbc>)
 80025b8:	f001 f912 	bl	80037e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80025bc:	2200      	movs	r2, #0
 80025be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025c2:	4814      	ldr	r0, [pc, #80]	; (8002614 <MX_GPIO_Init+0xc0>)
 80025c4:	f001 f90c 	bl	80037e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ce:	2301      	movs	r3, #1
 80025d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d6:	2302      	movs	r3, #2
 80025d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4619      	mov	r1, r3
 80025e0:	480b      	ldr	r0, [pc, #44]	; (8002610 <MX_GPIO_Init+0xbc>)
 80025e2:	f000 ffa3 	bl	800352c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80025e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ec:	2301      	movs	r3, #1
 80025ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f4:	2302      	movs	r3, #2
 80025f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f8:	f107 0310 	add.w	r3, r7, #16
 80025fc:	4619      	mov	r1, r3
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_GPIO_Init+0xc0>)
 8002600:	f000 ff94 	bl	800352c <HAL_GPIO_Init>

}
 8002604:	bf00      	nop
 8002606:	3720      	adds	r7, #32
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	40011000 	.word	0x40011000
 8002614:	40010c00 	.word	0x40010c00

08002618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_MspInit+0x5c>)
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	4a14      	ldr	r2, [pc, #80]	; (8002680 <HAL_MspInit+0x5c>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6193      	str	r3, [r2, #24]
 8002636:	4b12      	ldr	r3, [pc, #72]	; (8002680 <HAL_MspInit+0x5c>)
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <HAL_MspInit+0x5c>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4a0e      	ldr	r2, [pc, #56]	; (8002680 <HAL_MspInit+0x5c>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264c:	61d3      	str	r3, [r2, #28]
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <HAL_MspInit+0x5c>)
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	607b      	str	r3, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800265a:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <HAL_MspInit+0x60>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_MspInit+0x60>)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	40021000 	.word	0x40021000
 8002684:	40010000 	.word	0x40010000

08002688 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b088      	sub	sp, #32
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 0310 	add.w	r3, r7, #16
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a14      	ldr	r2, [pc, #80]	; (80026f4 <HAL_ADC_MspInit+0x6c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d121      	bne.n	80026ec <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026a8:	4b13      	ldr	r3, [pc, #76]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026b2:	6193      	str	r3, [r2, #24]
 80026b4:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c0:	4b0d      	ldr	r3, [pc, #52]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	4a0c      	ldr	r2, [pc, #48]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6193      	str	r3, [r2, #24]
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_ADC_MspInit+0x70>)
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026d8:	2301      	movs	r3, #1
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026dc:	2303      	movs	r3, #3
 80026de:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e0:	f107 0310 	add.w	r3, r7, #16
 80026e4:	4619      	mov	r1, r3
 80026e6:	4805      	ldr	r0, [pc, #20]	; (80026fc <HAL_ADC_MspInit+0x74>)
 80026e8:	f000 ff20 	bl	800352c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026ec:	bf00      	nop
 80026ee:	3720      	adds	r7, #32
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40012400 	.word	0x40012400
 80026f8:	40021000 	.word	0x40021000
 80026fc:	40010800 	.word	0x40010800

08002700 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002708:	f107 0310 	add.w	r3, r7, #16
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a15      	ldr	r2, [pc, #84]	; (8002770 <HAL_I2C_MspInit+0x70>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d123      	bne.n	8002768 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002720:	4b14      	ldr	r3, [pc, #80]	; (8002774 <HAL_I2C_MspInit+0x74>)
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	4a13      	ldr	r2, [pc, #76]	; (8002774 <HAL_I2C_MspInit+0x74>)
 8002726:	f043 0308 	orr.w	r3, r3, #8
 800272a:	6193      	str	r3, [r2, #24]
 800272c:	4b11      	ldr	r3, [pc, #68]	; (8002774 <HAL_I2C_MspInit+0x74>)
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	f003 0308 	and.w	r3, r3, #8
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002738:	23c0      	movs	r3, #192	; 0xc0
 800273a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800273c:	2312      	movs	r3, #18
 800273e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002740:	2303      	movs	r3, #3
 8002742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002744:	f107 0310 	add.w	r3, r7, #16
 8002748:	4619      	mov	r1, r3
 800274a:	480b      	ldr	r0, [pc, #44]	; (8002778 <HAL_I2C_MspInit+0x78>)
 800274c:	f000 feee 	bl	800352c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <HAL_I2C_MspInit+0x74>)
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	4a07      	ldr	r2, [pc, #28]	; (8002774 <HAL_I2C_MspInit+0x74>)
 8002756:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800275a:	61d3      	str	r3, [r2, #28]
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <HAL_I2C_MspInit+0x74>)
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002768:	bf00      	nop
 800276a:	3720      	adds	r7, #32
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40005400 	.word	0x40005400
 8002774:	40021000 	.word	0x40021000
 8002778:	40010c00 	.word	0x40010c00

0800277c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 0318 	add.w	r3, r7, #24
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a37      	ldr	r2, [pc, #220]	; (8002874 <HAL_UART_MspInit+0xf8>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d132      	bne.n	8002802 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800279c:	4b36      	ldr	r3, [pc, #216]	; (8002878 <HAL_UART_MspInit+0xfc>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4a35      	ldr	r2, [pc, #212]	; (8002878 <HAL_UART_MspInit+0xfc>)
 80027a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027a6:	6193      	str	r3, [r2, #24]
 80027a8:	4b33      	ldr	r3, [pc, #204]	; (8002878 <HAL_UART_MspInit+0xfc>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b4:	4b30      	ldr	r3, [pc, #192]	; (8002878 <HAL_UART_MspInit+0xfc>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a2f      	ldr	r2, [pc, #188]	; (8002878 <HAL_UART_MspInit+0xfc>)
 80027ba:	f043 0304 	orr.w	r3, r3, #4
 80027be:	6193      	str	r3, [r2, #24]
 80027c0:	4b2d      	ldr	r3, [pc, #180]	; (8002878 <HAL_UART_MspInit+0xfc>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027d6:	2303      	movs	r3, #3
 80027d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	f107 0318 	add.w	r3, r7, #24
 80027de:	4619      	mov	r1, r3
 80027e0:	4826      	ldr	r0, [pc, #152]	; (800287c <HAL_UART_MspInit+0x100>)
 80027e2:	f000 fea3 	bl	800352c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027ec:	2300      	movs	r3, #0
 80027ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f4:	f107 0318 	add.w	r3, r7, #24
 80027f8:	4619      	mov	r1, r3
 80027fa:	4820      	ldr	r0, [pc, #128]	; (800287c <HAL_UART_MspInit+0x100>)
 80027fc:	f000 fe96 	bl	800352c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002800:	e034      	b.n	800286c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a1e      	ldr	r2, [pc, #120]	; (8002880 <HAL_UART_MspInit+0x104>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d12f      	bne.n	800286c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800280c:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <HAL_UART_MspInit+0xfc>)
 800280e:	69db      	ldr	r3, [r3, #28]
 8002810:	4a19      	ldr	r2, [pc, #100]	; (8002878 <HAL_UART_MspInit+0xfc>)
 8002812:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002816:	61d3      	str	r3, [r2, #28]
 8002818:	4b17      	ldr	r3, [pc, #92]	; (8002878 <HAL_UART_MspInit+0xfc>)
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <HAL_UART_MspInit+0xfc>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a13      	ldr	r2, [pc, #76]	; (8002878 <HAL_UART_MspInit+0xfc>)
 800282a:	f043 0304 	orr.w	r3, r3, #4
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b11      	ldr	r3, [pc, #68]	; (8002878 <HAL_UART_MspInit+0xfc>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800283c:	2304      	movs	r3, #4
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002840:	2302      	movs	r3, #2
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002844:	2303      	movs	r3, #3
 8002846:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002848:	f107 0318 	add.w	r3, r7, #24
 800284c:	4619      	mov	r1, r3
 800284e:	480b      	ldr	r0, [pc, #44]	; (800287c <HAL_UART_MspInit+0x100>)
 8002850:	f000 fe6c 	bl	800352c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002854:	2308      	movs	r3, #8
 8002856:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002858:	2300      	movs	r3, #0
 800285a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002860:	f107 0318 	add.w	r3, r7, #24
 8002864:	4619      	mov	r1, r3
 8002866:	4805      	ldr	r0, [pc, #20]	; (800287c <HAL_UART_MspInit+0x100>)
 8002868:	f000 fe60 	bl	800352c <HAL_GPIO_Init>
}
 800286c:	bf00      	nop
 800286e:	3728      	adds	r7, #40	; 0x28
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40013800 	.word	0x40013800
 8002878:	40021000 	.word	0x40021000
 800287c:	40010800 	.word	0x40010800
 8002880:	40004400 	.word	0x40004400

08002884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002894:	e7fe      	b.n	8002894 <HardFault_Handler+0x4>

08002896 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002896:	b480      	push	{r7}
 8002898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800289a:	e7fe      	b.n	800289a <MemManage_Handler+0x4>

0800289c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a0:	e7fe      	b.n	80028a0 <BusFault_Handler+0x4>

080028a2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a2:	b480      	push	{r7}
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a6:	e7fe      	b.n	80028a6 <UsageFault_Handler+0x4>

080028a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d0:	f000 f8ce 	bl	8002a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028d4:	bf00      	nop
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028e0:	4b11      	ldr	r3, [pc, #68]	; (8002928 <_sbrk+0x50>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d102      	bne.n	80028ee <_sbrk+0x16>
		heap_end = &end;
 80028e8:	4b0f      	ldr	r3, [pc, #60]	; (8002928 <_sbrk+0x50>)
 80028ea:	4a10      	ldr	r2, [pc, #64]	; (800292c <_sbrk+0x54>)
 80028ec:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <_sbrk+0x50>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028f4:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <_sbrk+0x50>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4413      	add	r3, r2
 80028fc:	466a      	mov	r2, sp
 80028fe:	4293      	cmp	r3, r2
 8002900:	d907      	bls.n	8002912 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002902:	f002 ff69 	bl	80057d8 <__errno>
 8002906:	4602      	mov	r2, r0
 8002908:	230c      	movs	r3, #12
 800290a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800290c:	f04f 33ff 	mov.w	r3, #4294967295
 8002910:	e006      	b.n	8002920 <_sbrk+0x48>
	}

	heap_end += incr;
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <_sbrk+0x50>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4413      	add	r3, r2
 800291a:	4a03      	ldr	r2, [pc, #12]	; (8002928 <_sbrk+0x50>)
 800291c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800291e:	68fb      	ldr	r3, [r7, #12]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	2000008c 	.word	0x2000008c
 800292c:	20000af0 	.word	0x20000af0

08002930 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002934:	4b15      	ldr	r3, [pc, #84]	; (800298c <SystemInit+0x5c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a14      	ldr	r2, [pc, #80]	; (800298c <SystemInit+0x5c>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <SystemInit+0x5c>)
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	4911      	ldr	r1, [pc, #68]	; (800298c <SystemInit+0x5c>)
 8002946:	4b12      	ldr	r3, [pc, #72]	; (8002990 <SystemInit+0x60>)
 8002948:	4013      	ands	r3, r2
 800294a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <SystemInit+0x5c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0e      	ldr	r2, [pc, #56]	; (800298c <SystemInit+0x5c>)
 8002952:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002956:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800295a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <SystemInit+0x5c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <SystemInit+0x5c>)
 8002962:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002966:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002968:	4b08      	ldr	r3, [pc, #32]	; (800298c <SystemInit+0x5c>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4a07      	ldr	r2, [pc, #28]	; (800298c <SystemInit+0x5c>)
 800296e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002972:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <SystemInit+0x5c>)
 8002976:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800297a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <SystemInit+0x64>)
 800297e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002982:	609a      	str	r2, [r3, #8]
#endif 
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	40021000 	.word	0x40021000
 8002990:	f8ff0000 	.word	0xf8ff0000
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002998:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800299a:	e003      	b.n	80029a4 <LoopCopyDataInit>

0800299c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800299c:	4b0b      	ldr	r3, [pc, #44]	; (80029cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800299e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80029a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80029a2:	3104      	adds	r1, #4

080029a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80029a4:	480a      	ldr	r0, [pc, #40]	; (80029d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80029a6:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80029a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80029aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80029ac:	d3f6      	bcc.n	800299c <CopyDataInit>
  ldr r2, =_sbss
 80029ae:	4a0a      	ldr	r2, [pc, #40]	; (80029d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80029b0:	e002      	b.n	80029b8 <LoopFillZerobss>

080029b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80029b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80029b4:	f842 3b04 	str.w	r3, [r2], #4

080029b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80029b8:	4b08      	ldr	r3, [pc, #32]	; (80029dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80029ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80029bc:	d3f9      	bcc.n	80029b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029be:	f7ff ffb7 	bl	8002930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029c2:	f002 ff0f 	bl	80057e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029c6:	f7ff fc21 	bl	800220c <main>
  bx lr
 80029ca:	4770      	bx	lr
  ldr r3, =_sidata
 80029cc:	08006604 	.word	0x08006604
  ldr r0, =_sdata
 80029d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80029d4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80029d8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80029dc:	20000aec 	.word	0x20000aec

080029e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029e0:	e7fe      	b.n	80029e0 <ADC1_2_IRQHandler>
	...

080029e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <HAL_Init+0x28>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <HAL_Init+0x28>)
 80029ee:	f043 0310 	orr.w	r3, r3, #16
 80029f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f4:	2003      	movs	r0, #3
 80029f6:	f000 fd65 	bl	80034c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029fa:	2000      	movs	r0, #0
 80029fc:	f000 f808 	bl	8002a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a00:	f7ff fe10 	bl	8002624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40022000 	.word	0x40022000

08002a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a18:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_InitTick+0x54>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <HAL_InitTick+0x58>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 fd6f 	bl	8003512 <HAL_SYSTICK_Config>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e00e      	b.n	8002a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b0f      	cmp	r3, #15
 8002a42:	d80a      	bhi.n	8002a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a44:	2200      	movs	r2, #0
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4c:	f000 fd45 	bl	80034da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a50:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <HAL_InitTick+0x5c>)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000000 	.word	0x20000000
 8002a68:	20000008 	.word	0x20000008
 8002a6c:	20000004 	.word	0x20000004

08002a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_IncTick+0x1c>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <HAL_IncTick+0x20>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4413      	add	r3, r2
 8002a80:	4a03      	ldr	r2, [pc, #12]	; (8002a90 <HAL_IncTick+0x20>)
 8002a82:	6013      	str	r3, [r2, #0]
}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	20000008 	.word	0x20000008
 8002a90:	20000ae4 	.word	0x20000ae4

08002a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return uwTick;
 8002a98:	4b02      	ldr	r3, [pc, #8]	; (8002aa4 <HAL_GetTick+0x10>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr
 8002aa4:	20000ae4 	.word	0x20000ae4

08002aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ab0:	f7ff fff0 	bl	8002a94 <HAL_GetTick>
 8002ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac0:	d005      	beq.n	8002ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_Delay+0x40>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4413      	add	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ace:	bf00      	nop
 8002ad0:	f7ff ffe0 	bl	8002a94 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d8f7      	bhi.n	8002ad0 <HAL_Delay+0x28>
  {
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	20000008 	.word	0x20000008

08002aec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e0be      	b.n	8002c8c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d109      	bne.n	8002b30 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff fdac 	bl	8002688 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fbdd 	bl	80032f0 <ADC_ConversionStop_Disable>
 8002b36:	4603      	mov	r3, r0
 8002b38:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3e:	f003 0310 	and.w	r3, r3, #16
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f040 8099 	bne.w	8002c7a <HAL_ADC_Init+0x18e>
 8002b48:	7dfb      	ldrb	r3, [r7, #23]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f040 8095 	bne.w	8002c7a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b58:	f023 0302 	bic.w	r3, r3, #2
 8002b5c:	f043 0202 	orr.w	r2, r3, #2
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b6c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7b1b      	ldrb	r3, [r3, #12]
 8002b72:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b74:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b84:	d003      	beq.n	8002b8e <HAL_ADC_Init+0xa2>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d102      	bne.n	8002b94 <HAL_ADC_Init+0xa8>
 8002b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b92:	e000      	b.n	8002b96 <HAL_ADC_Init+0xaa>
 8002b94:	2300      	movs	r3, #0
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	7d1b      	ldrb	r3, [r3, #20]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d119      	bne.n	8002bd8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	7b1b      	ldrb	r3, [r3, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d109      	bne.n	8002bc0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	035a      	lsls	r2, r3, #13
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	e00b      	b.n	8002bd8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	f043 0220 	orr.w	r2, r3, #32
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	f043 0201 	orr.w	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <HAL_ADC_Init+0x1a8>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	68b9      	ldr	r1, [r7, #8]
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c08:	d003      	beq.n	8002c12 <HAL_ADC_Init+0x126>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d104      	bne.n	8002c1c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	051b      	lsls	r3, r3, #20
 8002c1a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c22:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <HAL_ADC_Init+0x1ac>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d10b      	bne.n	8002c58 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4a:	f023 0303 	bic.w	r3, r3, #3
 8002c4e:	f043 0201 	orr.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c56:	e018      	b.n	8002c8a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	f023 0312 	bic.w	r3, r3, #18
 8002c60:	f043 0210 	orr.w	r2, r3, #16
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	f043 0201 	orr.w	r2, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c78:	e007      	b.n	8002c8a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7e:	f043 0210 	orr.w	r2, r3, #16
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	ffe1f7fd 	.word	0xffe1f7fd
 8002c98:	ff1f0efe 	.word	0xff1f0efe

08002c9c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_Start+0x1a>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e098      	b.n	8002de8 <HAL_ADC_Start+0x14c>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fac4 	bl	800324c <ADC_Enable>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f040 8087 	bne.w	8002dde <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cd8:	f023 0301 	bic.w	r3, r3, #1
 8002cdc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a41      	ldr	r2, [pc, #260]	; (8002df0 <HAL_ADC_Start+0x154>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d105      	bne.n	8002cfa <HAL_ADC_Start+0x5e>
 8002cee:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <HAL_ADC_Start+0x158>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d115      	bne.n	8002d26 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d026      	beq.n	8002d62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d24:	e01d      	b.n	8002d62 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a2f      	ldr	r2, [pc, #188]	; (8002df4 <HAL_ADC_Start+0x158>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d004      	beq.n	8002d46 <HAL_ADC_Start+0xaa>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a2b      	ldr	r2, [pc, #172]	; (8002df0 <HAL_ADC_Start+0x154>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d10d      	bne.n	8002d62 <HAL_ADC_Start+0xc6>
 8002d46:	4b2b      	ldr	r3, [pc, #172]	; (8002df4 <HAL_ADC_Start+0x158>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d006      	beq.n	8002d7c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d72:	f023 0206 	bic.w	r2, r3, #6
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d7a:	e002      	b.n	8002d82 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f06f 0202 	mvn.w	r2, #2
 8002d92:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002d9e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002da2:	d113      	bne.n	8002dcc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002da8:	4a11      	ldr	r2, [pc, #68]	; (8002df0 <HAL_ADC_Start+0x154>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d105      	bne.n	8002dba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002dae:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <HAL_ADC_Start+0x158>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d108      	bne.n	8002dcc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002dc8:	609a      	str	r2, [r3, #8]
 8002dca:	e00c      	b.n	8002de6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689a      	ldr	r2, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002dda:	609a      	str	r2, [r3, #8]
 8002ddc:	e003      	b.n	8002de6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40012800 	.word	0x40012800
 8002df4:	40012400 	.word	0x40012400

08002df8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d101      	bne.n	8002e12 <HAL_ADC_Stop+0x1a>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e01a      	b.n	8002e48 <HAL_ADC_Stop+0x50>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 fa68 	bl	80032f0 <ADC_ConversionStop_Disable>
 8002e20:	4603      	mov	r3, r0
 8002e22:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d109      	bne.n	8002e3e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b087      	sub	sp, #28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e66:	f7ff fe15 	bl	8002a94 <HAL_GetTick>
 8002e6a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7e:	f043 0220 	orr.w	r2, r3, #32
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e0c8      	b.n	8003024 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d12a      	bne.n	8002ef6 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d123      	bne.n	8002ef6 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002eae:	e01a      	b.n	8002ee6 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb6:	d016      	beq.n	8002ee6 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_ADC_PollForConversion+0x7e>
 8002ebe:	f7ff fde9 	bl	8002a94 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d20b      	bcs.n	8002ee6 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed2:	f043 0204 	orr.w	r2, r3, #4
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e09e      	b.n	8003024 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0dd      	beq.n	8002eb0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002ef4:	e06c      	b.n	8002fd0 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002ef6:	4b4d      	ldr	r3, [pc, #308]	; (800302c <HAL_ADC_PollForConversion+0x1dc>)
 8002ef8:	681c      	ldr	r4, [r3, #0]
 8002efa:	2002      	movs	r0, #2
 8002efc:	f002 f900 	bl	8005100 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f00:	4603      	mov	r3, r0
 8002f02:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6919      	ldr	r1, [r3, #16]
 8002f0c:	4b48      	ldr	r3, [pc, #288]	; (8003030 <HAL_ADC_PollForConversion+0x1e0>)
 8002f0e:	400b      	ands	r3, r1
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d118      	bne.n	8002f46 <HAL_ADC_PollForConversion+0xf6>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68d9      	ldr	r1, [r3, #12]
 8002f1a:	4b46      	ldr	r3, [pc, #280]	; (8003034 <HAL_ADC_PollForConversion+0x1e4>)
 8002f1c:	400b      	ands	r3, r1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d111      	bne.n	8002f46 <HAL_ADC_PollForConversion+0xf6>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6919      	ldr	r1, [r3, #16]
 8002f28:	4b43      	ldr	r3, [pc, #268]	; (8003038 <HAL_ADC_PollForConversion+0x1e8>)
 8002f2a:	400b      	ands	r3, r1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d108      	bne.n	8002f42 <HAL_ADC_PollForConversion+0xf2>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68d9      	ldr	r1, [r3, #12]
 8002f36:	4b41      	ldr	r3, [pc, #260]	; (800303c <HAL_ADC_PollForConversion+0x1ec>)
 8002f38:	400b      	ands	r3, r1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_ADC_PollForConversion+0xf2>
 8002f3e:	2314      	movs	r3, #20
 8002f40:	e020      	b.n	8002f84 <HAL_ADC_PollForConversion+0x134>
 8002f42:	2329      	movs	r3, #41	; 0x29
 8002f44:	e01e      	b.n	8002f84 <HAL_ADC_PollForConversion+0x134>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6919      	ldr	r1, [r3, #16]
 8002f4c:	4b3a      	ldr	r3, [pc, #232]	; (8003038 <HAL_ADC_PollForConversion+0x1e8>)
 8002f4e:	400b      	ands	r3, r1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d106      	bne.n	8002f62 <HAL_ADC_PollForConversion+0x112>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68d9      	ldr	r1, [r3, #12]
 8002f5a:	4b38      	ldr	r3, [pc, #224]	; (800303c <HAL_ADC_PollForConversion+0x1ec>)
 8002f5c:	400b      	ands	r3, r1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00d      	beq.n	8002f7e <HAL_ADC_PollForConversion+0x12e>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6919      	ldr	r1, [r3, #16]
 8002f68:	4b35      	ldr	r3, [pc, #212]	; (8003040 <HAL_ADC_PollForConversion+0x1f0>)
 8002f6a:	400b      	ands	r3, r1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d108      	bne.n	8002f82 <HAL_ADC_PollForConversion+0x132>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68d9      	ldr	r1, [r3, #12]
 8002f76:	4b32      	ldr	r3, [pc, #200]	; (8003040 <HAL_ADC_PollForConversion+0x1f0>)
 8002f78:	400b      	ands	r3, r1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_ADC_PollForConversion+0x132>
 8002f7e:	2354      	movs	r3, #84	; 0x54
 8002f80:	e000      	b.n	8002f84 <HAL_ADC_PollForConversion+0x134>
 8002f82:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002f84:	fb02 f303 	mul.w	r3, r2, r3
 8002f88:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f8a:	e01d      	b.n	8002fc8 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f92:	d016      	beq.n	8002fc2 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d007      	beq.n	8002faa <HAL_ADC_PollForConversion+0x15a>
 8002f9a:	f7ff fd7b 	bl	8002a94 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d20b      	bcs.n	8002fc2 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fae:	f043 0204 	orr.w	r2, r3, #4
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e030      	b.n	8003024 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d8dd      	bhi.n	8002f8c <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0212 	mvn.w	r2, #18
 8002fd8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fde:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002ff0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002ff4:	d115      	bne.n	8003022 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d111      	bne.n	8003022 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003002:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d105      	bne.n	8003022 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301a:	f043 0201 	orr.w	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	371c      	adds	r7, #28
 8003028:	46bd      	mov	sp, r7
 800302a:	bd90      	pop	{r4, r7, pc}
 800302c:	20000000 	.word	0x20000000
 8003030:	24924924 	.word	0x24924924
 8003034:	00924924 	.word	0x00924924
 8003038:	12492492 	.word	0x12492492
 800303c:	00492492 	.word	0x00492492
 8003040:	00249249 	.word	0x00249249

08003044 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003052:	4618      	mov	r0, r3
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <HAL_ADC_ConfigChannel+0x20>
 8003078:	2302      	movs	r3, #2
 800307a:	e0dc      	b.n	8003236 <HAL_ADC_ConfigChannel+0x1da>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b06      	cmp	r3, #6
 800308a:	d81c      	bhi.n	80030c6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	3b05      	subs	r3, #5
 800309e:	221f      	movs	r2, #31
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	4019      	ands	r1, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	4413      	add	r3, r2
 80030b6:	3b05      	subs	r3, #5
 80030b8:	fa00 f203 	lsl.w	r2, r0, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	635a      	str	r2, [r3, #52]	; 0x34
 80030c4:	e03c      	b.n	8003140 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d81c      	bhi.n	8003108 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	3b23      	subs	r3, #35	; 0x23
 80030e0:	221f      	movs	r2, #31
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	4019      	ands	r1, r3
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	4613      	mov	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	3b23      	subs	r3, #35	; 0x23
 80030fa:	fa00 f203 	lsl.w	r2, r0, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
 8003106:	e01b      	b.n	8003140 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	4613      	mov	r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	4413      	add	r3, r2
 8003118:	3b41      	subs	r3, #65	; 0x41
 800311a:	221f      	movs	r2, #31
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43db      	mvns	r3, r3
 8003122:	4019      	ands	r1, r3
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	3b41      	subs	r3, #65	; 0x41
 8003134:	fa00 f203 	lsl.w	r2, r0, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b09      	cmp	r3, #9
 8003146:	d91c      	bls.n	8003182 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68d9      	ldr	r1, [r3, #12]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	3b1e      	subs	r3, #30
 800315a:	2207      	movs	r2, #7
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	4019      	ands	r1, r3
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	6898      	ldr	r0, [r3, #8]
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	4613      	mov	r3, r2
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	4413      	add	r3, r2
 8003172:	3b1e      	subs	r3, #30
 8003174:	fa00 f203 	lsl.w	r2, r0, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	60da      	str	r2, [r3, #12]
 8003180:	e019      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6919      	ldr	r1, [r3, #16]
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	2207      	movs	r2, #7
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	43db      	mvns	r3, r3
 800319a:	4019      	ands	r1, r3
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6898      	ldr	r0, [r3, #8]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	4613      	mov	r3, r2
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	4413      	add	r3, r2
 80031aa:	fa00 f203 	lsl.w	r2, r0, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b10      	cmp	r3, #16
 80031bc:	d003      	beq.n	80031c6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031c2:	2b11      	cmp	r3, #17
 80031c4:	d132      	bne.n	800322c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1d      	ldr	r2, [pc, #116]	; (8003240 <HAL_ADC_ConfigChannel+0x1e4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d125      	bne.n	800321c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d126      	bne.n	800322c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80031ec:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b10      	cmp	r3, #16
 80031f4:	d11a      	bne.n	800322c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031f6:	4b13      	ldr	r3, [pc, #76]	; (8003244 <HAL_ADC_ConfigChannel+0x1e8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a13      	ldr	r2, [pc, #76]	; (8003248 <HAL_ADC_ConfigChannel+0x1ec>)
 80031fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003200:	0c9a      	lsrs	r2, r3, #18
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800320c:	e002      	b.n	8003214 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	3b01      	subs	r3, #1
 8003212:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f9      	bne.n	800320e <HAL_ADC_ConfigChannel+0x1b2>
 800321a:	e007      	b.n	800322c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003220:	f043 0220 	orr.w	r2, r3, #32
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003234:	7bfb      	ldrb	r3, [r7, #15]
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr
 8003240:	40012400 	.word	0x40012400
 8003244:	20000000 	.word	0x20000000
 8003248:	431bde83 	.word	0x431bde83

0800324c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003258:	2300      	movs	r3, #0
 800325a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b01      	cmp	r3, #1
 8003268:	d039      	beq.n	80032de <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0201 	orr.w	r2, r2, #1
 8003278:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800327a:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <ADC_Enable+0x9c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a1b      	ldr	r2, [pc, #108]	; (80032ec <ADC_Enable+0xa0>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	0c9b      	lsrs	r3, r3, #18
 8003286:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003288:	e002      	b.n	8003290 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	3b01      	subs	r3, #1
 800328e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f9      	bne.n	800328a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003296:	f7ff fbfd 	bl	8002a94 <HAL_GetTick>
 800329a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800329c:	e018      	b.n	80032d0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800329e:	f7ff fbf9 	bl	8002a94 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d911      	bls.n	80032d0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b0:	f043 0210 	orr.w	r2, r3, #16
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	f043 0201 	orr.w	r2, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e007      	b.n	80032e0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d1df      	bne.n	800329e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000000 	.word	0x20000000
 80032ec:	431bde83 	.word	0x431bde83

080032f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b01      	cmp	r3, #1
 8003308:	d127      	bne.n	800335a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0201 	bic.w	r2, r2, #1
 8003318:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800331a:	f7ff fbbb 	bl	8002a94 <HAL_GetTick>
 800331e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003320:	e014      	b.n	800334c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003322:	f7ff fbb7 	bl	8002a94 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d90d      	bls.n	800334c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003334:	f043 0210 	orr.w	r2, r3, #16
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	f043 0201 	orr.w	r2, r3, #1
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e007      	b.n	800335c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b01      	cmp	r3, #1
 8003358:	d0e3      	beq.n	8003322 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003374:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003380:	4013      	ands	r3, r2
 8003382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800338c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003396:	4a04      	ldr	r2, [pc, #16]	; (80033a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	60d3      	str	r3, [r2, #12]
}
 800339c:	bf00      	nop
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc80      	pop	{r7}
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <__NVIC_GetPriorityGrouping+0x18>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	0a1b      	lsrs	r3, r3, #8
 80033b6:	f003 0307 	and.w	r3, r3, #7
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	e000ed00 	.word	0xe000ed00

080033c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	6039      	str	r1, [r7, #0]
 80033d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	db0a      	blt.n	80033f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	490c      	ldr	r1, [pc, #48]	; (8003414 <__NVIC_SetPriority+0x4c>)
 80033e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e6:	0112      	lsls	r2, r2, #4
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	440b      	add	r3, r1
 80033ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033f0:	e00a      	b.n	8003408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	b2da      	uxtb	r2, r3
 80033f6:	4908      	ldr	r1, [pc, #32]	; (8003418 <__NVIC_SetPriority+0x50>)
 80033f8:	79fb      	ldrb	r3, [r7, #7]
 80033fa:	f003 030f 	and.w	r3, r3, #15
 80033fe:	3b04      	subs	r3, #4
 8003400:	0112      	lsls	r2, r2, #4
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	440b      	add	r3, r1
 8003406:	761a      	strb	r2, [r3, #24]
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000e100 	.word	0xe000e100
 8003418:	e000ed00 	.word	0xe000ed00

0800341c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800341c:	b480      	push	{r7}
 800341e:	b089      	sub	sp, #36	; 0x24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	f1c3 0307 	rsb	r3, r3, #7
 8003436:	2b04      	cmp	r3, #4
 8003438:	bf28      	it	cs
 800343a:	2304      	movcs	r3, #4
 800343c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3304      	adds	r3, #4
 8003442:	2b06      	cmp	r3, #6
 8003444:	d902      	bls.n	800344c <NVIC_EncodePriority+0x30>
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	3b03      	subs	r3, #3
 800344a:	e000      	b.n	800344e <NVIC_EncodePriority+0x32>
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003450:	f04f 32ff 	mov.w	r2, #4294967295
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43da      	mvns	r2, r3
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	401a      	ands	r2, r3
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003464:	f04f 31ff 	mov.w	r1, #4294967295
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	fa01 f303 	lsl.w	r3, r1, r3
 800346e:	43d9      	mvns	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003474:	4313      	orrs	r3, r2
         );
}
 8003476:	4618      	mov	r0, r3
 8003478:	3724      	adds	r7, #36	; 0x24
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3b01      	subs	r3, #1
 800348c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003490:	d301      	bcc.n	8003496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003492:	2301      	movs	r3, #1
 8003494:	e00f      	b.n	80034b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003496:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <SysTick_Config+0x40>)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3b01      	subs	r3, #1
 800349c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800349e:	210f      	movs	r1, #15
 80034a0:	f04f 30ff 	mov.w	r0, #4294967295
 80034a4:	f7ff ff90 	bl	80033c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034a8:	4b05      	ldr	r3, [pc, #20]	; (80034c0 <SysTick_Config+0x40>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ae:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <SysTick_Config+0x40>)
 80034b0:	2207      	movs	r2, #7
 80034b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	e000e010 	.word	0xe000e010

080034c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ff49 	bl	8003364 <__NVIC_SetPriorityGrouping>
}
 80034d2:	bf00      	nop
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034da:	b580      	push	{r7, lr}
 80034dc:	b086      	sub	sp, #24
 80034de:	af00      	add	r7, sp, #0
 80034e0:	4603      	mov	r3, r0
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
 80034e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034ec:	f7ff ff5e 	bl	80033ac <__NVIC_GetPriorityGrouping>
 80034f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	6978      	ldr	r0, [r7, #20]
 80034f8:	f7ff ff90 	bl	800341c <NVIC_EncodePriority>
 80034fc:	4602      	mov	r2, r0
 80034fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003502:	4611      	mov	r1, r2
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff ff5f 	bl	80033c8 <__NVIC_SetPriority>
}
 800350a:	bf00      	nop
 800350c:	3718      	adds	r7, #24
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff ffb0 	bl	8003480 <SysTick_Config>
 8003520:	4603      	mov	r3, r0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800352c:	b480      	push	{r7}
 800352e:	b08b      	sub	sp, #44	; 0x2c
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003536:	2300      	movs	r3, #0
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800353e:	e127      	b.n	8003790 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003540:	2201      	movs	r2, #1
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69fa      	ldr	r2, [r7, #28]
 8003550:	4013      	ands	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	429a      	cmp	r2, r3
 800355a:	f040 8116 	bne.w	800378a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b12      	cmp	r3, #18
 8003564:	d034      	beq.n	80035d0 <HAL_GPIO_Init+0xa4>
 8003566:	2b12      	cmp	r3, #18
 8003568:	d80d      	bhi.n	8003586 <HAL_GPIO_Init+0x5a>
 800356a:	2b02      	cmp	r3, #2
 800356c:	d02b      	beq.n	80035c6 <HAL_GPIO_Init+0x9a>
 800356e:	2b02      	cmp	r3, #2
 8003570:	d804      	bhi.n	800357c <HAL_GPIO_Init+0x50>
 8003572:	2b00      	cmp	r3, #0
 8003574:	d031      	beq.n	80035da <HAL_GPIO_Init+0xae>
 8003576:	2b01      	cmp	r3, #1
 8003578:	d01c      	beq.n	80035b4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800357a:	e048      	b.n	800360e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800357c:	2b03      	cmp	r3, #3
 800357e:	d043      	beq.n	8003608 <HAL_GPIO_Init+0xdc>
 8003580:	2b11      	cmp	r3, #17
 8003582:	d01b      	beq.n	80035bc <HAL_GPIO_Init+0x90>
          break;
 8003584:	e043      	b.n	800360e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003586:	4a89      	ldr	r2, [pc, #548]	; (80037ac <HAL_GPIO_Init+0x280>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d026      	beq.n	80035da <HAL_GPIO_Init+0xae>
 800358c:	4a87      	ldr	r2, [pc, #540]	; (80037ac <HAL_GPIO_Init+0x280>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d806      	bhi.n	80035a0 <HAL_GPIO_Init+0x74>
 8003592:	4a87      	ldr	r2, [pc, #540]	; (80037b0 <HAL_GPIO_Init+0x284>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d020      	beq.n	80035da <HAL_GPIO_Init+0xae>
 8003598:	4a86      	ldr	r2, [pc, #536]	; (80037b4 <HAL_GPIO_Init+0x288>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d01d      	beq.n	80035da <HAL_GPIO_Init+0xae>
          break;
 800359e:	e036      	b.n	800360e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80035a0:	4a85      	ldr	r2, [pc, #532]	; (80037b8 <HAL_GPIO_Init+0x28c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d019      	beq.n	80035da <HAL_GPIO_Init+0xae>
 80035a6:	4a85      	ldr	r2, [pc, #532]	; (80037bc <HAL_GPIO_Init+0x290>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d016      	beq.n	80035da <HAL_GPIO_Init+0xae>
 80035ac:	4a84      	ldr	r2, [pc, #528]	; (80037c0 <HAL_GPIO_Init+0x294>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d013      	beq.n	80035da <HAL_GPIO_Init+0xae>
          break;
 80035b2:	e02c      	b.n	800360e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	623b      	str	r3, [r7, #32]
          break;
 80035ba:	e028      	b.n	800360e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	3304      	adds	r3, #4
 80035c2:	623b      	str	r3, [r7, #32]
          break;
 80035c4:	e023      	b.n	800360e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	3308      	adds	r3, #8
 80035cc:	623b      	str	r3, [r7, #32]
          break;
 80035ce:	e01e      	b.n	800360e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	330c      	adds	r3, #12
 80035d6:	623b      	str	r3, [r7, #32]
          break;
 80035d8:	e019      	b.n	800360e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d102      	bne.n	80035e8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035e2:	2304      	movs	r3, #4
 80035e4:	623b      	str	r3, [r7, #32]
          break;
 80035e6:	e012      	b.n	800360e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d105      	bne.n	80035fc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035f0:	2308      	movs	r3, #8
 80035f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	611a      	str	r2, [r3, #16]
          break;
 80035fa:	e008      	b.n	800360e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035fc:	2308      	movs	r3, #8
 80035fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69fa      	ldr	r2, [r7, #28]
 8003604:	615a      	str	r2, [r3, #20]
          break;
 8003606:	e002      	b.n	800360e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003608:	2300      	movs	r3, #0
 800360a:	623b      	str	r3, [r7, #32]
          break;
 800360c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	2bff      	cmp	r3, #255	; 0xff
 8003612:	d801      	bhi.n	8003618 <HAL_GPIO_Init+0xec>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	e001      	b.n	800361c <HAL_GPIO_Init+0xf0>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3304      	adds	r3, #4
 800361c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2bff      	cmp	r3, #255	; 0xff
 8003622:	d802      	bhi.n	800362a <HAL_GPIO_Init+0xfe>
 8003624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	e002      	b.n	8003630 <HAL_GPIO_Init+0x104>
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	3b08      	subs	r3, #8
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	210f      	movs	r1, #15
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	43db      	mvns	r3, r3
 8003640:	401a      	ands	r2, r3
 8003642:	6a39      	ldr	r1, [r7, #32]
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	fa01 f303 	lsl.w	r3, r1, r3
 800364a:	431a      	orrs	r2, r3
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 8096 	beq.w	800378a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800365e:	4b59      	ldr	r3, [pc, #356]	; (80037c4 <HAL_GPIO_Init+0x298>)
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	4a58      	ldr	r2, [pc, #352]	; (80037c4 <HAL_GPIO_Init+0x298>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	6193      	str	r3, [r2, #24]
 800366a:	4b56      	ldr	r3, [pc, #344]	; (80037c4 <HAL_GPIO_Init+0x298>)
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	60bb      	str	r3, [r7, #8]
 8003674:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003676:	4a54      	ldr	r2, [pc, #336]	; (80037c8 <HAL_GPIO_Init+0x29c>)
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	089b      	lsrs	r3, r3, #2
 800367c:	3302      	adds	r3, #2
 800367e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003682:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	220f      	movs	r2, #15
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4013      	ands	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a4b      	ldr	r2, [pc, #300]	; (80037cc <HAL_GPIO_Init+0x2a0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_GPIO_Init+0x19e>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4a      	ldr	r2, [pc, #296]	; (80037d0 <HAL_GPIO_Init+0x2a4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d00d      	beq.n	80036c6 <HAL_GPIO_Init+0x19a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a49      	ldr	r2, [pc, #292]	; (80037d4 <HAL_GPIO_Init+0x2a8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <HAL_GPIO_Init+0x196>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a48      	ldr	r2, [pc, #288]	; (80037d8 <HAL_GPIO_Init+0x2ac>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d101      	bne.n	80036be <HAL_GPIO_Init+0x192>
 80036ba:	2303      	movs	r3, #3
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x1a0>
 80036be:	2304      	movs	r3, #4
 80036c0:	e004      	b.n	80036cc <HAL_GPIO_Init+0x1a0>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_Init+0x1a0>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_GPIO_Init+0x1a0>
 80036ca:	2300      	movs	r3, #0
 80036cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ce:	f002 0203 	and.w	r2, r2, #3
 80036d2:	0092      	lsls	r2, r2, #2
 80036d4:	4093      	lsls	r3, r2
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	4313      	orrs	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036dc:	493a      	ldr	r1, [pc, #232]	; (80037c8 <HAL_GPIO_Init+0x29c>)
 80036de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3302      	adds	r3, #2
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d006      	beq.n	8003704 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80036f6:	4b39      	ldr	r3, [pc, #228]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4938      	ldr	r1, [pc, #224]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	4313      	orrs	r3, r2
 8003700:	600b      	str	r3, [r1, #0]
 8003702:	e006      	b.n	8003712 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003704:	4b35      	ldr	r3, [pc, #212]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	43db      	mvns	r3, r3
 800370c:	4933      	ldr	r1, [pc, #204]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800370e:	4013      	ands	r3, r2
 8003710:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d006      	beq.n	800372c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800371e:	4b2f      	ldr	r3, [pc, #188]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	492e      	ldr	r1, [pc, #184]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	4313      	orrs	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
 800372a:	e006      	b.n	800373a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800372c:	4b2b      	ldr	r3, [pc, #172]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	43db      	mvns	r3, r3
 8003734:	4929      	ldr	r1, [pc, #164]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003736:	4013      	ands	r3, r2
 8003738:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d006      	beq.n	8003754 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003746:	4b25      	ldr	r3, [pc, #148]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	4924      	ldr	r1, [pc, #144]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
 8003752:	e006      	b.n	8003762 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003754:	4b21      	ldr	r3, [pc, #132]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	43db      	mvns	r3, r3
 800375c:	491f      	ldr	r1, [pc, #124]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800375e:	4013      	ands	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d006      	beq.n	800377c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800376e:	4b1b      	ldr	r3, [pc, #108]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	491a      	ldr	r1, [pc, #104]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	4313      	orrs	r3, r2
 8003778:	60cb      	str	r3, [r1, #12]
 800377a:	e006      	b.n	800378a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800377c:	4b17      	ldr	r3, [pc, #92]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	43db      	mvns	r3, r3
 8003784:	4915      	ldr	r1, [pc, #84]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003786:	4013      	ands	r3, r2
 8003788:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	3301      	adds	r3, #1
 800378e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	f47f aed0 	bne.w	8003540 <HAL_GPIO_Init+0x14>
  }
}
 80037a0:	bf00      	nop
 80037a2:	372c      	adds	r7, #44	; 0x2c
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	10210000 	.word	0x10210000
 80037b0:	10110000 	.word	0x10110000
 80037b4:	10120000 	.word	0x10120000
 80037b8:	10310000 	.word	0x10310000
 80037bc:	10320000 	.word	0x10320000
 80037c0:	10220000 	.word	0x10220000
 80037c4:	40021000 	.word	0x40021000
 80037c8:	40010000 	.word	0x40010000
 80037cc:	40010800 	.word	0x40010800
 80037d0:	40010c00 	.word	0x40010c00
 80037d4:	40011000 	.word	0x40011000
 80037d8:	40011400 	.word	0x40011400
 80037dc:	40010400 	.word	0x40010400

080037e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	807b      	strh	r3, [r7, #2]
 80037ec:	4613      	mov	r3, r2
 80037ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037f0:	787b      	ldrb	r3, [r7, #1]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037f6:	887a      	ldrh	r2, [r7, #2]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037fc:	e003      	b.n	8003806 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037fe:	887b      	ldrh	r3, [r7, #2]
 8003800:	041a      	lsls	r2, r3, #16
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	611a      	str	r2, [r3, #16]
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	887b      	ldrh	r3, [r7, #2]
 8003822:	4013      	ands	r3, r2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d003      	beq.n	8003830 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003828:	887a      	ldrh	r2, [r7, #2]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800382e:	e002      	b.n	8003836 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003830:	887a      	ldrh	r2, [r7, #2]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	611a      	str	r2, [r3, #16]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e10f      	b.n	8003a72 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fe ff4a 	bl	8002700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2224      	movs	r2, #36	; 0x24
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 0201 	bic.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003884:	f001 fb40 	bl	8004f08 <HAL_RCC_GetPCLK1Freq>
 8003888:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	4a7b      	ldr	r2, [pc, #492]	; (8003a7c <HAL_I2C_Init+0x23c>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d807      	bhi.n	80038a4 <HAL_I2C_Init+0x64>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a7a      	ldr	r2, [pc, #488]	; (8003a80 <HAL_I2C_Init+0x240>)
 8003898:	4293      	cmp	r3, r2
 800389a:	bf94      	ite	ls
 800389c:	2301      	movls	r3, #1
 800389e:	2300      	movhi	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	e006      	b.n	80038b2 <HAL_I2C_Init+0x72>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a77      	ldr	r2, [pc, #476]	; (8003a84 <HAL_I2C_Init+0x244>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	bf94      	ite	ls
 80038ac:	2301      	movls	r3, #1
 80038ae:	2300      	movhi	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e0db      	b.n	8003a72 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4a72      	ldr	r2, [pc, #456]	; (8003a88 <HAL_I2C_Init+0x248>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	0c9b      	lsrs	r3, r3, #18
 80038c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	4a64      	ldr	r2, [pc, #400]	; (8003a7c <HAL_I2C_Init+0x23c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d802      	bhi.n	80038f4 <HAL_I2C_Init+0xb4>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	3301      	adds	r3, #1
 80038f2:	e009      	b.n	8003908 <HAL_I2C_Init+0xc8>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038fa:	fb02 f303 	mul.w	r3, r2, r3
 80038fe:	4a63      	ldr	r2, [pc, #396]	; (8003a8c <HAL_I2C_Init+0x24c>)
 8003900:	fba2 2303 	umull	r2, r3, r2, r3
 8003904:	099b      	lsrs	r3, r3, #6
 8003906:	3301      	adds	r3, #1
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6812      	ldr	r2, [r2, #0]
 800390c:	430b      	orrs	r3, r1
 800390e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800391a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	4956      	ldr	r1, [pc, #344]	; (8003a7c <HAL_I2C_Init+0x23c>)
 8003924:	428b      	cmp	r3, r1
 8003926:	d80d      	bhi.n	8003944 <HAL_I2C_Init+0x104>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1e59      	subs	r1, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	fbb1 f3f3 	udiv	r3, r1, r3
 8003936:	3301      	adds	r3, #1
 8003938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393c:	2b04      	cmp	r3, #4
 800393e:	bf38      	it	cc
 8003940:	2304      	movcc	r3, #4
 8003942:	e04f      	b.n	80039e4 <HAL_I2C_Init+0x1a4>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d111      	bne.n	8003970 <HAL_I2C_Init+0x130>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1e58      	subs	r0, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6859      	ldr	r1, [r3, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	440b      	add	r3, r1
 800395a:	fbb0 f3f3 	udiv	r3, r0, r3
 800395e:	3301      	adds	r3, #1
 8003960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003964:	2b00      	cmp	r3, #0
 8003966:	bf0c      	ite	eq
 8003968:	2301      	moveq	r3, #1
 800396a:	2300      	movne	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e012      	b.n	8003996 <HAL_I2C_Init+0x156>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1e58      	subs	r0, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	0099      	lsls	r1, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	fbb0 f3f3 	udiv	r3, r0, r3
 8003986:	3301      	adds	r3, #1
 8003988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_I2C_Init+0x15e>
 800399a:	2301      	movs	r3, #1
 800399c:	e022      	b.n	80039e4 <HAL_I2C_Init+0x1a4>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10e      	bne.n	80039c4 <HAL_I2C_Init+0x184>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1e58      	subs	r0, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6859      	ldr	r1, [r3, #4]
 80039ae:	460b      	mov	r3, r1
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	440b      	add	r3, r1
 80039b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b8:	3301      	adds	r3, #1
 80039ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039c2:	e00f      	b.n	80039e4 <HAL_I2C_Init+0x1a4>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1e58      	subs	r0, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6859      	ldr	r1, [r3, #4]
 80039cc:	460b      	mov	r3, r1
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	0099      	lsls	r1, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	6809      	ldr	r1, [r1, #0]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69da      	ldr	r2, [r3, #28]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6911      	ldr	r1, [r2, #16]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68d2      	ldr	r2, [r2, #12]
 8003a1e:	4311      	orrs	r1, r2
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	6812      	ldr	r2, [r2, #0]
 8003a24:	430b      	orrs	r3, r1
 8003a26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695a      	ldr	r2, [r3, #20]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	000186a0 	.word	0x000186a0
 8003a80:	001e847f 	.word	0x001e847f
 8003a84:	003d08ff 	.word	0x003d08ff
 8003a88:	431bde83 	.word	0x431bde83
 8003a8c:	10624dd3 	.word	0x10624dd3

08003a90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	4608      	mov	r0, r1
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	817b      	strh	r3, [r7, #10]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	813b      	strh	r3, [r7, #8]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aaa:	f7fe fff3 	bl	8002a94 <HAL_GetTick>
 8003aae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	f040 80d9 	bne.w	8003c70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	2319      	movs	r3, #25
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	496d      	ldr	r1, [pc, #436]	; (8003c7c <HAL_I2C_Mem_Write+0x1ec>)
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 fc6b 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e0cc      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_I2C_Mem_Write+0x56>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e0c5      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d007      	beq.n	8003b0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0201 	orr.w	r2, r2, #1
 8003b0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2221      	movs	r2, #33	; 0x21
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2240      	movs	r2, #64	; 0x40
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a3a      	ldr	r2, [r7, #32]
 8003b36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4a4d      	ldr	r2, [pc, #308]	; (8003c80 <HAL_I2C_Mem_Write+0x1f0>)
 8003b4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b4e:	88f8      	ldrh	r0, [r7, #6]
 8003b50:	893a      	ldrh	r2, [r7, #8]
 8003b52:	8979      	ldrh	r1, [r7, #10]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	9301      	str	r3, [sp, #4]
 8003b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 fac6 	bl	80040f0 <I2C_RequestMemoryWrite>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d052      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e081      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 fcec 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00d      	beq.n	8003b9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d107      	bne.n	8003b96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e06b      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	781a      	ldrb	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b04      	cmp	r3, #4
 8003bd6:	d11b      	bne.n	8003c10 <HAL_I2C_Mem_Write+0x180>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d017      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	781a      	ldrb	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1aa      	bne.n	8003b6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fcd8 	bl	80045d2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00d      	beq.n	8003c44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d107      	bne.n	8003c40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e016      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e000      	b.n	8003c72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	00100002 	.word	0x00100002
 8003c80:	ffff0000 	.word	0xffff0000

08003c84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b08c      	sub	sp, #48	; 0x30
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	4608      	mov	r0, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	461a      	mov	r2, r3
 8003c92:	4603      	mov	r3, r0
 8003c94:	817b      	strh	r3, [r7, #10]
 8003c96:	460b      	mov	r3, r1
 8003c98:	813b      	strh	r3, [r7, #8]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c9e:	f7fe fef9 	bl	8002a94 <HAL_GetTick>
 8003ca2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	f040 8218 	bne.w	80040e2 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2319      	movs	r3, #25
 8003cb8:	2201      	movs	r2, #1
 8003cba:	4981      	ldr	r1, [pc, #516]	; (8003ec0 <HAL_I2C_Mem_Read+0x23c>)
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 fb71 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e20b      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_I2C_Mem_Read+0x56>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e204      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d007      	beq.n	8003d00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2222      	movs	r2, #34	; 0x22
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2240      	movs	r2, #64	; 0x40
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003d30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4a61      	ldr	r2, [pc, #388]	; (8003ec4 <HAL_I2C_Mem_Read+0x240>)
 8003d40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d42:	88f8      	ldrh	r0, [r7, #6]
 8003d44:	893a      	ldrh	r2, [r7, #8]
 8003d46:	8979      	ldrh	r1, [r7, #10]
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4a:	9301      	str	r3, [sp, #4]
 8003d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	4603      	mov	r3, r0
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f000 fa56 	bl	8004204 <I2C_RequestMemoryRead>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e1c0      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d113      	bne.n	8003d92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	623b      	str	r3, [r7, #32]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	623b      	str	r3, [r7, #32]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	623b      	str	r3, [r7, #32]
 8003d7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	e194      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d11d      	bne.n	8003dd6 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003daa:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dac:	2300      	movs	r3, #0
 8003dae:	61fb      	str	r3, [r7, #28]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	61fb      	str	r3, [r7, #28]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003dd2:	b662      	cpsie	i
 8003dd4:	e172      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d11d      	bne.n	8003e1a <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003dee:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003df0:	2300      	movs	r3, #0
 8003df2:	61bb      	str	r3, [r7, #24]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	61bb      	str	r3, [r7, #24]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e14:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003e16:	b662      	cpsie	i
 8003e18:	e150      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e28:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e40:	e13c      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	f200 80f5 	bhi.w	8004036 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d123      	bne.n	8003e9c <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 fbfb 	bl	8004654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e13d      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e9a:	e10f      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d150      	bne.n	8003f46 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eaa:	2200      	movs	r2, #0
 8003eac:	4906      	ldr	r1, [pc, #24]	; (8003ec8 <HAL_I2C_Mem_Read+0x244>)
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 fa78 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d008      	beq.n	8003ecc <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e112      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
 8003ebe:	bf00      	nop
 8003ec0:	00100002 	.word	0x00100002
 8003ec4:	ffff0000 	.word	0xffff0000
 8003ec8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003ecc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003edc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f10:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	691a      	ldr	r2, [r3, #16]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	b2d2      	uxtb	r2, r2
 8003f1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	1c5a      	adds	r2, r3, #1
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f44:	e0ba      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4967      	ldr	r1, [pc, #412]	; (80040ec <HAL_I2C_Mem_Read+0x468>)
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 fa27 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0c1      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f70:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	691a      	ldr	r2, [r3, #16]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	1c5a      	adds	r2, r3, #1
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003faa:	2200      	movs	r2, #0
 8003fac:	494f      	ldr	r1, [pc, #316]	; (80040ec <HAL_I2C_Mem_Read+0x468>)
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 f9f8 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e092      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fcc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd8:	b2d2      	uxtb	r2, r2
 8003fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004000:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	691a      	ldr	r2, [r3, #16]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401e:	3b01      	subs	r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402a:	b29b      	uxth	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004034:	e042      	b.n	80040bc <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004038:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fb0a 	bl	8004654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e04c      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	691a      	ldr	r2, [r3, #16]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004066:	3b01      	subs	r3, #1
 8004068:	b29a      	uxth	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004072:	b29b      	uxth	r3, r3
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d118      	bne.n	80040bc <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f47f aebe 	bne.w	8003e42 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2220      	movs	r2, #32
 80040ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3728      	adds	r7, #40	; 0x28
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	00010004 	.word	0x00010004

080040f0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b088      	sub	sp, #32
 80040f4:	af02      	add	r7, sp, #8
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	4608      	mov	r0, r1
 80040fa:	4611      	mov	r1, r2
 80040fc:	461a      	mov	r2, r3
 80040fe:	4603      	mov	r3, r0
 8004100:	817b      	strh	r3, [r7, #10]
 8004102:	460b      	mov	r3, r1
 8004104:	813b      	strh	r3, [r7, #8]
 8004106:	4613      	mov	r3, r2
 8004108:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004118:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	2200      	movs	r2, #0
 8004122:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f93c 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e05f      	b.n	80041f6 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004136:	897b      	ldrh	r3, [r7, #10]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004144:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	6a3a      	ldr	r2, [r7, #32]
 800414a:	492d      	ldr	r1, [pc, #180]	; (8004200 <I2C_RequestMemoryWrite+0x110>)
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f980 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e04c      	b.n	80041f6 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004174:	6a39      	ldr	r1, [r7, #32]
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 f9ea 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	2b04      	cmp	r3, #4
 8004188:	d107      	bne.n	800419a <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004198:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e02b      	b.n	80041f6 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d105      	bne.n	80041b0 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041a4:	893b      	ldrh	r3, [r7, #8]
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	611a      	str	r2, [r3, #16]
 80041ae:	e021      	b.n	80041f4 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041b0:	893b      	ldrh	r3, [r7, #8]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c0:	6a39      	ldr	r1, [r7, #32]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f9c4 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d107      	bne.n	80041e6 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e005      	b.n	80041f6 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ea:	893b      	ldrh	r3, [r7, #8]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	00010002 	.word	0x00010002

08004204 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b088      	sub	sp, #32
 8004208:	af02      	add	r7, sp, #8
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	4608      	mov	r0, r1
 800420e:	4611      	mov	r1, r2
 8004210:	461a      	mov	r2, r3
 8004212:	4603      	mov	r3, r0
 8004214:	817b      	strh	r3, [r7, #10]
 8004216:	460b      	mov	r3, r1
 8004218:	813b      	strh	r3, [r7, #8]
 800421a:	4613      	mov	r3, r2
 800421c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800422c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800423c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	2200      	movs	r2, #0
 8004246:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f8aa 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e09e      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800425a:	897b      	ldrh	r3, [r7, #10]
 800425c:	b2db      	uxtb	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004268:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	6a3a      	ldr	r2, [r7, #32]
 800426e:	494c      	ldr	r1, [pc, #304]	; (80043a0 <I2C_RequestMemoryRead+0x19c>)
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 f8ee 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e08b      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004280:	2300      	movs	r3, #0
 8004282:	617b      	str	r3, [r7, #20]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004298:	6a39      	ldr	r1, [r7, #32]
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 f958 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00d      	beq.n	80042c2 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d107      	bne.n	80042be <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e06a      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d105      	bne.n	80042d4 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042c8:	893b      	ldrh	r3, [r7, #8]
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	611a      	str	r2, [r3, #16]
 80042d2:	e021      	b.n	8004318 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042d4:	893b      	ldrh	r3, [r7, #8]
 80042d6:	0a1b      	lsrs	r3, r3, #8
 80042d8:	b29b      	uxth	r3, r3
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042e4:	6a39      	ldr	r1, [r7, #32]
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 f932 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00d      	beq.n	800430e <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d107      	bne.n	800430a <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004308:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e044      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800430e:	893b      	ldrh	r3, [r7, #8]
 8004310:	b2da      	uxtb	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800431a:	6a39      	ldr	r1, [r7, #32]
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f000 f917 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00d      	beq.n	8004344 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432c:	2b04      	cmp	r3, #4
 800432e:	d107      	bne.n	8004340 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800433e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e029      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004352:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	2200      	movs	r2, #0
 800435c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f81f 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e013      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004370:	897b      	ldrh	r3, [r7, #10]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	b2da      	uxtb	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004382:	6a3a      	ldr	r2, [r7, #32]
 8004384:	4906      	ldr	r1, [pc, #24]	; (80043a0 <I2C_RequestMemoryRead+0x19c>)
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f863 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	00010002 	.word	0x00010002

080043a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043b4:	e025      	b.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d021      	beq.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043be:	f7fe fb69 	bl	8002a94 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d302      	bcc.n	80043d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d116      	bne.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	f043 0220 	orr.w	r2, r3, #32
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e023      	b.n	800444a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	0c1b      	lsrs	r3, r3, #16
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d10d      	bne.n	8004428 <I2C_WaitOnFlagUntilTimeout+0x84>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	43da      	mvns	r2, r3
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	4013      	ands	r3, r2
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	bf0c      	ite	eq
 800441e:	2301      	moveq	r3, #1
 8004420:	2300      	movne	r3, #0
 8004422:	b2db      	uxtb	r3, r3
 8004424:	461a      	mov	r2, r3
 8004426:	e00c      	b.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	43da      	mvns	r2, r3
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4013      	ands	r3, r2
 8004434:	b29b      	uxth	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	bf0c      	ite	eq
 800443a:	2301      	moveq	r3, #1
 800443c:	2300      	movne	r3, #0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	429a      	cmp	r2, r3
 8004446:	d0b6      	beq.n	80043b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b084      	sub	sp, #16
 8004456:	af00      	add	r7, sp, #0
 8004458:	60f8      	str	r0, [r7, #12]
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	607a      	str	r2, [r7, #4]
 800445e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004460:	e051      	b.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004470:	d123      	bne.n	80044ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004480:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800448a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	f043 0204 	orr.w	r2, r3, #4
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e046      	b.n	8004548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c0:	d021      	beq.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c2:	f7fe fae7 	bl	8002a94 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d116      	bne.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f043 0220 	orr.w	r2, r3, #32
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e020      	b.n	8004548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	0c1b      	lsrs	r3, r3, #16
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b01      	cmp	r3, #1
 800450e:	d10c      	bne.n	800452a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	43da      	mvns	r2, r3
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	4013      	ands	r3, r2
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	bf14      	ite	ne
 8004522:	2301      	movne	r3, #1
 8004524:	2300      	moveq	r3, #0
 8004526:	b2db      	uxtb	r3, r3
 8004528:	e00b      	b.n	8004542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	43da      	mvns	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	4013      	ands	r3, r2
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	bf14      	ite	ne
 800453c:	2301      	movne	r3, #1
 800453e:	2300      	moveq	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d18d      	bne.n	8004462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800455c:	e02d      	b.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f8ce 	bl	8004700 <I2C_IsAcknowledgeFailed>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e02d      	b.n	80045ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004574:	d021      	beq.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004576:	f7fe fa8d 	bl	8002a94 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	429a      	cmp	r2, r3
 8004584:	d302      	bcc.n	800458c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e007      	b.n	80045ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c4:	2b80      	cmp	r3, #128	; 0x80
 80045c6:	d1ca      	bne.n	800455e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045de:	e02d      	b.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 f88d 	bl	8004700 <I2C_IsAcknowledgeFailed>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e02d      	b.n	800464c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d021      	beq.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f8:	f7fe fa4c 	bl	8002a94 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	429a      	cmp	r2, r3
 8004606:	d302      	bcc.n	800460e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d116      	bne.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004628:	f043 0220 	orr.w	r2, r3, #32
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e007      	b.n	800464c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	2b04      	cmp	r3, #4
 8004648:	d1ca      	bne.n	80045e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004660:	e042      	b.n	80046e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	2b10      	cmp	r3, #16
 800466e:	d119      	bne.n	80046a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0210 	mvn.w	r2, #16
 8004678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e029      	b.n	80046f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a4:	f7fe f9f6 	bl	8002a94 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d302      	bcc.n	80046ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d116      	bne.n	80046e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	f043 0220 	orr.w	r2, r3, #32
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e007      	b.n	80046f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d1b5      	bne.n	8004662 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004716:	d11b      	bne.n	8004750 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004720:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	f043 0204 	orr.w	r2, r3, #4
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e000      	b.n	8004752 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr

0800475c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e26c      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8087 	beq.w	800488a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800477c:	4b92      	ldr	r3, [pc, #584]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 030c 	and.w	r3, r3, #12
 8004784:	2b04      	cmp	r3, #4
 8004786:	d00c      	beq.n	80047a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004788:	4b8f      	ldr	r3, [pc, #572]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b08      	cmp	r3, #8
 8004792:	d112      	bne.n	80047ba <HAL_RCC_OscConfig+0x5e>
 8004794:	4b8c      	ldr	r3, [pc, #560]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800479c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a0:	d10b      	bne.n	80047ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a2:	4b89      	ldr	r3, [pc, #548]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d06c      	beq.n	8004888 <HAL_RCC_OscConfig+0x12c>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d168      	bne.n	8004888 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e246      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c2:	d106      	bne.n	80047d2 <HAL_RCC_OscConfig+0x76>
 80047c4:	4b80      	ldr	r3, [pc, #512]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a7f      	ldr	r2, [pc, #508]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	e02e      	b.n	8004830 <HAL_RCC_OscConfig+0xd4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10c      	bne.n	80047f4 <HAL_RCC_OscConfig+0x98>
 80047da:	4b7b      	ldr	r3, [pc, #492]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a7a      	ldr	r2, [pc, #488]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e4:	6013      	str	r3, [r2, #0]
 80047e6:	4b78      	ldr	r3, [pc, #480]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a77      	ldr	r2, [pc, #476]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80047ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	e01d      	b.n	8004830 <HAL_RCC_OscConfig+0xd4>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047fc:	d10c      	bne.n	8004818 <HAL_RCC_OscConfig+0xbc>
 80047fe:	4b72      	ldr	r3, [pc, #456]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a71      	ldr	r2, [pc, #452]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	4b6f      	ldr	r3, [pc, #444]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a6e      	ldr	r2, [pc, #440]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	e00b      	b.n	8004830 <HAL_RCC_OscConfig+0xd4>
 8004818:	4b6b      	ldr	r3, [pc, #428]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a6a      	ldr	r2, [pc, #424]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800481e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004822:	6013      	str	r3, [r2, #0]
 8004824:	4b68      	ldr	r3, [pc, #416]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a67      	ldr	r2, [pc, #412]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800482a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800482e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d013      	beq.n	8004860 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004838:	f7fe f92c 	bl	8002a94 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483e:	e008      	b.n	8004852 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004840:	f7fe f928 	bl	8002a94 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b64      	cmp	r3, #100	; 0x64
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e1fa      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004852:	4b5d      	ldr	r3, [pc, #372]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d0f0      	beq.n	8004840 <HAL_RCC_OscConfig+0xe4>
 800485e:	e014      	b.n	800488a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fe f918 	bl	8002a94 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004868:	f7fe f914 	bl	8002a94 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b64      	cmp	r3, #100	; 0x64
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e1e6      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487a:	4b53      	ldr	r3, [pc, #332]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x10c>
 8004886:	e000      	b.n	800488a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d063      	beq.n	800495e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004896:	4b4c      	ldr	r3, [pc, #304]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f003 030c 	and.w	r3, r3, #12
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00b      	beq.n	80048ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80048a2:	4b49      	ldr	r3, [pc, #292]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 030c 	and.w	r3, r3, #12
 80048aa:	2b08      	cmp	r3, #8
 80048ac:	d11c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x18c>
 80048ae:	4b46      	ldr	r3, [pc, #280]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d116      	bne.n	80048e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ba:	4b43      	ldr	r3, [pc, #268]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d005      	beq.n	80048d2 <HAL_RCC_OscConfig+0x176>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d001      	beq.n	80048d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e1ba      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d2:	4b3d      	ldr	r3, [pc, #244]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	4939      	ldr	r1, [pc, #228]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	e03a      	b.n	800495e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d020      	beq.n	8004932 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f0:	4b36      	ldr	r3, [pc, #216]	; (80049cc <HAL_RCC_OscConfig+0x270>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fe f8cd 	bl	8002a94 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048fe:	f7fe f8c9 	bl	8002a94 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e19b      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004910:	4b2d      	ldr	r3, [pc, #180]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800491c:	4b2a      	ldr	r3, [pc, #168]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	4927      	ldr	r1, [pc, #156]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 800492c:	4313      	orrs	r3, r2
 800492e:	600b      	str	r3, [r1, #0]
 8004930:	e015      	b.n	800495e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004932:	4b26      	ldr	r3, [pc, #152]	; (80049cc <HAL_RCC_OscConfig+0x270>)
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004938:	f7fe f8ac 	bl	8002a94 <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004940:	f7fe f8a8 	bl	8002a94 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e17a      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004952:	4b1d      	ldr	r3, [pc, #116]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1f0      	bne.n	8004940 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d03a      	beq.n	80049e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d019      	beq.n	80049a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004972:	4b17      	ldr	r3, [pc, #92]	; (80049d0 <HAL_RCC_OscConfig+0x274>)
 8004974:	2201      	movs	r2, #1
 8004976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004978:	f7fe f88c 	bl	8002a94 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004980:	f7fe f888 	bl	8002a94 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e15a      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004992:	4b0d      	ldr	r3, [pc, #52]	; (80049c8 <HAL_RCC_OscConfig+0x26c>)
 8004994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0f0      	beq.n	8004980 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800499e:	2001      	movs	r0, #1
 80049a0:	f000 fada 	bl	8004f58 <RCC_Delay>
 80049a4:	e01c      	b.n	80049e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a6:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <HAL_RCC_OscConfig+0x274>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ac:	f7fe f872 	bl	8002a94 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b2:	e00f      	b.n	80049d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b4:	f7fe f86e 	bl	8002a94 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d908      	bls.n	80049d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e140      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
 80049c6:	bf00      	nop
 80049c8:	40021000 	.word	0x40021000
 80049cc:	42420000 	.word	0x42420000
 80049d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d4:	4b9e      	ldr	r3, [pc, #632]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1e9      	bne.n	80049b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 80a6 	beq.w	8004b3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ee:	2300      	movs	r3, #0
 80049f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049f2:	4b97      	ldr	r3, [pc, #604]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10d      	bne.n	8004a1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fe:	4b94      	ldr	r3, [pc, #592]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	4a93      	ldr	r2, [pc, #588]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a08:	61d3      	str	r3, [r2, #28]
 8004a0a:	4b91      	ldr	r3, [pc, #580]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a16:	2301      	movs	r3, #1
 8004a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1a:	4b8e      	ldr	r3, [pc, #568]	; (8004c54 <HAL_RCC_OscConfig+0x4f8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d118      	bne.n	8004a58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a26:	4b8b      	ldr	r3, [pc, #556]	; (8004c54 <HAL_RCC_OscConfig+0x4f8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a8a      	ldr	r2, [pc, #552]	; (8004c54 <HAL_RCC_OscConfig+0x4f8>)
 8004a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a32:	f7fe f82f 	bl	8002a94 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3a:	f7fe f82b 	bl	8002a94 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b64      	cmp	r3, #100	; 0x64
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e0fd      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	4b81      	ldr	r3, [pc, #516]	; (8004c54 <HAL_RCC_OscConfig+0x4f8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d106      	bne.n	8004a6e <HAL_RCC_OscConfig+0x312>
 8004a60:	4b7b      	ldr	r3, [pc, #492]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	4a7a      	ldr	r2, [pc, #488]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a66:	f043 0301 	orr.w	r3, r3, #1
 8004a6a:	6213      	str	r3, [r2, #32]
 8004a6c:	e02d      	b.n	8004aca <HAL_RCC_OscConfig+0x36e>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10c      	bne.n	8004a90 <HAL_RCC_OscConfig+0x334>
 8004a76:	4b76      	ldr	r3, [pc, #472]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	4a75      	ldr	r2, [pc, #468]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a7c:	f023 0301 	bic.w	r3, r3, #1
 8004a80:	6213      	str	r3, [r2, #32]
 8004a82:	4b73      	ldr	r3, [pc, #460]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	4a72      	ldr	r2, [pc, #456]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a88:	f023 0304 	bic.w	r3, r3, #4
 8004a8c:	6213      	str	r3, [r2, #32]
 8004a8e:	e01c      	b.n	8004aca <HAL_RCC_OscConfig+0x36e>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	2b05      	cmp	r3, #5
 8004a96:	d10c      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x356>
 8004a98:	4b6d      	ldr	r3, [pc, #436]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	4a6c      	ldr	r2, [pc, #432]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004a9e:	f043 0304 	orr.w	r3, r3, #4
 8004aa2:	6213      	str	r3, [r2, #32]
 8004aa4:	4b6a      	ldr	r3, [pc, #424]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	4a69      	ldr	r2, [pc, #420]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004aaa:	f043 0301 	orr.w	r3, r3, #1
 8004aae:	6213      	str	r3, [r2, #32]
 8004ab0:	e00b      	b.n	8004aca <HAL_RCC_OscConfig+0x36e>
 8004ab2:	4b67      	ldr	r3, [pc, #412]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	4a66      	ldr	r2, [pc, #408]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	6213      	str	r3, [r2, #32]
 8004abe:	4b64      	ldr	r3, [pc, #400]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	4a63      	ldr	r2, [pc, #396]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004ac4:	f023 0304 	bic.w	r3, r3, #4
 8004ac8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d015      	beq.n	8004afe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad2:	f7fd ffdf 	bl	8002a94 <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ada:	f7fd ffdb 	bl	8002a94 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e0ab      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004af0:	4b57      	ldr	r3, [pc, #348]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d0ee      	beq.n	8004ada <HAL_RCC_OscConfig+0x37e>
 8004afc:	e014      	b.n	8004b28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004afe:	f7fd ffc9 	bl	8002a94 <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b04:	e00a      	b.n	8004b1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b06:	f7fd ffc5 	bl	8002a94 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d901      	bls.n	8004b1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e095      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b1c:	4b4c      	ldr	r3, [pc, #304]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1ee      	bne.n	8004b06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b28:	7dfb      	ldrb	r3, [r7, #23]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d105      	bne.n	8004b3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b2e:	4b48      	ldr	r3, [pc, #288]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	4a47      	ldr	r2, [pc, #284]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	f000 8081 	beq.w	8004c46 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b44:	4b42      	ldr	r3, [pc, #264]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f003 030c 	and.w	r3, r3, #12
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d061      	beq.n	8004c14 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	69db      	ldr	r3, [r3, #28]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d146      	bne.n	8004be6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b58:	4b3f      	ldr	r3, [pc, #252]	; (8004c58 <HAL_RCC_OscConfig+0x4fc>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5e:	f7fd ff99 	bl	8002a94 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b66:	f7fd ff95 	bl	8002a94 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e067      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b78:	4b35      	ldr	r3, [pc, #212]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b8c:	d108      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b8e:	4b30      	ldr	r3, [pc, #192]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	492d      	ldr	r1, [pc, #180]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a19      	ldr	r1, [r3, #32]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	430b      	orrs	r3, r1
 8004bb2:	4927      	ldr	r1, [pc, #156]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bb8:	4b27      	ldr	r3, [pc, #156]	; (8004c58 <HAL_RCC_OscConfig+0x4fc>)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbe:	f7fd ff69 	bl	8002a94 <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc6:	f7fd ff65 	bl	8002a94 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e037      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bd8:	4b1d      	ldr	r3, [pc, #116]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0f0      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x46a>
 8004be4:	e02f      	b.n	8004c46 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004be6:	4b1c      	ldr	r3, [pc, #112]	; (8004c58 <HAL_RCC_OscConfig+0x4fc>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bec:	f7fd ff52 	bl	8002a94 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf4:	f7fd ff4e 	bl	8002a94 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e020      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c06:	4b12      	ldr	r3, [pc, #72]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1f0      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x498>
 8004c12:	e018      	b.n	8004c46 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e013      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c20:	4b0b      	ldr	r3, [pc, #44]	; (8004c50 <HAL_RCC_OscConfig+0x4f4>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d106      	bne.n	8004c42 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d001      	beq.n	8004c46 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40021000 	.word	0x40021000
 8004c54:	40007000 	.word	0x40007000
 8004c58:	42420060 	.word	0x42420060

08004c5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e0d0      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c70:	4b6a      	ldr	r3, [pc, #424]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d910      	bls.n	8004ca0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c7e:	4b67      	ldr	r3, [pc, #412]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f023 0207 	bic.w	r2, r3, #7
 8004c86:	4965      	ldr	r1, [pc, #404]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c8e:	4b63      	ldr	r3, [pc, #396]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0b8      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d020      	beq.n	8004cee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cb8:	4b59      	ldr	r3, [pc, #356]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	4a58      	ldr	r2, [pc, #352]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cbe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004cc2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cd0:	4b53      	ldr	r3, [pc, #332]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	4a52      	ldr	r2, [pc, #328]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004cda:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cdc:	4b50      	ldr	r3, [pc, #320]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	494d      	ldr	r1, [pc, #308]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d040      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d107      	bne.n	8004d12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d02:	4b47      	ldr	r3, [pc, #284]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d115      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e07f      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d107      	bne.n	8004d2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d1a:	4b41      	ldr	r3, [pc, #260]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d109      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e073      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d2a:	4b3d      	ldr	r3, [pc, #244]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e06b      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d3a:	4b39      	ldr	r3, [pc, #228]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f023 0203 	bic.w	r2, r3, #3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	4936      	ldr	r1, [pc, #216]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d4c:	f7fd fea2 	bl	8002a94 <HAL_GetTick>
 8004d50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d54:	f7fd fe9e 	bl	8002a94 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e053      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d6a:	4b2d      	ldr	r3, [pc, #180]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f003 020c 	and.w	r2, r3, #12
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d1eb      	bne.n	8004d54 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d7c:	4b27      	ldr	r3, [pc, #156]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d210      	bcs.n	8004dac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8a:	4b24      	ldr	r3, [pc, #144]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f023 0207 	bic.w	r2, r3, #7
 8004d92:	4922      	ldr	r1, [pc, #136]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d9a:	4b20      	ldr	r3, [pc, #128]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0307 	and.w	r3, r3, #7
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d001      	beq.n	8004dac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e032      	b.n	8004e12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d008      	beq.n	8004dca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db8:	4b19      	ldr	r3, [pc, #100]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4916      	ldr	r1, [pc, #88]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d009      	beq.n	8004dea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004dd6:	4b12      	ldr	r3, [pc, #72]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	490e      	ldr	r1, [pc, #56]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004dea:	f000 f821 	bl	8004e30 <HAL_RCC_GetSysClockFreq>
 8004dee:	4601      	mov	r1, r0
 8004df0:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	091b      	lsrs	r3, r3, #4
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	4a0a      	ldr	r2, [pc, #40]	; (8004e24 <HAL_RCC_ClockConfig+0x1c8>)
 8004dfc:	5cd3      	ldrb	r3, [r2, r3]
 8004dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8004e02:	4a09      	ldr	r2, [pc, #36]	; (8004e28 <HAL_RCC_ClockConfig+0x1cc>)
 8004e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <HAL_RCC_ClockConfig+0x1d0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fd fe00 	bl	8002a10 <HAL_InitTick>

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40022000 	.word	0x40022000
 8004e20:	40021000 	.word	0x40021000
 8004e24:	080065a8 	.word	0x080065a8
 8004e28:	20000000 	.word	0x20000000
 8004e2c:	20000004 	.word	0x20000004

08004e30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e30:	b490      	push	{r4, r7}
 8004e32:	b08a      	sub	sp, #40	; 0x28
 8004e34:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004e36:	4b2a      	ldr	r3, [pc, #168]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004e38:	1d3c      	adds	r4, r7, #4
 8004e3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004e40:	4b28      	ldr	r3, [pc, #160]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	61fb      	str	r3, [r7, #28]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	2300      	movs	r3, #0
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e56:	2300      	movs	r3, #0
 8004e58:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e5a:	4b23      	ldr	r3, [pc, #140]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f003 030c 	and.w	r3, r3, #12
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d002      	beq.n	8004e70 <HAL_RCC_GetSysClockFreq+0x40>
 8004e6a:	2b08      	cmp	r3, #8
 8004e6c:	d003      	beq.n	8004e76 <HAL_RCC_GetSysClockFreq+0x46>
 8004e6e:	e02d      	b.n	8004ecc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e70:	4b1e      	ldr	r3, [pc, #120]	; (8004eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e72:	623b      	str	r3, [r7, #32]
      break;
 8004e74:	e02d      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	0c9b      	lsrs	r3, r3, #18
 8004e7a:	f003 030f 	and.w	r3, r3, #15
 8004e7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e82:	4413      	add	r3, r2
 8004e84:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e88:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d013      	beq.n	8004ebc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e94:	4b14      	ldr	r3, [pc, #80]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	0c5b      	lsrs	r3, r3, #17
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ea8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	4a0f      	ldr	r2, [pc, #60]	; (8004eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004eae:	fb02 f203 	mul.w	r2, r2, r3
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eba:	e004      	b.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	4a0c      	ldr	r2, [pc, #48]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ec0:	fb02 f303 	mul.w	r3, r2, r3
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	623b      	str	r3, [r7, #32]
      break;
 8004eca:	e002      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ecc:	4b07      	ldr	r3, [pc, #28]	; (8004eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ece:	623b      	str	r3, [r7, #32]
      break;
 8004ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3728      	adds	r7, #40	; 0x28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc90      	pop	{r4, r7}
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	08006580 	.word	0x08006580
 8004ee4:	08006590 	.word	0x08006590
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	007a1200 	.word	0x007a1200
 8004ef0:	003d0900 	.word	0x003d0900

08004ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef8:	4b02      	ldr	r3, [pc, #8]	; (8004f04 <HAL_RCC_GetHCLKFreq+0x10>)
 8004efa:	681b      	ldr	r3, [r3, #0]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr
 8004f04:	20000000 	.word	0x20000000

08004f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f0c:	f7ff fff2 	bl	8004ef4 <HAL_RCC_GetHCLKFreq>
 8004f10:	4601      	mov	r1, r0
 8004f12:	4b05      	ldr	r3, [pc, #20]	; (8004f28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	0a1b      	lsrs	r3, r3, #8
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	4a03      	ldr	r2, [pc, #12]	; (8004f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f1e:	5cd3      	ldrb	r3, [r2, r3]
 8004f20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	080065b8 	.word	0x080065b8

08004f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f34:	f7ff ffde 	bl	8004ef4 <HAL_RCC_GetHCLKFreq>
 8004f38:	4601      	mov	r1, r0
 8004f3a:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	0adb      	lsrs	r3, r3, #11
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4a03      	ldr	r2, [pc, #12]	; (8004f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f46:	5cd3      	ldrb	r3, [r2, r3]
 8004f48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000
 8004f54:	080065b8 	.word	0x080065b8

08004f58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f60:	4b0a      	ldr	r3, [pc, #40]	; (8004f8c <RCC_Delay+0x34>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a0a      	ldr	r2, [pc, #40]	; (8004f90 <RCC_Delay+0x38>)
 8004f66:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6a:	0a5b      	lsrs	r3, r3, #9
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	fb02 f303 	mul.w	r3, r2, r3
 8004f72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004f74:	bf00      	nop
  }
  while (Delay --);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	1e5a      	subs	r2, r3, #1
 8004f7a:	60fa      	str	r2, [r7, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1f9      	bne.n	8004f74 <RCC_Delay+0x1c>
}
 8004f80:	bf00      	nop
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bc80      	pop	{r7}
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000000 	.word	0x20000000
 8004f90:	10624dd3 	.word	0x10624dd3

08004f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	613b      	str	r3, [r7, #16]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0301 	and.w	r3, r3, #1
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d07d      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fb4:	4b4f      	ldr	r3, [pc, #316]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10d      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fc0:	4b4c      	ldr	r3, [pc, #304]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	4a4b      	ldr	r2, [pc, #300]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fca:	61d3      	str	r3, [r2, #28]
 8004fcc:	4b49      	ldr	r3, [pc, #292]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fce:	69db      	ldr	r3, [r3, #28]
 8004fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fd4:	60bb      	str	r3, [r7, #8]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fdc:	4b46      	ldr	r3, [pc, #280]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d118      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fe8:	4b43      	ldr	r3, [pc, #268]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a42      	ldr	r2, [pc, #264]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ff2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ff4:	f7fd fd4e 	bl	8002a94 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ffa:	e008      	b.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ffc:	f7fd fd4a 	bl	8002a94 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b64      	cmp	r3, #100	; 0x64
 8005008:	d901      	bls.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e06d      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500e:	4b3a      	ldr	r3, [pc, #232]	; (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0f0      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800501a:	4b36      	ldr	r3, [pc, #216]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005022:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d02e      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	429a      	cmp	r2, r3
 8005036:	d027      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005038:	4b2e      	ldr	r3, [pc, #184]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005040:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005042:	4b2e      	ldr	r3, [pc, #184]	; (80050fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005044:	2201      	movs	r2, #1
 8005046:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005048:	4b2c      	ldr	r3, [pc, #176]	; (80050fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800504e:	4a29      	ldr	r2, [pc, #164]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d014      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505e:	f7fd fd19 	bl	8002a94 <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005064:	e00a      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005066:	f7fd fd15 	bl	8002a94 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f241 3288 	movw	r2, #5000	; 0x1388
 8005074:	4293      	cmp	r3, r2
 8005076:	d901      	bls.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e036      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800507c:	4b1d      	ldr	r3, [pc, #116]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0ee      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005088:	4b1a      	ldr	r3, [pc, #104]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	4917      	ldr	r1, [pc, #92]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005096:	4313      	orrs	r3, r2
 8005098:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800509a:	7dfb      	ldrb	r3, [r7, #23]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d105      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050a0:	4b14      	ldr	r3, [pc, #80]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4a13      	ldr	r2, [pc, #76]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d008      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050b8:	4b0e      	ldr	r3, [pc, #56]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	490b      	ldr	r1, [pc, #44]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0310 	and.w	r3, r3, #16
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d008      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050d6:	4b07      	ldr	r3, [pc, #28]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	4904      	ldr	r1, [pc, #16]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40007000 	.word	0x40007000
 80050fc:	42420440 	.word	0x42420440

08005100 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005100:	b590      	push	{r4, r7, lr}
 8005102:	b08d      	sub	sp, #52	; 0x34
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005108:	4b55      	ldr	r3, [pc, #340]	; (8005260 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800510a:	f107 040c 	add.w	r4, r7, #12
 800510e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005110:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005114:	4b53      	ldr	r3, [pc, #332]	; (8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005116:	881b      	ldrh	r3, [r3, #0]
 8005118:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800511a:	2300      	movs	r3, #0
 800511c:	627b      	str	r3, [r7, #36]	; 0x24
 800511e:	2300      	movs	r3, #0
 8005120:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005122:	2300      	movs	r3, #0
 8005124:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
 800512a:	2300      	movs	r3, #0
 800512c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b02      	cmp	r3, #2
 8005132:	d07f      	beq.n	8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005134:	2b10      	cmp	r3, #16
 8005136:	d002      	beq.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8005138:	2b01      	cmp	r3, #1
 800513a:	d048      	beq.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800513c:	e08b      	b.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800513e:	4b4a      	ldr	r3, [pc, #296]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005144:	4b48      	ldr	r3, [pc, #288]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d07f      	beq.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	0c9b      	lsrs	r3, r3, #18
 8005154:	f003 030f 	and.w	r3, r3, #15
 8005158:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800515c:	4413      	add	r3, r2
 800515e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005162:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d018      	beq.n	80051a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800516e:	4b3e      	ldr	r3, [pc, #248]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	0c5b      	lsrs	r3, r3, #17
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800517c:	4413      	add	r3, r2
 800517e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005182:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00d      	beq.n	80051aa <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800518e:	4a37      	ldr	r2, [pc, #220]	; (800526c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	fbb2 f2f3 	udiv	r2, r2, r3
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800519e:	e004      	b.n	80051aa <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051a0:	6a3b      	ldr	r3, [r7, #32]
 80051a2:	4a33      	ldr	r2, [pc, #204]	; (8005270 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80051a4:	fb02 f303 	mul.w	r3, r2, r3
 80051a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80051aa:	4b2f      	ldr	r3, [pc, #188]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051b6:	d102      	bne.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80051b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80051bc:	e048      	b.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80051be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	4a2c      	ldr	r2, [pc, #176]	; (8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80051c4:	fba2 2303 	umull	r2, r3, r2, r3
 80051c8:	085b      	lsrs	r3, r3, #1
 80051ca:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80051cc:	e040      	b.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80051ce:	4b26      	ldr	r3, [pc, #152]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051de:	d108      	bne.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d003      	beq.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80051ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80051f0:	e01f      	b.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051fc:	d109      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80051fe:	4b1a      	ldr	r3, [pc, #104]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800520a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800520e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005210:	e00f      	b.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005218:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800521c:	d11a      	bne.n	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d014      	beq.n	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800522a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800522e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005230:	e010      	b.n	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005232:	e00f      	b.n	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005234:	f7ff fe7c 	bl	8004f30 <HAL_RCC_GetPCLK2Freq>
 8005238:	4602      	mov	r2, r0
 800523a:	4b0b      	ldr	r3, [pc, #44]	; (8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	0b9b      	lsrs	r3, r3, #14
 8005240:	f003 0303 	and.w	r3, r3, #3
 8005244:	3301      	adds	r3, #1
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	fbb2 f3f3 	udiv	r3, r2, r3
 800524c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800524e:	e002      	b.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005250:	bf00      	nop
 8005252:	e000      	b.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005254:	bf00      	nop
    }
  }
  return (frequency);
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005258:	4618      	mov	r0, r3
 800525a:	3734      	adds	r7, #52	; 0x34
 800525c:	46bd      	mov	sp, r7
 800525e:	bd90      	pop	{r4, r7, pc}
 8005260:	08006594 	.word	0x08006594
 8005264:	080065a4 	.word	0x080065a4
 8005268:	40021000 	.word	0x40021000
 800526c:	007a1200 	.word	0x007a1200
 8005270:	003d0900 	.word	0x003d0900
 8005274:	aaaaaaab 	.word	0xaaaaaaab

08005278 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e03f      	b.n	800530a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7fd fa6c 	bl	800277c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2224      	movs	r2, #36	; 0x24
 80052a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 f9b1 	bl	8005624 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	691a      	ldr	r2, [r3, #16]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695a      	ldr	r2, [r3, #20]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b088      	sub	sp, #32
 8005316:	af02      	add	r7, sp, #8
 8005318:	60f8      	str	r0, [r7, #12]
 800531a:	60b9      	str	r1, [r7, #8]
 800531c:	603b      	str	r3, [r7, #0]
 800531e:	4613      	mov	r3, r2
 8005320:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b20      	cmp	r3, #32
 8005330:	f040 8083 	bne.w	800543a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d002      	beq.n	8005340 <HAL_UART_Transmit+0x2e>
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e07b      	b.n	800543c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_UART_Transmit+0x40>
 800534e:	2302      	movs	r3, #2
 8005350:	e074      	b.n	800543c <HAL_UART_Transmit+0x12a>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2221      	movs	r2, #33	; 0x21
 8005364:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005368:	f7fd fb94 	bl	8002a94 <HAL_GetTick>
 800536c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	88fa      	ldrh	r2, [r7, #6]
 8005372:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	88fa      	ldrh	r2, [r7, #6]
 8005378:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800537a:	e042      	b.n	8005402 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005380:	b29b      	uxth	r3, r3
 8005382:	3b01      	subs	r3, #1
 8005384:	b29a      	uxth	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005392:	d122      	bne.n	80053da <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2200      	movs	r2, #0
 800539c:	2180      	movs	r1, #128	; 0x80
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	f000 f8f6 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e046      	b.n	800543c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	881b      	ldrh	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053c0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d103      	bne.n	80053d2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	3302      	adds	r3, #2
 80053ce:	60bb      	str	r3, [r7, #8]
 80053d0:	e017      	b.n	8005402 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	3301      	adds	r3, #1
 80053d6:	60bb      	str	r3, [r7, #8]
 80053d8:	e013      	b.n	8005402 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	2200      	movs	r2, #0
 80053e2:	2180      	movs	r1, #128	; 0x80
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 f8d3 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d001      	beq.n	80053f4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e023      	b.n	800543c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	60ba      	str	r2, [r7, #8]
 80053fa:	781a      	ldrb	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005406:	b29b      	uxth	r3, r3
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1b7      	bne.n	800537c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	2200      	movs	r2, #0
 8005414:	2140      	movs	r1, #64	; 0x40
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 f8ba 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e00a      	b.n	800543c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e000      	b.n	800543c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800543a:	2302      	movs	r3, #2
  }
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b088      	sub	sp, #32
 8005448:	af02      	add	r7, sp, #8
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	603b      	str	r3, [r7, #0]
 8005450:	4613      	mov	r3, r2
 8005452:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b20      	cmp	r3, #32
 8005462:	f040 8090 	bne.w	8005586 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <HAL_UART_Receive+0x2e>
 800546c:	88fb      	ldrh	r3, [r7, #6]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e088      	b.n	8005588 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800547c:	2b01      	cmp	r3, #1
 800547e:	d101      	bne.n	8005484 <HAL_UART_Receive+0x40>
 8005480:	2302      	movs	r3, #2
 8005482:	e081      	b.n	8005588 <HAL_UART_Receive+0x144>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2222      	movs	r2, #34	; 0x22
 8005496:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800549a:	f7fd fafb 	bl	8002a94 <HAL_GetTick>
 800549e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	88fa      	ldrh	r2, [r7, #6]
 80054a4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	88fa      	ldrh	r2, [r7, #6]
 80054aa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80054ac:	e05c      	b.n	8005568 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054c4:	d12b      	bne.n	800551e <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2200      	movs	r2, #0
 80054ce:	2120      	movs	r1, #32
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f85d 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e053      	b.n	8005588 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10c      	bne.n	8005506 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	3302      	adds	r3, #2
 8005502:	60bb      	str	r3, [r7, #8]
 8005504:	e030      	b.n	8005568 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	b29b      	uxth	r3, r3
 800550e:	b2db      	uxtb	r3, r3
 8005510:	b29a      	uxth	r2, r3
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	3301      	adds	r3, #1
 800551a:	60bb      	str	r3, [r7, #8]
 800551c:	e024      	b.n	8005568 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	2200      	movs	r2, #0
 8005526:	2120      	movs	r1, #32
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f831 	bl	8005590 <UART_WaitOnFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e027      	b.n	8005588 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d108      	bne.n	8005552 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6859      	ldr	r1, [r3, #4]
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	1c5a      	adds	r2, r3, #1
 800554a:	60ba      	str	r2, [r7, #8]
 800554c:	b2ca      	uxtb	r2, r1
 800554e:	701a      	strb	r2, [r3, #0]
 8005550:	e00a      	b.n	8005568 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	b2da      	uxtb	r2, r3
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	1c59      	adds	r1, r3, #1
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005564:	b2d2      	uxtb	r2, r2
 8005566:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d19d      	bne.n	80054ae <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2220      	movs	r2, #32
 8005576:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e000      	b.n	8005588 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005586:	2302      	movs	r3, #2
  }
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	603b      	str	r3, [r7, #0]
 800559c:	4613      	mov	r3, r2
 800559e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a0:	e02c      	b.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	d028      	beq.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d007      	beq.n	80055c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80055b0:	f7fd fa70 	bl	8002a94 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d21d      	bcs.n	80055fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80055ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695a      	ldr	r2, [r3, #20]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f022 0201 	bic.w	r2, r2, #1
 80055de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e00f      	b.n	800561c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	4013      	ands	r3, r2
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	429a      	cmp	r2, r3
 800560a:	bf0c      	ite	eq
 800560c:	2301      	moveq	r3, #1
 800560e:	2300      	movne	r3, #0
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	79fb      	ldrb	r3, [r7, #7]
 8005616:	429a      	cmp	r2, r3
 8005618:	d0c3      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	695b      	ldr	r3, [r3, #20]
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800565e:	f023 030c 	bic.w	r3, r3, #12
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6812      	ldr	r2, [r2, #0]
 8005666:	68f9      	ldr	r1, [r7, #12]
 8005668:	430b      	orrs	r3, r1
 800566a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	699a      	ldr	r2, [r3, #24]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a52      	ldr	r2, [pc, #328]	; (80057d0 <UART_SetConfig+0x1ac>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d14e      	bne.n	800572a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800568c:	f7ff fc50 	bl	8004f30 <HAL_RCC_GetPCLK2Freq>
 8005690:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	4613      	mov	r3, r2
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4413      	add	r3, r2
 800569a:	009a      	lsls	r2, r3, #2
 800569c:	441a      	add	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a8:	4a4a      	ldr	r2, [pc, #296]	; (80057d4 <UART_SetConfig+0x1b0>)
 80056aa:	fba2 2303 	umull	r2, r3, r2, r3
 80056ae:	095b      	lsrs	r3, r3, #5
 80056b0:	0119      	lsls	r1, r3, #4
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	4613      	mov	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	4413      	add	r3, r2
 80056ba:	009a      	lsls	r2, r3, #2
 80056bc:	441a      	add	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80056c8:	4b42      	ldr	r3, [pc, #264]	; (80057d4 <UART_SetConfig+0x1b0>)
 80056ca:	fba3 0302 	umull	r0, r3, r3, r2
 80056ce:	095b      	lsrs	r3, r3, #5
 80056d0:	2064      	movs	r0, #100	; 0x64
 80056d2:	fb00 f303 	mul.w	r3, r0, r3
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	3332      	adds	r3, #50	; 0x32
 80056dc:	4a3d      	ldr	r2, [pc, #244]	; (80057d4 <UART_SetConfig+0x1b0>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	095b      	lsrs	r3, r3, #5
 80056e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056e8:	4419      	add	r1, r3
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	4613      	mov	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	4413      	add	r3, r2
 80056f2:	009a      	lsls	r2, r3, #2
 80056f4:	441a      	add	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005700:	4b34      	ldr	r3, [pc, #208]	; (80057d4 <UART_SetConfig+0x1b0>)
 8005702:	fba3 0302 	umull	r0, r3, r3, r2
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	2064      	movs	r0, #100	; 0x64
 800570a:	fb00 f303 	mul.w	r3, r0, r3
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	3332      	adds	r3, #50	; 0x32
 8005714:	4a2f      	ldr	r2, [pc, #188]	; (80057d4 <UART_SetConfig+0x1b0>)
 8005716:	fba2 2303 	umull	r2, r3, r2, r3
 800571a:	095b      	lsrs	r3, r3, #5
 800571c:	f003 020f 	and.w	r2, r3, #15
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	440a      	add	r2, r1
 8005726:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005728:	e04d      	b.n	80057c6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800572a:	f7ff fbed 	bl	8004f08 <HAL_RCC_GetPCLK1Freq>
 800572e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	009a      	lsls	r2, r3, #2
 800573a:	441a      	add	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	fbb2 f3f3 	udiv	r3, r2, r3
 8005746:	4a23      	ldr	r2, [pc, #140]	; (80057d4 <UART_SetConfig+0x1b0>)
 8005748:	fba2 2303 	umull	r2, r3, r2, r3
 800574c:	095b      	lsrs	r3, r3, #5
 800574e:	0119      	lsls	r1, r3, #4
 8005750:	68ba      	ldr	r2, [r7, #8]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	009a      	lsls	r2, r3, #2
 800575a:	441a      	add	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	fbb2 f2f3 	udiv	r2, r2, r3
 8005766:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <UART_SetConfig+0x1b0>)
 8005768:	fba3 0302 	umull	r0, r3, r3, r2
 800576c:	095b      	lsrs	r3, r3, #5
 800576e:	2064      	movs	r0, #100	; 0x64
 8005770:	fb00 f303 	mul.w	r3, r0, r3
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	011b      	lsls	r3, r3, #4
 8005778:	3332      	adds	r3, #50	; 0x32
 800577a:	4a16      	ldr	r2, [pc, #88]	; (80057d4 <UART_SetConfig+0x1b0>)
 800577c:	fba2 2303 	umull	r2, r3, r2, r3
 8005780:	095b      	lsrs	r3, r3, #5
 8005782:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005786:	4419      	add	r1, r3
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	4613      	mov	r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	4413      	add	r3, r2
 8005790:	009a      	lsls	r2, r3, #2
 8005792:	441a      	add	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	fbb2 f2f3 	udiv	r2, r2, r3
 800579e:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <UART_SetConfig+0x1b0>)
 80057a0:	fba3 0302 	umull	r0, r3, r3, r2
 80057a4:	095b      	lsrs	r3, r3, #5
 80057a6:	2064      	movs	r0, #100	; 0x64
 80057a8:	fb00 f303 	mul.w	r3, r0, r3
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	011b      	lsls	r3, r3, #4
 80057b0:	3332      	adds	r3, #50	; 0x32
 80057b2:	4a08      	ldr	r2, [pc, #32]	; (80057d4 <UART_SetConfig+0x1b0>)
 80057b4:	fba2 2303 	umull	r2, r3, r2, r3
 80057b8:	095b      	lsrs	r3, r3, #5
 80057ba:	f003 020f 	and.w	r2, r3, #15
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	440a      	add	r2, r1
 80057c4:	609a      	str	r2, [r3, #8]
}
 80057c6:	bf00      	nop
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40013800 	.word	0x40013800
 80057d4:	51eb851f 	.word	0x51eb851f

080057d8 <__errno>:
 80057d8:	4b01      	ldr	r3, [pc, #4]	; (80057e0 <__errno+0x8>)
 80057da:	6818      	ldr	r0, [r3, #0]
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	2000000c 	.word	0x2000000c

080057e4 <__libc_init_array>:
 80057e4:	b570      	push	{r4, r5, r6, lr}
 80057e6:	2500      	movs	r5, #0
 80057e8:	4e0c      	ldr	r6, [pc, #48]	; (800581c <__libc_init_array+0x38>)
 80057ea:	4c0d      	ldr	r4, [pc, #52]	; (8005820 <__libc_init_array+0x3c>)
 80057ec:	1ba4      	subs	r4, r4, r6
 80057ee:	10a4      	asrs	r4, r4, #2
 80057f0:	42a5      	cmp	r5, r4
 80057f2:	d109      	bne.n	8005808 <__libc_init_array+0x24>
 80057f4:	f000 fc72 	bl	80060dc <_init>
 80057f8:	2500      	movs	r5, #0
 80057fa:	4e0a      	ldr	r6, [pc, #40]	; (8005824 <__libc_init_array+0x40>)
 80057fc:	4c0a      	ldr	r4, [pc, #40]	; (8005828 <__libc_init_array+0x44>)
 80057fe:	1ba4      	subs	r4, r4, r6
 8005800:	10a4      	asrs	r4, r4, #2
 8005802:	42a5      	cmp	r5, r4
 8005804:	d105      	bne.n	8005812 <__libc_init_array+0x2e>
 8005806:	bd70      	pop	{r4, r5, r6, pc}
 8005808:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800580c:	4798      	blx	r3
 800580e:	3501      	adds	r5, #1
 8005810:	e7ee      	b.n	80057f0 <__libc_init_array+0xc>
 8005812:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005816:	4798      	blx	r3
 8005818:	3501      	adds	r5, #1
 800581a:	e7f2      	b.n	8005802 <__libc_init_array+0x1e>
 800581c:	080065fc 	.word	0x080065fc
 8005820:	080065fc 	.word	0x080065fc
 8005824:	080065fc 	.word	0x080065fc
 8005828:	08006600 	.word	0x08006600

0800582c <memset>:
 800582c:	4603      	mov	r3, r0
 800582e:	4402      	add	r2, r0
 8005830:	4293      	cmp	r3, r2
 8005832:	d100      	bne.n	8005836 <memset+0xa>
 8005834:	4770      	bx	lr
 8005836:	f803 1b01 	strb.w	r1, [r3], #1
 800583a:	e7f9      	b.n	8005830 <memset+0x4>

0800583c <siprintf>:
 800583c:	b40e      	push	{r1, r2, r3}
 800583e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005842:	b500      	push	{lr}
 8005844:	b09c      	sub	sp, #112	; 0x70
 8005846:	ab1d      	add	r3, sp, #116	; 0x74
 8005848:	9002      	str	r0, [sp, #8]
 800584a:	9006      	str	r0, [sp, #24]
 800584c:	9107      	str	r1, [sp, #28]
 800584e:	9104      	str	r1, [sp, #16]
 8005850:	4808      	ldr	r0, [pc, #32]	; (8005874 <siprintf+0x38>)
 8005852:	4909      	ldr	r1, [pc, #36]	; (8005878 <siprintf+0x3c>)
 8005854:	f853 2b04 	ldr.w	r2, [r3], #4
 8005858:	9105      	str	r1, [sp, #20]
 800585a:	6800      	ldr	r0, [r0, #0]
 800585c:	a902      	add	r1, sp, #8
 800585e:	9301      	str	r3, [sp, #4]
 8005860:	f000 f880 	bl	8005964 <_svfiprintf_r>
 8005864:	2200      	movs	r2, #0
 8005866:	9b02      	ldr	r3, [sp, #8]
 8005868:	701a      	strb	r2, [r3, #0]
 800586a:	b01c      	add	sp, #112	; 0x70
 800586c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005870:	b003      	add	sp, #12
 8005872:	4770      	bx	lr
 8005874:	2000000c 	.word	0x2000000c
 8005878:	ffff0208 	.word	0xffff0208

0800587c <strstr>:
 800587c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587e:	7803      	ldrb	r3, [r0, #0]
 8005880:	b17b      	cbz	r3, 80058a2 <strstr+0x26>
 8005882:	4604      	mov	r4, r0
 8005884:	7823      	ldrb	r3, [r4, #0]
 8005886:	4620      	mov	r0, r4
 8005888:	1c66      	adds	r6, r4, #1
 800588a:	b17b      	cbz	r3, 80058ac <strstr+0x30>
 800588c:	1e4a      	subs	r2, r1, #1
 800588e:	1e63      	subs	r3, r4, #1
 8005890:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8005894:	b14d      	cbz	r5, 80058aa <strstr+0x2e>
 8005896:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800589a:	4634      	mov	r4, r6
 800589c:	42af      	cmp	r7, r5
 800589e:	d0f7      	beq.n	8005890 <strstr+0x14>
 80058a0:	e7f0      	b.n	8005884 <strstr+0x8>
 80058a2:	780b      	ldrb	r3, [r1, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bf18      	it	ne
 80058a8:	2000      	movne	r0, #0
 80058aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ac:	4618      	mov	r0, r3
 80058ae:	e7fc      	b.n	80058aa <strstr+0x2e>

080058b0 <__ssputs_r>:
 80058b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b4:	688e      	ldr	r6, [r1, #8]
 80058b6:	4682      	mov	sl, r0
 80058b8:	429e      	cmp	r6, r3
 80058ba:	460c      	mov	r4, r1
 80058bc:	4690      	mov	r8, r2
 80058be:	4699      	mov	r9, r3
 80058c0:	d837      	bhi.n	8005932 <__ssputs_r+0x82>
 80058c2:	898a      	ldrh	r2, [r1, #12]
 80058c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058c8:	d031      	beq.n	800592e <__ssputs_r+0x7e>
 80058ca:	2302      	movs	r3, #2
 80058cc:	6825      	ldr	r5, [r4, #0]
 80058ce:	6909      	ldr	r1, [r1, #16]
 80058d0:	1a6f      	subs	r7, r5, r1
 80058d2:	6965      	ldr	r5, [r4, #20]
 80058d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80058dc:	f109 0301 	add.w	r3, r9, #1
 80058e0:	443b      	add	r3, r7
 80058e2:	429d      	cmp	r5, r3
 80058e4:	bf38      	it	cc
 80058e6:	461d      	movcc	r5, r3
 80058e8:	0553      	lsls	r3, r2, #21
 80058ea:	d530      	bpl.n	800594e <__ssputs_r+0x9e>
 80058ec:	4629      	mov	r1, r5
 80058ee:	f000 fb37 	bl	8005f60 <_malloc_r>
 80058f2:	4606      	mov	r6, r0
 80058f4:	b950      	cbnz	r0, 800590c <__ssputs_r+0x5c>
 80058f6:	230c      	movs	r3, #12
 80058f8:	f04f 30ff 	mov.w	r0, #4294967295
 80058fc:	f8ca 3000 	str.w	r3, [sl]
 8005900:	89a3      	ldrh	r3, [r4, #12]
 8005902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005906:	81a3      	strh	r3, [r4, #12]
 8005908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800590c:	463a      	mov	r2, r7
 800590e:	6921      	ldr	r1, [r4, #16]
 8005910:	f000 fab6 	bl	8005e80 <memcpy>
 8005914:	89a3      	ldrh	r3, [r4, #12]
 8005916:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800591a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800591e:	81a3      	strh	r3, [r4, #12]
 8005920:	6126      	str	r6, [r4, #16]
 8005922:	443e      	add	r6, r7
 8005924:	6026      	str	r6, [r4, #0]
 8005926:	464e      	mov	r6, r9
 8005928:	6165      	str	r5, [r4, #20]
 800592a:	1bed      	subs	r5, r5, r7
 800592c:	60a5      	str	r5, [r4, #8]
 800592e:	454e      	cmp	r6, r9
 8005930:	d900      	bls.n	8005934 <__ssputs_r+0x84>
 8005932:	464e      	mov	r6, r9
 8005934:	4632      	mov	r2, r6
 8005936:	4641      	mov	r1, r8
 8005938:	6820      	ldr	r0, [r4, #0]
 800593a:	f000 faac 	bl	8005e96 <memmove>
 800593e:	68a3      	ldr	r3, [r4, #8]
 8005940:	2000      	movs	r0, #0
 8005942:	1b9b      	subs	r3, r3, r6
 8005944:	60a3      	str	r3, [r4, #8]
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	441e      	add	r6, r3
 800594a:	6026      	str	r6, [r4, #0]
 800594c:	e7dc      	b.n	8005908 <__ssputs_r+0x58>
 800594e:	462a      	mov	r2, r5
 8005950:	f000 fb60 	bl	8006014 <_realloc_r>
 8005954:	4606      	mov	r6, r0
 8005956:	2800      	cmp	r0, #0
 8005958:	d1e2      	bne.n	8005920 <__ssputs_r+0x70>
 800595a:	6921      	ldr	r1, [r4, #16]
 800595c:	4650      	mov	r0, sl
 800595e:	f000 fab3 	bl	8005ec8 <_free_r>
 8005962:	e7c8      	b.n	80058f6 <__ssputs_r+0x46>

08005964 <_svfiprintf_r>:
 8005964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005968:	461d      	mov	r5, r3
 800596a:	898b      	ldrh	r3, [r1, #12]
 800596c:	b09d      	sub	sp, #116	; 0x74
 800596e:	061f      	lsls	r7, r3, #24
 8005970:	4680      	mov	r8, r0
 8005972:	460c      	mov	r4, r1
 8005974:	4616      	mov	r6, r2
 8005976:	d50f      	bpl.n	8005998 <_svfiprintf_r+0x34>
 8005978:	690b      	ldr	r3, [r1, #16]
 800597a:	b96b      	cbnz	r3, 8005998 <_svfiprintf_r+0x34>
 800597c:	2140      	movs	r1, #64	; 0x40
 800597e:	f000 faef 	bl	8005f60 <_malloc_r>
 8005982:	6020      	str	r0, [r4, #0]
 8005984:	6120      	str	r0, [r4, #16]
 8005986:	b928      	cbnz	r0, 8005994 <_svfiprintf_r+0x30>
 8005988:	230c      	movs	r3, #12
 800598a:	f8c8 3000 	str.w	r3, [r8]
 800598e:	f04f 30ff 	mov.w	r0, #4294967295
 8005992:	e0c8      	b.n	8005b26 <_svfiprintf_r+0x1c2>
 8005994:	2340      	movs	r3, #64	; 0x40
 8005996:	6163      	str	r3, [r4, #20]
 8005998:	2300      	movs	r3, #0
 800599a:	9309      	str	r3, [sp, #36]	; 0x24
 800599c:	2320      	movs	r3, #32
 800599e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059a2:	2330      	movs	r3, #48	; 0x30
 80059a4:	f04f 0b01 	mov.w	fp, #1
 80059a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059ac:	9503      	str	r5, [sp, #12]
 80059ae:	4637      	mov	r7, r6
 80059b0:	463d      	mov	r5, r7
 80059b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80059b6:	b10b      	cbz	r3, 80059bc <_svfiprintf_r+0x58>
 80059b8:	2b25      	cmp	r3, #37	; 0x25
 80059ba:	d13e      	bne.n	8005a3a <_svfiprintf_r+0xd6>
 80059bc:	ebb7 0a06 	subs.w	sl, r7, r6
 80059c0:	d00b      	beq.n	80059da <_svfiprintf_r+0x76>
 80059c2:	4653      	mov	r3, sl
 80059c4:	4632      	mov	r2, r6
 80059c6:	4621      	mov	r1, r4
 80059c8:	4640      	mov	r0, r8
 80059ca:	f7ff ff71 	bl	80058b0 <__ssputs_r>
 80059ce:	3001      	adds	r0, #1
 80059d0:	f000 80a4 	beq.w	8005b1c <_svfiprintf_r+0x1b8>
 80059d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059d6:	4453      	add	r3, sl
 80059d8:	9309      	str	r3, [sp, #36]	; 0x24
 80059da:	783b      	ldrb	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 809d 	beq.w	8005b1c <_svfiprintf_r+0x1b8>
 80059e2:	2300      	movs	r3, #0
 80059e4:	f04f 32ff 	mov.w	r2, #4294967295
 80059e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059ec:	9304      	str	r3, [sp, #16]
 80059ee:	9307      	str	r3, [sp, #28]
 80059f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059f4:	931a      	str	r3, [sp, #104]	; 0x68
 80059f6:	462f      	mov	r7, r5
 80059f8:	2205      	movs	r2, #5
 80059fa:	f817 1b01 	ldrb.w	r1, [r7], #1
 80059fe:	4850      	ldr	r0, [pc, #320]	; (8005b40 <_svfiprintf_r+0x1dc>)
 8005a00:	f000 fa30 	bl	8005e64 <memchr>
 8005a04:	9b04      	ldr	r3, [sp, #16]
 8005a06:	b9d0      	cbnz	r0, 8005a3e <_svfiprintf_r+0xda>
 8005a08:	06d9      	lsls	r1, r3, #27
 8005a0a:	bf44      	itt	mi
 8005a0c:	2220      	movmi	r2, #32
 8005a0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a12:	071a      	lsls	r2, r3, #28
 8005a14:	bf44      	itt	mi
 8005a16:	222b      	movmi	r2, #43	; 0x2b
 8005a18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a1c:	782a      	ldrb	r2, [r5, #0]
 8005a1e:	2a2a      	cmp	r2, #42	; 0x2a
 8005a20:	d015      	beq.n	8005a4e <_svfiprintf_r+0xea>
 8005a22:	462f      	mov	r7, r5
 8005a24:	2000      	movs	r0, #0
 8005a26:	250a      	movs	r5, #10
 8005a28:	9a07      	ldr	r2, [sp, #28]
 8005a2a:	4639      	mov	r1, r7
 8005a2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a30:	3b30      	subs	r3, #48	; 0x30
 8005a32:	2b09      	cmp	r3, #9
 8005a34:	d94d      	bls.n	8005ad2 <_svfiprintf_r+0x16e>
 8005a36:	b1b8      	cbz	r0, 8005a68 <_svfiprintf_r+0x104>
 8005a38:	e00f      	b.n	8005a5a <_svfiprintf_r+0xf6>
 8005a3a:	462f      	mov	r7, r5
 8005a3c:	e7b8      	b.n	80059b0 <_svfiprintf_r+0x4c>
 8005a3e:	4a40      	ldr	r2, [pc, #256]	; (8005b40 <_svfiprintf_r+0x1dc>)
 8005a40:	463d      	mov	r5, r7
 8005a42:	1a80      	subs	r0, r0, r2
 8005a44:	fa0b f000 	lsl.w	r0, fp, r0
 8005a48:	4318      	orrs	r0, r3
 8005a4a:	9004      	str	r0, [sp, #16]
 8005a4c:	e7d3      	b.n	80059f6 <_svfiprintf_r+0x92>
 8005a4e:	9a03      	ldr	r2, [sp, #12]
 8005a50:	1d11      	adds	r1, r2, #4
 8005a52:	6812      	ldr	r2, [r2, #0]
 8005a54:	9103      	str	r1, [sp, #12]
 8005a56:	2a00      	cmp	r2, #0
 8005a58:	db01      	blt.n	8005a5e <_svfiprintf_r+0xfa>
 8005a5a:	9207      	str	r2, [sp, #28]
 8005a5c:	e004      	b.n	8005a68 <_svfiprintf_r+0x104>
 8005a5e:	4252      	negs	r2, r2
 8005a60:	f043 0302 	orr.w	r3, r3, #2
 8005a64:	9207      	str	r2, [sp, #28]
 8005a66:	9304      	str	r3, [sp, #16]
 8005a68:	783b      	ldrb	r3, [r7, #0]
 8005a6a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a6c:	d10c      	bne.n	8005a88 <_svfiprintf_r+0x124>
 8005a6e:	787b      	ldrb	r3, [r7, #1]
 8005a70:	2b2a      	cmp	r3, #42	; 0x2a
 8005a72:	d133      	bne.n	8005adc <_svfiprintf_r+0x178>
 8005a74:	9b03      	ldr	r3, [sp, #12]
 8005a76:	3702      	adds	r7, #2
 8005a78:	1d1a      	adds	r2, r3, #4
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	9203      	str	r2, [sp, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bfb8      	it	lt
 8005a82:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a86:	9305      	str	r3, [sp, #20]
 8005a88:	4d2e      	ldr	r5, [pc, #184]	; (8005b44 <_svfiprintf_r+0x1e0>)
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	7839      	ldrb	r1, [r7, #0]
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f000 f9e8 	bl	8005e64 <memchr>
 8005a94:	b138      	cbz	r0, 8005aa6 <_svfiprintf_r+0x142>
 8005a96:	2340      	movs	r3, #64	; 0x40
 8005a98:	1b40      	subs	r0, r0, r5
 8005a9a:	fa03 f000 	lsl.w	r0, r3, r0
 8005a9e:	9b04      	ldr	r3, [sp, #16]
 8005aa0:	3701      	adds	r7, #1
 8005aa2:	4303      	orrs	r3, r0
 8005aa4:	9304      	str	r3, [sp, #16]
 8005aa6:	7839      	ldrb	r1, [r7, #0]
 8005aa8:	2206      	movs	r2, #6
 8005aaa:	4827      	ldr	r0, [pc, #156]	; (8005b48 <_svfiprintf_r+0x1e4>)
 8005aac:	1c7e      	adds	r6, r7, #1
 8005aae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ab2:	f000 f9d7 	bl	8005e64 <memchr>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	d038      	beq.n	8005b2c <_svfiprintf_r+0x1c8>
 8005aba:	4b24      	ldr	r3, [pc, #144]	; (8005b4c <_svfiprintf_r+0x1e8>)
 8005abc:	bb13      	cbnz	r3, 8005b04 <_svfiprintf_r+0x1a0>
 8005abe:	9b03      	ldr	r3, [sp, #12]
 8005ac0:	3307      	adds	r3, #7
 8005ac2:	f023 0307 	bic.w	r3, r3, #7
 8005ac6:	3308      	adds	r3, #8
 8005ac8:	9303      	str	r3, [sp, #12]
 8005aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005acc:	444b      	add	r3, r9
 8005ace:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad0:	e76d      	b.n	80059ae <_svfiprintf_r+0x4a>
 8005ad2:	fb05 3202 	mla	r2, r5, r2, r3
 8005ad6:	2001      	movs	r0, #1
 8005ad8:	460f      	mov	r7, r1
 8005ada:	e7a6      	b.n	8005a2a <_svfiprintf_r+0xc6>
 8005adc:	2300      	movs	r3, #0
 8005ade:	250a      	movs	r5, #10
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	3701      	adds	r7, #1
 8005ae4:	9305      	str	r3, [sp, #20]
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aec:	3a30      	subs	r2, #48	; 0x30
 8005aee:	2a09      	cmp	r2, #9
 8005af0:	d903      	bls.n	8005afa <_svfiprintf_r+0x196>
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0c8      	beq.n	8005a88 <_svfiprintf_r+0x124>
 8005af6:	9105      	str	r1, [sp, #20]
 8005af8:	e7c6      	b.n	8005a88 <_svfiprintf_r+0x124>
 8005afa:	fb05 2101 	mla	r1, r5, r1, r2
 8005afe:	2301      	movs	r3, #1
 8005b00:	4607      	mov	r7, r0
 8005b02:	e7f0      	b.n	8005ae6 <_svfiprintf_r+0x182>
 8005b04:	ab03      	add	r3, sp, #12
 8005b06:	9300      	str	r3, [sp, #0]
 8005b08:	4622      	mov	r2, r4
 8005b0a:	4b11      	ldr	r3, [pc, #68]	; (8005b50 <_svfiprintf_r+0x1ec>)
 8005b0c:	a904      	add	r1, sp, #16
 8005b0e:	4640      	mov	r0, r8
 8005b10:	f3af 8000 	nop.w
 8005b14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005b18:	4681      	mov	r9, r0
 8005b1a:	d1d6      	bne.n	8005aca <_svfiprintf_r+0x166>
 8005b1c:	89a3      	ldrh	r3, [r4, #12]
 8005b1e:	065b      	lsls	r3, r3, #25
 8005b20:	f53f af35 	bmi.w	800598e <_svfiprintf_r+0x2a>
 8005b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b26:	b01d      	add	sp, #116	; 0x74
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2c:	ab03      	add	r3, sp, #12
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	4622      	mov	r2, r4
 8005b32:	4b07      	ldr	r3, [pc, #28]	; (8005b50 <_svfiprintf_r+0x1ec>)
 8005b34:	a904      	add	r1, sp, #16
 8005b36:	4640      	mov	r0, r8
 8005b38:	f000 f882 	bl	8005c40 <_printf_i>
 8005b3c:	e7ea      	b.n	8005b14 <_svfiprintf_r+0x1b0>
 8005b3e:	bf00      	nop
 8005b40:	080065c0 	.word	0x080065c0
 8005b44:	080065c6 	.word	0x080065c6
 8005b48:	080065ca 	.word	0x080065ca
 8005b4c:	00000000 	.word	0x00000000
 8005b50:	080058b1 	.word	0x080058b1

08005b54 <_printf_common>:
 8005b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b58:	4691      	mov	r9, r2
 8005b5a:	461f      	mov	r7, r3
 8005b5c:	688a      	ldr	r2, [r1, #8]
 8005b5e:	690b      	ldr	r3, [r1, #16]
 8005b60:	4606      	mov	r6, r0
 8005b62:	4293      	cmp	r3, r2
 8005b64:	bfb8      	it	lt
 8005b66:	4613      	movlt	r3, r2
 8005b68:	f8c9 3000 	str.w	r3, [r9]
 8005b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b70:	460c      	mov	r4, r1
 8005b72:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b76:	b112      	cbz	r2, 8005b7e <_printf_common+0x2a>
 8005b78:	3301      	adds	r3, #1
 8005b7a:	f8c9 3000 	str.w	r3, [r9]
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	0699      	lsls	r1, r3, #26
 8005b82:	bf42      	ittt	mi
 8005b84:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005b88:	3302      	addmi	r3, #2
 8005b8a:	f8c9 3000 	strmi.w	r3, [r9]
 8005b8e:	6825      	ldr	r5, [r4, #0]
 8005b90:	f015 0506 	ands.w	r5, r5, #6
 8005b94:	d107      	bne.n	8005ba6 <_printf_common+0x52>
 8005b96:	f104 0a19 	add.w	sl, r4, #25
 8005b9a:	68e3      	ldr	r3, [r4, #12]
 8005b9c:	f8d9 2000 	ldr.w	r2, [r9]
 8005ba0:	1a9b      	subs	r3, r3, r2
 8005ba2:	42ab      	cmp	r3, r5
 8005ba4:	dc29      	bgt.n	8005bfa <_printf_common+0xa6>
 8005ba6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	3300      	adds	r3, #0
 8005bae:	bf18      	it	ne
 8005bb0:	2301      	movne	r3, #1
 8005bb2:	0692      	lsls	r2, r2, #26
 8005bb4:	d42e      	bmi.n	8005c14 <_printf_common+0xc0>
 8005bb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bba:	4639      	mov	r1, r7
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	47c0      	blx	r8
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	d021      	beq.n	8005c08 <_printf_common+0xb4>
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	68e5      	ldr	r5, [r4, #12]
 8005bc8:	f003 0306 	and.w	r3, r3, #6
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	bf18      	it	ne
 8005bd0:	2500      	movne	r5, #0
 8005bd2:	f8d9 2000 	ldr.w	r2, [r9]
 8005bd6:	f04f 0900 	mov.w	r9, #0
 8005bda:	bf08      	it	eq
 8005bdc:	1aad      	subeq	r5, r5, r2
 8005bde:	68a3      	ldr	r3, [r4, #8]
 8005be0:	6922      	ldr	r2, [r4, #16]
 8005be2:	bf08      	it	eq
 8005be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005be8:	4293      	cmp	r3, r2
 8005bea:	bfc4      	itt	gt
 8005bec:	1a9b      	subgt	r3, r3, r2
 8005bee:	18ed      	addgt	r5, r5, r3
 8005bf0:	341a      	adds	r4, #26
 8005bf2:	454d      	cmp	r5, r9
 8005bf4:	d11a      	bne.n	8005c2c <_printf_common+0xd8>
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	e008      	b.n	8005c0c <_printf_common+0xb8>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	4652      	mov	r2, sl
 8005bfe:	4639      	mov	r1, r7
 8005c00:	4630      	mov	r0, r6
 8005c02:	47c0      	blx	r8
 8005c04:	3001      	adds	r0, #1
 8005c06:	d103      	bne.n	8005c10 <_printf_common+0xbc>
 8005c08:	f04f 30ff 	mov.w	r0, #4294967295
 8005c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c10:	3501      	adds	r5, #1
 8005c12:	e7c2      	b.n	8005b9a <_printf_common+0x46>
 8005c14:	2030      	movs	r0, #48	; 0x30
 8005c16:	18e1      	adds	r1, r4, r3
 8005c18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c22:	4422      	add	r2, r4
 8005c24:	3302      	adds	r3, #2
 8005c26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c2a:	e7c4      	b.n	8005bb6 <_printf_common+0x62>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	4622      	mov	r2, r4
 8005c30:	4639      	mov	r1, r7
 8005c32:	4630      	mov	r0, r6
 8005c34:	47c0      	blx	r8
 8005c36:	3001      	adds	r0, #1
 8005c38:	d0e6      	beq.n	8005c08 <_printf_common+0xb4>
 8005c3a:	f109 0901 	add.w	r9, r9, #1
 8005c3e:	e7d8      	b.n	8005bf2 <_printf_common+0x9e>

08005c40 <_printf_i>:
 8005c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005c44:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005c48:	460c      	mov	r4, r1
 8005c4a:	7e09      	ldrb	r1, [r1, #24]
 8005c4c:	b085      	sub	sp, #20
 8005c4e:	296e      	cmp	r1, #110	; 0x6e
 8005c50:	4617      	mov	r7, r2
 8005c52:	4606      	mov	r6, r0
 8005c54:	4698      	mov	r8, r3
 8005c56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c58:	f000 80b3 	beq.w	8005dc2 <_printf_i+0x182>
 8005c5c:	d822      	bhi.n	8005ca4 <_printf_i+0x64>
 8005c5e:	2963      	cmp	r1, #99	; 0x63
 8005c60:	d036      	beq.n	8005cd0 <_printf_i+0x90>
 8005c62:	d80a      	bhi.n	8005c7a <_printf_i+0x3a>
 8005c64:	2900      	cmp	r1, #0
 8005c66:	f000 80b9 	beq.w	8005ddc <_printf_i+0x19c>
 8005c6a:	2958      	cmp	r1, #88	; 0x58
 8005c6c:	f000 8083 	beq.w	8005d76 <_printf_i+0x136>
 8005c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c74:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005c78:	e032      	b.n	8005ce0 <_printf_i+0xa0>
 8005c7a:	2964      	cmp	r1, #100	; 0x64
 8005c7c:	d001      	beq.n	8005c82 <_printf_i+0x42>
 8005c7e:	2969      	cmp	r1, #105	; 0x69
 8005c80:	d1f6      	bne.n	8005c70 <_printf_i+0x30>
 8005c82:	6820      	ldr	r0, [r4, #0]
 8005c84:	6813      	ldr	r3, [r2, #0]
 8005c86:	0605      	lsls	r5, r0, #24
 8005c88:	f103 0104 	add.w	r1, r3, #4
 8005c8c:	d52a      	bpl.n	8005ce4 <_printf_i+0xa4>
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6011      	str	r1, [r2, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	da03      	bge.n	8005c9e <_printf_i+0x5e>
 8005c96:	222d      	movs	r2, #45	; 0x2d
 8005c98:	425b      	negs	r3, r3
 8005c9a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005c9e:	486f      	ldr	r0, [pc, #444]	; (8005e5c <_printf_i+0x21c>)
 8005ca0:	220a      	movs	r2, #10
 8005ca2:	e039      	b.n	8005d18 <_printf_i+0xd8>
 8005ca4:	2973      	cmp	r1, #115	; 0x73
 8005ca6:	f000 809d 	beq.w	8005de4 <_printf_i+0x1a4>
 8005caa:	d808      	bhi.n	8005cbe <_printf_i+0x7e>
 8005cac:	296f      	cmp	r1, #111	; 0x6f
 8005cae:	d020      	beq.n	8005cf2 <_printf_i+0xb2>
 8005cb0:	2970      	cmp	r1, #112	; 0x70
 8005cb2:	d1dd      	bne.n	8005c70 <_printf_i+0x30>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	f043 0320 	orr.w	r3, r3, #32
 8005cba:	6023      	str	r3, [r4, #0]
 8005cbc:	e003      	b.n	8005cc6 <_printf_i+0x86>
 8005cbe:	2975      	cmp	r1, #117	; 0x75
 8005cc0:	d017      	beq.n	8005cf2 <_printf_i+0xb2>
 8005cc2:	2978      	cmp	r1, #120	; 0x78
 8005cc4:	d1d4      	bne.n	8005c70 <_printf_i+0x30>
 8005cc6:	2378      	movs	r3, #120	; 0x78
 8005cc8:	4865      	ldr	r0, [pc, #404]	; (8005e60 <_printf_i+0x220>)
 8005cca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005cce:	e055      	b.n	8005d7c <_printf_i+0x13c>
 8005cd0:	6813      	ldr	r3, [r2, #0]
 8005cd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cd6:	1d19      	adds	r1, r3, #4
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6011      	str	r1, [r2, #0]
 8005cdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e08c      	b.n	8005dfe <_printf_i+0x1be>
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005cea:	6011      	str	r1, [r2, #0]
 8005cec:	bf18      	it	ne
 8005cee:	b21b      	sxthne	r3, r3
 8005cf0:	e7cf      	b.n	8005c92 <_printf_i+0x52>
 8005cf2:	6813      	ldr	r3, [r2, #0]
 8005cf4:	6825      	ldr	r5, [r4, #0]
 8005cf6:	1d18      	adds	r0, r3, #4
 8005cf8:	6010      	str	r0, [r2, #0]
 8005cfa:	0628      	lsls	r0, r5, #24
 8005cfc:	d501      	bpl.n	8005d02 <_printf_i+0xc2>
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	e002      	b.n	8005d08 <_printf_i+0xc8>
 8005d02:	0668      	lsls	r0, r5, #25
 8005d04:	d5fb      	bpl.n	8005cfe <_printf_i+0xbe>
 8005d06:	881b      	ldrh	r3, [r3, #0]
 8005d08:	296f      	cmp	r1, #111	; 0x6f
 8005d0a:	bf14      	ite	ne
 8005d0c:	220a      	movne	r2, #10
 8005d0e:	2208      	moveq	r2, #8
 8005d10:	4852      	ldr	r0, [pc, #328]	; (8005e5c <_printf_i+0x21c>)
 8005d12:	2100      	movs	r1, #0
 8005d14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d18:	6865      	ldr	r5, [r4, #4]
 8005d1a:	2d00      	cmp	r5, #0
 8005d1c:	60a5      	str	r5, [r4, #8]
 8005d1e:	f2c0 8095 	blt.w	8005e4c <_printf_i+0x20c>
 8005d22:	6821      	ldr	r1, [r4, #0]
 8005d24:	f021 0104 	bic.w	r1, r1, #4
 8005d28:	6021      	str	r1, [r4, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d13d      	bne.n	8005daa <_printf_i+0x16a>
 8005d2e:	2d00      	cmp	r5, #0
 8005d30:	f040 808e 	bne.w	8005e50 <_printf_i+0x210>
 8005d34:	4665      	mov	r5, ip
 8005d36:	2a08      	cmp	r2, #8
 8005d38:	d10b      	bne.n	8005d52 <_printf_i+0x112>
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	07db      	lsls	r3, r3, #31
 8005d3e:	d508      	bpl.n	8005d52 <_printf_i+0x112>
 8005d40:	6923      	ldr	r3, [r4, #16]
 8005d42:	6862      	ldr	r2, [r4, #4]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	bfde      	ittt	le
 8005d48:	2330      	movle	r3, #48	; 0x30
 8005d4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d52:	ebac 0305 	sub.w	r3, ip, r5
 8005d56:	6123      	str	r3, [r4, #16]
 8005d58:	f8cd 8000 	str.w	r8, [sp]
 8005d5c:	463b      	mov	r3, r7
 8005d5e:	aa03      	add	r2, sp, #12
 8005d60:	4621      	mov	r1, r4
 8005d62:	4630      	mov	r0, r6
 8005d64:	f7ff fef6 	bl	8005b54 <_printf_common>
 8005d68:	3001      	adds	r0, #1
 8005d6a:	d14d      	bne.n	8005e08 <_printf_i+0x1c8>
 8005d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d70:	b005      	add	sp, #20
 8005d72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d76:	4839      	ldr	r0, [pc, #228]	; (8005e5c <_printf_i+0x21c>)
 8005d78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005d7c:	6813      	ldr	r3, [r2, #0]
 8005d7e:	6821      	ldr	r1, [r4, #0]
 8005d80:	1d1d      	adds	r5, r3, #4
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6015      	str	r5, [r2, #0]
 8005d86:	060a      	lsls	r2, r1, #24
 8005d88:	d50b      	bpl.n	8005da2 <_printf_i+0x162>
 8005d8a:	07ca      	lsls	r2, r1, #31
 8005d8c:	bf44      	itt	mi
 8005d8e:	f041 0120 	orrmi.w	r1, r1, #32
 8005d92:	6021      	strmi	r1, [r4, #0]
 8005d94:	b91b      	cbnz	r3, 8005d9e <_printf_i+0x15e>
 8005d96:	6822      	ldr	r2, [r4, #0]
 8005d98:	f022 0220 	bic.w	r2, r2, #32
 8005d9c:	6022      	str	r2, [r4, #0]
 8005d9e:	2210      	movs	r2, #16
 8005da0:	e7b7      	b.n	8005d12 <_printf_i+0xd2>
 8005da2:	064d      	lsls	r5, r1, #25
 8005da4:	bf48      	it	mi
 8005da6:	b29b      	uxthmi	r3, r3
 8005da8:	e7ef      	b.n	8005d8a <_printf_i+0x14a>
 8005daa:	4665      	mov	r5, ip
 8005dac:	fbb3 f1f2 	udiv	r1, r3, r2
 8005db0:	fb02 3311 	mls	r3, r2, r1, r3
 8005db4:	5cc3      	ldrb	r3, [r0, r3]
 8005db6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005dba:	460b      	mov	r3, r1
 8005dbc:	2900      	cmp	r1, #0
 8005dbe:	d1f5      	bne.n	8005dac <_printf_i+0x16c>
 8005dc0:	e7b9      	b.n	8005d36 <_printf_i+0xf6>
 8005dc2:	6813      	ldr	r3, [r2, #0]
 8005dc4:	6825      	ldr	r5, [r4, #0]
 8005dc6:	1d18      	adds	r0, r3, #4
 8005dc8:	6961      	ldr	r1, [r4, #20]
 8005dca:	6010      	str	r0, [r2, #0]
 8005dcc:	0628      	lsls	r0, r5, #24
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	d501      	bpl.n	8005dd6 <_printf_i+0x196>
 8005dd2:	6019      	str	r1, [r3, #0]
 8005dd4:	e002      	b.n	8005ddc <_printf_i+0x19c>
 8005dd6:	066a      	lsls	r2, r5, #25
 8005dd8:	d5fb      	bpl.n	8005dd2 <_printf_i+0x192>
 8005dda:	8019      	strh	r1, [r3, #0]
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4665      	mov	r5, ip
 8005de0:	6123      	str	r3, [r4, #16]
 8005de2:	e7b9      	b.n	8005d58 <_printf_i+0x118>
 8005de4:	6813      	ldr	r3, [r2, #0]
 8005de6:	1d19      	adds	r1, r3, #4
 8005de8:	6011      	str	r1, [r2, #0]
 8005dea:	681d      	ldr	r5, [r3, #0]
 8005dec:	6862      	ldr	r2, [r4, #4]
 8005dee:	2100      	movs	r1, #0
 8005df0:	4628      	mov	r0, r5
 8005df2:	f000 f837 	bl	8005e64 <memchr>
 8005df6:	b108      	cbz	r0, 8005dfc <_printf_i+0x1bc>
 8005df8:	1b40      	subs	r0, r0, r5
 8005dfa:	6060      	str	r0, [r4, #4]
 8005dfc:	6863      	ldr	r3, [r4, #4]
 8005dfe:	6123      	str	r3, [r4, #16]
 8005e00:	2300      	movs	r3, #0
 8005e02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e06:	e7a7      	b.n	8005d58 <_printf_i+0x118>
 8005e08:	6923      	ldr	r3, [r4, #16]
 8005e0a:	462a      	mov	r2, r5
 8005e0c:	4639      	mov	r1, r7
 8005e0e:	4630      	mov	r0, r6
 8005e10:	47c0      	blx	r8
 8005e12:	3001      	adds	r0, #1
 8005e14:	d0aa      	beq.n	8005d6c <_printf_i+0x12c>
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	079b      	lsls	r3, r3, #30
 8005e1a:	d413      	bmi.n	8005e44 <_printf_i+0x204>
 8005e1c:	68e0      	ldr	r0, [r4, #12]
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	4298      	cmp	r0, r3
 8005e22:	bfb8      	it	lt
 8005e24:	4618      	movlt	r0, r3
 8005e26:	e7a3      	b.n	8005d70 <_printf_i+0x130>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	464a      	mov	r2, r9
 8005e2c:	4639      	mov	r1, r7
 8005e2e:	4630      	mov	r0, r6
 8005e30:	47c0      	blx	r8
 8005e32:	3001      	adds	r0, #1
 8005e34:	d09a      	beq.n	8005d6c <_printf_i+0x12c>
 8005e36:	3501      	adds	r5, #1
 8005e38:	68e3      	ldr	r3, [r4, #12]
 8005e3a:	9a03      	ldr	r2, [sp, #12]
 8005e3c:	1a9b      	subs	r3, r3, r2
 8005e3e:	42ab      	cmp	r3, r5
 8005e40:	dcf2      	bgt.n	8005e28 <_printf_i+0x1e8>
 8005e42:	e7eb      	b.n	8005e1c <_printf_i+0x1dc>
 8005e44:	2500      	movs	r5, #0
 8005e46:	f104 0919 	add.w	r9, r4, #25
 8005e4a:	e7f5      	b.n	8005e38 <_printf_i+0x1f8>
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1ac      	bne.n	8005daa <_printf_i+0x16a>
 8005e50:	7803      	ldrb	r3, [r0, #0]
 8005e52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e5a:	e76c      	b.n	8005d36 <_printf_i+0xf6>
 8005e5c:	080065d1 	.word	0x080065d1
 8005e60:	080065e2 	.word	0x080065e2

08005e64 <memchr>:
 8005e64:	b510      	push	{r4, lr}
 8005e66:	b2c9      	uxtb	r1, r1
 8005e68:	4402      	add	r2, r0
 8005e6a:	4290      	cmp	r0, r2
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	d101      	bne.n	8005e74 <memchr+0x10>
 8005e70:	2300      	movs	r3, #0
 8005e72:	e003      	b.n	8005e7c <memchr+0x18>
 8005e74:	781c      	ldrb	r4, [r3, #0]
 8005e76:	3001      	adds	r0, #1
 8005e78:	428c      	cmp	r4, r1
 8005e7a:	d1f6      	bne.n	8005e6a <memchr+0x6>
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	bd10      	pop	{r4, pc}

08005e80 <memcpy>:
 8005e80:	b510      	push	{r4, lr}
 8005e82:	1e43      	subs	r3, r0, #1
 8005e84:	440a      	add	r2, r1
 8005e86:	4291      	cmp	r1, r2
 8005e88:	d100      	bne.n	8005e8c <memcpy+0xc>
 8005e8a:	bd10      	pop	{r4, pc}
 8005e8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e94:	e7f7      	b.n	8005e86 <memcpy+0x6>

08005e96 <memmove>:
 8005e96:	4288      	cmp	r0, r1
 8005e98:	b510      	push	{r4, lr}
 8005e9a:	eb01 0302 	add.w	r3, r1, r2
 8005e9e:	d807      	bhi.n	8005eb0 <memmove+0x1a>
 8005ea0:	1e42      	subs	r2, r0, #1
 8005ea2:	4299      	cmp	r1, r3
 8005ea4:	d00a      	beq.n	8005ebc <memmove+0x26>
 8005ea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eaa:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005eae:	e7f8      	b.n	8005ea2 <memmove+0xc>
 8005eb0:	4283      	cmp	r3, r0
 8005eb2:	d9f5      	bls.n	8005ea0 <memmove+0xa>
 8005eb4:	1881      	adds	r1, r0, r2
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	42d3      	cmn	r3, r2
 8005eba:	d100      	bne.n	8005ebe <memmove+0x28>
 8005ebc:	bd10      	pop	{r4, pc}
 8005ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ec2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005ec6:	e7f7      	b.n	8005eb8 <memmove+0x22>

08005ec8 <_free_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4605      	mov	r5, r0
 8005ecc:	2900      	cmp	r1, #0
 8005ece:	d043      	beq.n	8005f58 <_free_r+0x90>
 8005ed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ed4:	1f0c      	subs	r4, r1, #4
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	bfb8      	it	lt
 8005eda:	18e4      	addlt	r4, r4, r3
 8005edc:	f000 f8d0 	bl	8006080 <__malloc_lock>
 8005ee0:	4a1e      	ldr	r2, [pc, #120]	; (8005f5c <_free_r+0x94>)
 8005ee2:	6813      	ldr	r3, [r2, #0]
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	b933      	cbnz	r3, 8005ef6 <_free_r+0x2e>
 8005ee8:	6063      	str	r3, [r4, #4]
 8005eea:	6014      	str	r4, [r2, #0]
 8005eec:	4628      	mov	r0, r5
 8005eee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ef2:	f000 b8c6 	b.w	8006082 <__malloc_unlock>
 8005ef6:	42a3      	cmp	r3, r4
 8005ef8:	d90b      	bls.n	8005f12 <_free_r+0x4a>
 8005efa:	6821      	ldr	r1, [r4, #0]
 8005efc:	1862      	adds	r2, r4, r1
 8005efe:	4293      	cmp	r3, r2
 8005f00:	bf01      	itttt	eq
 8005f02:	681a      	ldreq	r2, [r3, #0]
 8005f04:	685b      	ldreq	r3, [r3, #4]
 8005f06:	1852      	addeq	r2, r2, r1
 8005f08:	6022      	streq	r2, [r4, #0]
 8005f0a:	6063      	str	r3, [r4, #4]
 8005f0c:	6004      	str	r4, [r0, #0]
 8005f0e:	e7ed      	b.n	8005eec <_free_r+0x24>
 8005f10:	4613      	mov	r3, r2
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	b10a      	cbz	r2, 8005f1a <_free_r+0x52>
 8005f16:	42a2      	cmp	r2, r4
 8005f18:	d9fa      	bls.n	8005f10 <_free_r+0x48>
 8005f1a:	6819      	ldr	r1, [r3, #0]
 8005f1c:	1858      	adds	r0, r3, r1
 8005f1e:	42a0      	cmp	r0, r4
 8005f20:	d10b      	bne.n	8005f3a <_free_r+0x72>
 8005f22:	6820      	ldr	r0, [r4, #0]
 8005f24:	4401      	add	r1, r0
 8005f26:	1858      	adds	r0, r3, r1
 8005f28:	4282      	cmp	r2, r0
 8005f2a:	6019      	str	r1, [r3, #0]
 8005f2c:	d1de      	bne.n	8005eec <_free_r+0x24>
 8005f2e:	6810      	ldr	r0, [r2, #0]
 8005f30:	6852      	ldr	r2, [r2, #4]
 8005f32:	4401      	add	r1, r0
 8005f34:	6019      	str	r1, [r3, #0]
 8005f36:	605a      	str	r2, [r3, #4]
 8005f38:	e7d8      	b.n	8005eec <_free_r+0x24>
 8005f3a:	d902      	bls.n	8005f42 <_free_r+0x7a>
 8005f3c:	230c      	movs	r3, #12
 8005f3e:	602b      	str	r3, [r5, #0]
 8005f40:	e7d4      	b.n	8005eec <_free_r+0x24>
 8005f42:	6820      	ldr	r0, [r4, #0]
 8005f44:	1821      	adds	r1, r4, r0
 8005f46:	428a      	cmp	r2, r1
 8005f48:	bf01      	itttt	eq
 8005f4a:	6811      	ldreq	r1, [r2, #0]
 8005f4c:	6852      	ldreq	r2, [r2, #4]
 8005f4e:	1809      	addeq	r1, r1, r0
 8005f50:	6021      	streq	r1, [r4, #0]
 8005f52:	6062      	str	r2, [r4, #4]
 8005f54:	605c      	str	r4, [r3, #4]
 8005f56:	e7c9      	b.n	8005eec <_free_r+0x24>
 8005f58:	bd38      	pop	{r3, r4, r5, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20000090 	.word	0x20000090

08005f60 <_malloc_r>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	1ccd      	adds	r5, r1, #3
 8005f64:	f025 0503 	bic.w	r5, r5, #3
 8005f68:	3508      	adds	r5, #8
 8005f6a:	2d0c      	cmp	r5, #12
 8005f6c:	bf38      	it	cc
 8005f6e:	250c      	movcc	r5, #12
 8005f70:	2d00      	cmp	r5, #0
 8005f72:	4606      	mov	r6, r0
 8005f74:	db01      	blt.n	8005f7a <_malloc_r+0x1a>
 8005f76:	42a9      	cmp	r1, r5
 8005f78:	d903      	bls.n	8005f82 <_malloc_r+0x22>
 8005f7a:	230c      	movs	r3, #12
 8005f7c:	6033      	str	r3, [r6, #0]
 8005f7e:	2000      	movs	r0, #0
 8005f80:	bd70      	pop	{r4, r5, r6, pc}
 8005f82:	f000 f87d 	bl	8006080 <__malloc_lock>
 8005f86:	4a21      	ldr	r2, [pc, #132]	; (800600c <_malloc_r+0xac>)
 8005f88:	6814      	ldr	r4, [r2, #0]
 8005f8a:	4621      	mov	r1, r4
 8005f8c:	b991      	cbnz	r1, 8005fb4 <_malloc_r+0x54>
 8005f8e:	4c20      	ldr	r4, [pc, #128]	; (8006010 <_malloc_r+0xb0>)
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	b91b      	cbnz	r3, 8005f9c <_malloc_r+0x3c>
 8005f94:	4630      	mov	r0, r6
 8005f96:	f000 f863 	bl	8006060 <_sbrk_r>
 8005f9a:	6020      	str	r0, [r4, #0]
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f000 f85e 	bl	8006060 <_sbrk_r>
 8005fa4:	1c43      	adds	r3, r0, #1
 8005fa6:	d124      	bne.n	8005ff2 <_malloc_r+0x92>
 8005fa8:	230c      	movs	r3, #12
 8005faa:	4630      	mov	r0, r6
 8005fac:	6033      	str	r3, [r6, #0]
 8005fae:	f000 f868 	bl	8006082 <__malloc_unlock>
 8005fb2:	e7e4      	b.n	8005f7e <_malloc_r+0x1e>
 8005fb4:	680b      	ldr	r3, [r1, #0]
 8005fb6:	1b5b      	subs	r3, r3, r5
 8005fb8:	d418      	bmi.n	8005fec <_malloc_r+0x8c>
 8005fba:	2b0b      	cmp	r3, #11
 8005fbc:	d90f      	bls.n	8005fde <_malloc_r+0x7e>
 8005fbe:	600b      	str	r3, [r1, #0]
 8005fc0:	18cc      	adds	r4, r1, r3
 8005fc2:	50cd      	str	r5, [r1, r3]
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	f000 f85c 	bl	8006082 <__malloc_unlock>
 8005fca:	f104 000b 	add.w	r0, r4, #11
 8005fce:	1d23      	adds	r3, r4, #4
 8005fd0:	f020 0007 	bic.w	r0, r0, #7
 8005fd4:	1ac3      	subs	r3, r0, r3
 8005fd6:	d0d3      	beq.n	8005f80 <_malloc_r+0x20>
 8005fd8:	425a      	negs	r2, r3
 8005fda:	50e2      	str	r2, [r4, r3]
 8005fdc:	e7d0      	b.n	8005f80 <_malloc_r+0x20>
 8005fde:	684b      	ldr	r3, [r1, #4]
 8005fe0:	428c      	cmp	r4, r1
 8005fe2:	bf16      	itet	ne
 8005fe4:	6063      	strne	r3, [r4, #4]
 8005fe6:	6013      	streq	r3, [r2, #0]
 8005fe8:	460c      	movne	r4, r1
 8005fea:	e7eb      	b.n	8005fc4 <_malloc_r+0x64>
 8005fec:	460c      	mov	r4, r1
 8005fee:	6849      	ldr	r1, [r1, #4]
 8005ff0:	e7cc      	b.n	8005f8c <_malloc_r+0x2c>
 8005ff2:	1cc4      	adds	r4, r0, #3
 8005ff4:	f024 0403 	bic.w	r4, r4, #3
 8005ff8:	42a0      	cmp	r0, r4
 8005ffa:	d005      	beq.n	8006008 <_malloc_r+0xa8>
 8005ffc:	1a21      	subs	r1, r4, r0
 8005ffe:	4630      	mov	r0, r6
 8006000:	f000 f82e 	bl	8006060 <_sbrk_r>
 8006004:	3001      	adds	r0, #1
 8006006:	d0cf      	beq.n	8005fa8 <_malloc_r+0x48>
 8006008:	6025      	str	r5, [r4, #0]
 800600a:	e7db      	b.n	8005fc4 <_malloc_r+0x64>
 800600c:	20000090 	.word	0x20000090
 8006010:	20000094 	.word	0x20000094

08006014 <_realloc_r>:
 8006014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006016:	4607      	mov	r7, r0
 8006018:	4614      	mov	r4, r2
 800601a:	460e      	mov	r6, r1
 800601c:	b921      	cbnz	r1, 8006028 <_realloc_r+0x14>
 800601e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006022:	4611      	mov	r1, r2
 8006024:	f7ff bf9c 	b.w	8005f60 <_malloc_r>
 8006028:	b922      	cbnz	r2, 8006034 <_realloc_r+0x20>
 800602a:	f7ff ff4d 	bl	8005ec8 <_free_r>
 800602e:	4625      	mov	r5, r4
 8006030:	4628      	mov	r0, r5
 8006032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006034:	f000 f826 	bl	8006084 <_malloc_usable_size_r>
 8006038:	42a0      	cmp	r0, r4
 800603a:	d20f      	bcs.n	800605c <_realloc_r+0x48>
 800603c:	4621      	mov	r1, r4
 800603e:	4638      	mov	r0, r7
 8006040:	f7ff ff8e 	bl	8005f60 <_malloc_r>
 8006044:	4605      	mov	r5, r0
 8006046:	2800      	cmp	r0, #0
 8006048:	d0f2      	beq.n	8006030 <_realloc_r+0x1c>
 800604a:	4631      	mov	r1, r6
 800604c:	4622      	mov	r2, r4
 800604e:	f7ff ff17 	bl	8005e80 <memcpy>
 8006052:	4631      	mov	r1, r6
 8006054:	4638      	mov	r0, r7
 8006056:	f7ff ff37 	bl	8005ec8 <_free_r>
 800605a:	e7e9      	b.n	8006030 <_realloc_r+0x1c>
 800605c:	4635      	mov	r5, r6
 800605e:	e7e7      	b.n	8006030 <_realloc_r+0x1c>

08006060 <_sbrk_r>:
 8006060:	b538      	push	{r3, r4, r5, lr}
 8006062:	2300      	movs	r3, #0
 8006064:	4c05      	ldr	r4, [pc, #20]	; (800607c <_sbrk_r+0x1c>)
 8006066:	4605      	mov	r5, r0
 8006068:	4608      	mov	r0, r1
 800606a:	6023      	str	r3, [r4, #0]
 800606c:	f7fc fc34 	bl	80028d8 <_sbrk>
 8006070:	1c43      	adds	r3, r0, #1
 8006072:	d102      	bne.n	800607a <_sbrk_r+0x1a>
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	b103      	cbz	r3, 800607a <_sbrk_r+0x1a>
 8006078:	602b      	str	r3, [r5, #0]
 800607a:	bd38      	pop	{r3, r4, r5, pc}
 800607c:	20000ae8 	.word	0x20000ae8

08006080 <__malloc_lock>:
 8006080:	4770      	bx	lr

08006082 <__malloc_unlock>:
 8006082:	4770      	bx	lr

08006084 <_malloc_usable_size_r>:
 8006084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006088:	1f18      	subs	r0, r3, #4
 800608a:	2b00      	cmp	r3, #0
 800608c:	bfbc      	itt	lt
 800608e:	580b      	ldrlt	r3, [r1, r0]
 8006090:	18c0      	addlt	r0, r0, r3
 8006092:	4770      	bx	lr

08006094 <roundf>:
 8006094:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006098:	3b7f      	subs	r3, #127	; 0x7f
 800609a:	2b16      	cmp	r3, #22
 800609c:	b510      	push	{r4, lr}
 800609e:	4601      	mov	r1, r0
 80060a0:	dc14      	bgt.n	80060cc <roundf+0x38>
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	da07      	bge.n	80060b6 <roundf+0x22>
 80060a6:	3301      	adds	r3, #1
 80060a8:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 80060ac:	d101      	bne.n	80060b2 <roundf+0x1e>
 80060ae:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 80060b2:	4608      	mov	r0, r1
 80060b4:	bd10      	pop	{r4, pc}
 80060b6:	4a08      	ldr	r2, [pc, #32]	; (80060d8 <roundf+0x44>)
 80060b8:	411a      	asrs	r2, r3
 80060ba:	4210      	tst	r0, r2
 80060bc:	d0f9      	beq.n	80060b2 <roundf+0x1e>
 80060be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060c2:	4119      	asrs	r1, r3
 80060c4:	4401      	add	r1, r0
 80060c6:	ea21 0102 	bic.w	r1, r1, r2
 80060ca:	e7f2      	b.n	80060b2 <roundf+0x1e>
 80060cc:	2b80      	cmp	r3, #128	; 0x80
 80060ce:	d1f0      	bne.n	80060b2 <roundf+0x1e>
 80060d0:	f7fa fc6a 	bl	80009a8 <__addsf3>
 80060d4:	4601      	mov	r1, r0
 80060d6:	e7ec      	b.n	80060b2 <roundf+0x1e>
 80060d8:	007fffff 	.word	0x007fffff

080060dc <_init>:
 80060dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060de:	bf00      	nop
 80060e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060e2:	bc08      	pop	{r3}
 80060e4:	469e      	mov	lr, r3
 80060e6:	4770      	bx	lr

080060e8 <_fini>:
 80060e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ea:	bf00      	nop
 80060ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ee:	bc08      	pop	{r3}
 80060f0:	469e      	mov	lr, r3
 80060f2:	4770      	bx	lr
