#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 13 11:32:35 2023
# Process ID: 21948
# Current directory: C:/FPGAXilinxGenerator/FPGA Codes/testScript/testScript/callPWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15800 C:\FPGAXilinxGenerator\FPGA Codes\testScript\testScript\callPWM\callPWM.xpr
# Log file: C:/FPGAXilinxGenerator/FPGA Codes/testScript/testScript/callPWM/vivado.log
# Journal file: C:/FPGAXilinxGenerator/FPGA Codes/testScript/testScript/callPWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/FPGAXilinxGenerator/FPGA Codes/testScript/testScript/callPWM/callPWM.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
close_project
create_project project_1 {C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1} -part xc7s25csga324-1
set_property board_part digilentinc.com:arty-s7-25:part0:1.1 [current_project]
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new
file mkdir {C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new}
close [ open {C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/a.v} w ]
add_files {{C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/a.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/a.v}}] -no_script -reset -force -quiet
remove_files  {{C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/a.v}}
remove_files  {{C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/a.v}}
add_files -norecurse {{C:/FPGAXilinxGenerator/FPGA Codes/sysGenWrapper/project_1/project_1.srcs/sources_1/new/labled_stub.v}}
