============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 10 2023  03:50:56 pm
  Module:                 weighted_rr
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (16723 ps) Setup Check with Pin g1_s_counter_reg[31]/CLK->D
          Group: clk
     Startpoint: (R) g1_s_counter_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) g1_s_counter_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      64                  
       Uncertainty:-     200                  
     Required Time:=   19736                  
      Launch Clock:-       0                  
         Data Path:-    3013                  
             Slack:=   16723                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  g1_s_counter_reg[1]/CLK        -       -       R     (arrival)     84    -   250     0       0    (-,-) 
  g1_s_counter_reg[1]/Q          -       CLK->Q  F     DFFARX1        4 10.3    54   236     236    (-,-) 
  g1_inc_add_89_20_g438__7410/C1 -       B0->C1  F     HADDX1         1  3.1    44    92     328    (-,-) 
  g1_inc_add_89_20_g437__1666/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     417    (-,-) 
  g1_inc_add_89_20_g436__2346/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     506    (-,-) 
  g1_inc_add_89_20_g435__2883/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     595    (-,-) 
  g1_inc_add_89_20_g434__9945/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     684    (-,-) 
  g1_inc_add_89_20_g433__9315/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     772    (-,-) 
  g1_inc_add_89_20_g432__6161/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     861    (-,-) 
  g1_inc_add_89_20_g431__4733/C1 -       B0->C1  F     HADDX1         1  3.1    44    89     950    (-,-) 
  g1_inc_add_89_20_g430__7482/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1039    (-,-) 
  g1_inc_add_89_20_g429__5115/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1128    (-,-) 
  g1_inc_add_89_20_g428__1881/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1217    (-,-) 
  g1_inc_add_89_20_g427__6131/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1306    (-,-) 
  g1_inc_add_89_20_g426__7098/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1395    (-,-) 
  g1_inc_add_89_20_g425__8246/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1484    (-,-) 
  g1_inc_add_89_20_g424__5122/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1572    (-,-) 
  g1_inc_add_89_20_g423__1705/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1661    (-,-) 
  g1_inc_add_89_20_g422__2802/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1750    (-,-) 
  g1_inc_add_89_20_g421__1617/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1839    (-,-) 
  g1_inc_add_89_20_g420__3680/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    1928    (-,-) 
  g1_inc_add_89_20_g419__6783/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2017    (-,-) 
  g1_inc_add_89_20_g418__5526/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2106    (-,-) 
  g1_inc_add_89_20_g417__8428/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2195    (-,-) 
  g1_inc_add_89_20_g416__4319/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2284    (-,-) 
  g1_inc_add_89_20_g415__6260/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2373    (-,-) 
  g1_inc_add_89_20_g414__5107/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2462    (-,-) 
  g1_inc_add_89_20_g413__2398/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2550    (-,-) 
  g1_inc_add_89_20_g412__5477/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2639    (-,-) 
  g1_inc_add_89_20_g411__6417/C1 -       B0->C1  F     HADDX1         1  3.1    44    89    2728    (-,-) 
  g1_inc_add_89_20_g410__7410/C1 -       B0->C1  F     HADDX1         2  4.4    48    92    2820    (-,-) 
  g1_inc_add_89_20_g409__1666/QN -       IN1->QN R     NAND2X1        2  3.9    49    28    2848    (-,-) 
  g1_inc_add_89_20_g407__2883/Q  -       IN1->Q  R     XNOR2X1        1  1.9    35   104    2952    (-,-) 
  g9068__6161/Q                  -       IN3->Q  R     AO22X1         1  1.5    42    60    3013    (-,-) 
  g1_s_counter_reg[31]/D         <<<     -       R     DFFARX1        1    -     -     0    3013    (-,-) 
#---------------------------------------------------------------------------------------------------------

