{"version":3,"file":"70_interface_connect.sv.map","sources":["../../../veryl/70_interface_connect.veryl"],"names":["","interface","Interface70",";","logic","en","modport","port","(","output",")","endinterface","module","Module70","b","veryl_testcase_Interface70","a","veryl_testcase_Module70A","u",",","endmodule","Module70A","veryl_testcase_Interface70.port"],"mappings":"AAAAA,AAAAC,yBAAUC,WAAYC;IACVC,MAAJC,EAASF;;IAEbG,QAAQC,KAAKC;QACLC,OAAJJ,EAAUL;IACdU;AACJC;;AAEAC,sBAAOC,SAASL;IACTP,UAAHa,CAAYd;AAChBU,CAAEP;IACEH,AAAQe,2BAAHC,IAAcb;;IAEnBH,AAAQiB,yBAAHC,EAAaV;SACdQ,GAAChB,AAAEgB,EAACG;SACJL,GAACd,AAAEc,EAACd;IACRU,CAACP;AACLiB;;AAEAR,sBAAOS,UAAUb;IACFc,gCAAXN,CAA4BG;IACzBlB,UAAHa,CAAYd;AAChBU,CAAEP;AAACiB"}