xrun(64): 23.09-s005: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s005: Started on May 01, 2025 at 19:06:22 EDT
xrun
	-f run.f
		../src/riscv_stub.sv
		../tb/riscv_stub_tb2.sv
		../tb/data_mem.sv
		../tb/instr_mem.sv
		-top riscv_stub_tb2
	-R
xrun: *W,CSSF: -TOP with -R option will be ignored.
xrun: *W,CSSF: HDL source files with -R option will be ignored.
Loading snapshot worklib.riscv_stub_tb2:sv .................... Done
xcelium> source /escnfs/home/csesoft/cadence/installs/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
Loading instruction memory from test_hazard_stall.hex...
[                  55] Cycle   3: WB: x 1 <= 0000004d
[                  65] Cycle   4: WB: x 2 <= 00000080
[                  65] MEM: Write 0000004d to Addr 00000080 (word   32)
[                  85] Cycle   6: WB: x 3 <= 00000080
[                 105] Cycle   8: WB: x 4 <= 0000004e
xmsim: *E,ERRSEV (../tb/riscv_stub_tb2.sv,104): (time 5015 NS).
riscv_stub_tb2.unmblk1
TIMEOUT: Simulation reached         500 cycles without halting.

Final Register State:
  x00: 00000000  x01: 0000004d  x02: 00000080  x03: 0000004d
  x04: 0000004e  x05: 00000000  x06: 00000000  x07: 00000000
  x08: 00000000  x09: 00000000  x10: 00000000  x11: 00000000
  x12: 00000000  x13: 00000000  x14: 00000000  x15: 00000000
  x16: 00000000  x17: 00000000  x18: 00000000  x19: 00000000
  x20: 00000000  x21: 00000000  x22: 00000000  x23: 00000000
  x24: 00000000  x25: 00000000  x26: 00000000  x27: 00000000
  x28: 00000000  x29: 00000000  x30: 00000000  x31: 00000000
Final PC: 000007cc
Simulation finished.
Simulation complete via $finish(1) at time 5015 NS + 0
../tb/riscv_stub_tb2.sv:199         $finish;
xcelium> exit
TOOL:	xrun(64)	23.09-s005: Exiting on May 01, 2025 at 19:06:23 EDT  (total: 00:00:01)
