#--  Synopsys, Inc.
#--  Version N-2018.03M-SP1-1
#--  Project file E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib COREAPB3_LIB "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd"
add_file -vhdl -lib COREAPB3_LIB "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd"
add_file -vhdl -lib COREAPB3_LIB "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd"
add_file -vhdl -lib COREAPB3_LIB "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/CoreAPB3_C0/CoreAPB3_C0.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/DPSRAM_C0/DPSRAM_C0_0/DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/DPSRAM_C0/DPSRAM_C0.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_Package.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_Sample_Loader.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0_0/HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_Butterfly_HW_MATHDSP.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/Twiddle_table.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_Transformer.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_Sample_Outputer.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/HARD_MULT_ADDSUB_C1/HARD_MULT_ADDSUB_C1_0/HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/HARD_MULT_ADDSUB_C1/HARD_MULT_ADDSUB_C1.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/Alpha_Max_plus_Beta_Min.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/hdl/FFT_APB_Wrapper.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system_sb/CCC_0/FFT_Accel_system_sb_CCC_0_FCCC.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system_sb/FABOSC_0/FFT_Accel_system_sb_FABOSC_0_OSC.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system_sb_MSS/FFT_Accel_system_sb_MSS_syn.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system_sb_MSS/FFT_Accel_system_sb_MSS.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system_sb/FFT_Accel_system_sb.vhd"
add_file -vhdl -lib work "C:/Users/Phoenix136/Dropbox/FPGA/My_Stuff/Standalone Files/LED_inverter_dimmer.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_MKR_KIT_IO_Constraints/MSS_to_IO_Interpreter.vhd"
add_file -vhdl -lib work "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/component/work/FFT_Accel_system/FFT_Accel_system.vhd"
add_file -fpga_constraint "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/designer/FFT_Accel_system/synthesis.fdc"



#implementation: "synthesis"
impl -add E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\synthesis -type fpga

#device options
set_option -technology SmartFusion2
set_option -part M2S010
set_option -package TQ144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.FFT_Accel_system"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -microsemi_enhanced_flow 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/Github_Repos/SF2_Eth_FFT/FFT_Accelerator/synthesis/FFT_Accel_system.vm"
impl -active "synthesis"
