{"vcs1":{"timestamp_begin":1735306885.420893430, "rt":1.76, "ut":0.85, "st":0.33}}
{"vcselab":{"timestamp_begin":1735306887.273352826, "rt":1.01, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1735306888.366630175, "rt":0.40, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306884.516911375}
{"VCS_COMP_START_TIME": 1735306884.516911375}
{"VCS_COMP_END_TIME": 1735306890.815370755}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D12"}
{"vcs1": {"peak_mem": 332588}}
{"stitch_vcselab": {"peak_mem": 223364}}
