"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/rs_decoder_v9_0_14
"C:\Program Files\ModelSim\win64/vmap" rs_decoder_v9_0_14 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/rs_decoder_v9_0_14
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work rs_decoder_v9_0_14 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/rs_decoder_v9_0_14/.cxl.vhdl.rs_decoder_v9_0_14.rs_decoder_v9_0_14.nt64.cmf
