Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 12 10:37:56 2018
| Host         : ycw-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bl/btSpeedGen/PWM_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cd/num_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cd/num_reg[15]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: cd/num_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.455        0.000                      0                 1793        0.065        0.000                      0                 1793        4.500        0.000                       0                   986  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.455        0.000                      0                 1793        0.065        0.000                      0                 1793        4.500        0.000                       0                   986  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/uphour_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.965ns (30.128%)  route 4.557ns (69.872%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.922    11.274    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.316    11.590 r  keyboard/key_de/uphour_i_1/O
                         net (fo=1, routed)           0.000    11.590    keyboard/uphour11_out
    SLICE_X35Y50         FDCE                                         r  keyboard/uphour_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/uphour_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.032    15.046    keyboard/uphour_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/set_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.965ns (30.142%)  route 4.554ns (69.858%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.919    11.271    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.316    11.587 r  keyboard/key_de/set_i_1/O
                         net (fo=1, routed)           0.000    11.587    keyboard/set19_out
    SLICE_X35Y50         FDCE                                         r  keyboard/set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/set_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.031    15.045    keyboard/set_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/upminute_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.921ns (31.157%)  route 4.245ns (68.843%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         1.839     7.424    keyboard/key_de/last_change[1]
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.548 r  keyboard/key_de/set_i_119/O
                         net (fo=1, routed)           0.000     7.548    keyboard/key_de/set_i_119_n_0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     7.762 r  keyboard/key_de/set_reg_i_51/O
                         net (fo=1, routed)           0.000     7.762    keyboard/key_de/set_reg_i_51_n_0
    SLICE_X46Y59         MUXF8 (Prop_muxf8_I1_O)      0.088     7.850 r  keyboard/key_de/set_reg_i_17/O
                         net (fo=1, routed)           0.998     8.848    keyboard/key_de/set_reg_i_17_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I1_O)        0.319     9.167 r  keyboard/key_de/set_i_8/O
                         net (fo=1, routed)           0.000     9.167    keyboard/key_de/set_i_8_n_0
    SLICE_X38Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     9.408 r  keyboard/key_de/set_reg_i_4/O
                         net (fo=1, routed)           0.000     9.408    keyboard/key_de/set_reg_i_4_n_0
    SLICE_X38Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     9.506 r  keyboard/key_de/set_reg_i_2/O
                         net (fo=10, routed)          1.408    10.914    keyboard/key_de/set_reg_i_2_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.319    11.233 r  keyboard/key_de/upminute_i_1/O
                         net (fo=1, routed)           0.000    11.233    keyboard/upminute7_out
    SLICE_X36Y51         FDCE                                         r  keyboard/upminute_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.436    14.777    keyboard/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  keyboard/upminute_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.031    14.959    keyboard/upminute_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downhour_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.965ns (31.474%)  route 4.278ns (68.526%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.643    10.995    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.316    11.311 r  keyboard/key_de/downhour_i_1/O
                         net (fo=1, routed)           0.000    11.311    keyboard/downhour9_out
    SLICE_X35Y50         FDCE                                         r  keyboard/downhour_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/downhour_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.029    15.043    keyboard/downhour_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downsec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.965ns (31.489%)  route 4.275ns (68.511%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.640    10.992    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.316    11.308 r  keyboard/key_de/downsec_i_1/O
                         net (fo=1, routed)           0.000    11.308    keyboard/downsec1_out
    SLICE_X35Y50         FDCE                                         r  keyboard/downsec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/downsec_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.031    15.045    keyboard/downsec_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/downminute_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.921ns (31.226%)  route 4.231ns (68.774%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         1.839     7.424    keyboard/key_de/last_change[1]
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.548 r  keyboard/key_de/set_i_119/O
                         net (fo=1, routed)           0.000     7.548    keyboard/key_de/set_i_119_n_0
    SLICE_X46Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     7.762 r  keyboard/key_de/set_reg_i_51/O
                         net (fo=1, routed)           0.000     7.762    keyboard/key_de/set_reg_i_51_n_0
    SLICE_X46Y59         MUXF8 (Prop_muxf8_I1_O)      0.088     7.850 r  keyboard/key_de/set_reg_i_17/O
                         net (fo=1, routed)           0.998     8.848    keyboard/key_de/set_reg_i_17_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I1_O)        0.319     9.167 r  keyboard/key_de/set_i_8/O
                         net (fo=1, routed)           0.000     9.167    keyboard/key_de/set_i_8_n_0
    SLICE_X38Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     9.408 r  keyboard/key_de/set_reg_i_4/O
                         net (fo=1, routed)           0.000     9.408    keyboard/key_de/set_reg_i_4_n_0
    SLICE_X38Y61         MUXF8 (Prop_muxf8_I0_O)      0.098     9.506 r  keyboard/key_de/set_reg_i_2/O
                         net (fo=10, routed)          1.394    10.901    keyboard/key_de/set_reg_i_2_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.319    11.220 r  keyboard/key_de/downminute_i_1/O
                         net (fo=1, routed)           0.000    11.220    keyboard/downminute5_out
    SLICE_X36Y51         FDCE                                         r  keyboard/downminute_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.436    14.777    keyboard/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  keyboard/downminute_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.029    14.957    keyboard/downminute_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/ok_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.965ns (31.569%)  route 4.259ns (68.431%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.625    10.976    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.316    11.292 r  keyboard/key_de/ok_i_1/O
                         net (fo=1, routed)           0.000    11.292    keyboard/ok17_out
    SLICE_X35Y51         FDCE                                         r  keyboard/ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y51         FDCE                                         r  keyboard/ok_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y51         FDCE (Setup_fdce_C_D)        0.029    15.043    keyboard/ok_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/snooze_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 1.965ns (32.012%)  route 4.173ns (67.988%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.539    10.890    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.316    11.206 r  keyboard/key_de/snooze_i_1/O
                         net (fo=1, routed)           0.000    11.206    keyboard/snooze13_out
    SLICE_X36Y51         FDCE                                         r  keyboard/snooze_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.436    14.777    keyboard/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  keyboard/snooze_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y51         FDCE (Setup_fdce_C_D)        0.031    14.959    keyboard/snooze_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.965ns (31.584%)  route 4.256ns (68.416%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.622    10.973    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I2_O)        0.316    11.289 r  keyboard/key_de/stop_i_1/O
                         net (fo=1, routed)           0.000    11.289    keyboard/stop15_out
    SLICE_X35Y51         FDCE                                         r  keyboard/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.435    14.776    keyboard/clk_IBUF_BUFG
    SLICE_X35Y51         FDCE                                         r  keyboard/stop_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y51         FDCE (Setup_fdce_C_D)        0.031    15.045    keyboard/stop_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 keyboard/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/upsec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.965ns (32.095%)  route 4.157ns (67.905%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.547     5.068    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y63         FDCE                                         r  keyboard/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  keyboard/key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.900     8.486    keyboard/key_de/last_change[1]
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  keyboard/key_de/set_i_181/O
                         net (fo=1, routed)           0.000     8.610    keyboard/key_de/set_i_181_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.855 r  keyboard/key_de/set_reg_i_82/O
                         net (fo=1, routed)           0.000     8.855    keyboard/key_de/set_reg_i_82_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.959 r  keyboard/key_de/set_reg_i_33/O
                         net (fo=1, routed)           0.734     9.694    keyboard/key_de/set_reg_i_33_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.316    10.010 r  keyboard/key_de/set_i_12/O
                         net (fo=1, routed)           0.000    10.010    keyboard/key_de/set_i_12_n_0
    SLICE_X37Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    10.248 r  keyboard/key_de/set_reg_i_6/O
                         net (fo=1, routed)           0.000    10.248    keyboard/key_de/set_reg_i_6_n_0
    SLICE_X37Y53         MUXF8 (Prop_muxf8_I0_O)      0.104    10.352 r  keyboard/key_de/set_reg_i_3/O
                         net (fo=10, routed)          0.523    10.874    keyboard/key_de/set_reg_i_3_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.316    11.190 r  keyboard/key_de/upsec_i_1/O
                         net (fo=1, routed)           0.000    11.190    keyboard/upsec3_out
    SLICE_X37Y51         FDCE                                         r  keyboard/upsec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.436    14.777    keyboard/clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  keyboard/upsec_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X37Y51         FDCE (Setup_fdce_C_D)        0.029    14.957    keyboard/upsec_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 keyboard/key_de/inst/inst/is_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.886%)  route 0.193ns (46.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/inst/inst/clk
    SLICE_X32Y63         FDCE                                         r  keyboard/key_de/inst/inst/is_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  keyboard/key_de/inst/inst/is_extend_reg/Q
                         net (fo=2, routed)           0.193     1.762    keyboard/key_de/is_extend
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.098     1.860 r  keyboard/key_de/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.860    keyboard/key_de/been_extend_i_1_n_0
    SLICE_X36Y63         FDCE                                         r  keyboard/key_de/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.824     1.952    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  keyboard/key_de/been_extend_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y63         FDCE (Hold_fdce_C_D)         0.092     1.795    keyboard/key_de/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/uphour_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.974%)  route 0.210ns (48.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.562     1.445    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  keyboard/key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  keyboard/key_de/key_valid_reg/Q
                         net (fo=10, routed)          0.210     1.783    keyboard/key_de/been_ready
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.099     1.882 r  keyboard/key_de/uphour_i_1/O
                         net (fo=1, routed)           0.000     1.882    keyboard/uphour11_out
    SLICE_X35Y50         FDCE                                         r  keyboard/uphour_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.829     1.957    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/uphour_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.092     1.800    keyboard/uphour_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[460]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.742%)  route 0.269ns (56.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.269     1.873    keyboard/key_de/key[8]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.918 r  keyboard/key_de/key_down[460]_i_1/O
                         net (fo=1, routed)           0.000     1.918    keyboard/key_de/p_0_in[460]
    SLICE_X42Y61         FDCE                                         r  keyboard/key_de/key_down_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.829     1.956    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  keyboard/key_de/key_down_reg[460]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.121     1.828    keyboard/key_de/key_down_reg[460]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 keyboard/downsec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_pulse_downsec/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.945%)  route 0.292ns (61.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.561     1.444    keyboard/clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  keyboard/downsec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keyboard/downsec_reg/Q
                         net (fo=2, routed)           0.292     1.877    c_pulse_downsec/downsec
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  c_pulse_downsec/state_i_1__8/O
                         net (fo=1, routed)           0.000     1.922    c_pulse_downsec/state0
    SLICE_X33Y44         FDRE                                         r  c_pulse_downsec/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.832     1.959    c_pulse_downsec/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  c_pulse_downsec/state_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.091     1.806    c_pulse_downsec/state_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[456]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.458%)  route 0.295ns (58.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.295     1.899    keyboard/key_de/key[8]
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  keyboard/key_de/key_down[456]_i_1/O
                         net (fo=1, routed)           0.000     1.944    keyboard/key_de/p_0_in[456]
    SLICE_X42Y64         FDCE                                         r  keyboard/key_de/key_down_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.826     1.953    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  keyboard/key_de/key_down_reg[456]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.121     1.825    keyboard/key_de/key_down_reg[456]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[454]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.294%)  route 0.297ns (58.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  keyboard/key_de/key_reg[8]/Q
                         net (fo=64, routed)          0.297     1.901    keyboard/key_de/key[8]
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.946 r  keyboard/key_de/key_down[454]_i_1/O
                         net (fo=1, routed)           0.000     1.946    keyboard/key_de/p_0_in[454]
    SLICE_X42Y64         FDCE                                         r  keyboard/key_de/key_down_reg[454]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.826     1.953    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  keyboard/key_de/key_down_reg[454]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.121     1.825    keyboard/key_de/key_down_reg[454]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[282]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.956%)  route 0.266ns (56.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  keyboard/key_de/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.266     1.871    keyboard/key_de/key_reg[8]_rep__2_n_0
    SLICE_X37Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  keyboard/key_de/key_down[282]_i_1/O
                         net (fo=1, routed)           0.000     1.916    keyboard/key_de/p_0_in[282]
    SLICE_X37Y63         FDCE                                         r  keyboard/key_de/key_down_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.824     1.952    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  keyboard/key_de/key_down_reg[282]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.091     1.794    keyboard/key_de/key_down_reg[282]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.735%)  route 0.294ns (61.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.560     1.443    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  keyboard/key_de/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  keyboard/key_de/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.294     1.878    keyboard/key_de/key_reg[8]_rep__5_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  keyboard/key_de/key_down[126]_i_1/O
                         net (fo=1, routed)           0.000     1.923    keyboard/key_de/p_0_in[126]
    SLICE_X33Y54         FDCE                                         r  keyboard/key_de/key_down_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.829     1.957    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  keyboard/key_de/key_down_reg[126]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y54         FDCE (Hold_fdce_C_D)         0.092     1.800    keyboard/key_de/key_down_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 keyboard/key_de/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_down_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.386%)  route 0.325ns (63.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.560     1.443    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  keyboard/key_de/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  keyboard/key_de/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.325     1.909    keyboard/key_de/key_reg[8]_rep__5_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.954 r  keyboard/key_de/key_down[112]_i_1/O
                         net (fo=1, routed)           0.000     1.954    keyboard/key_de/p_0_in[112]
    SLICE_X34Y53         FDCE                                         r  keyboard/key_de/key_down_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.828     1.956    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  keyboard/key_de/key_down_reg[112]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.120     1.827    keyboard/key_de/key_down_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 keyboard/key_de/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/key_de/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.145%)  route 0.329ns (63.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  keyboard/key_de/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  keyboard/key_de/been_break_reg/Q
                         net (fo=9, routed)           0.329     1.910    keyboard/key_de/been_break_reg_n_0
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.955 r  keyboard/key_de/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.955    keyboard/key_de/p_1_in[8]
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.824     1.952    keyboard/key_de/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  keyboard/key_de/key_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.121     1.824    keyboard/key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   bl/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   bl/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   bl/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   bl/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   bl/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   bl/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   bl/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y31   bl/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   c_pulse_downhour/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   bl/btSpeedGen/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   bl/btSpeedGen/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   bl/btSpeedGen/count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   bl/btSpeedGen/count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   bl/btSpeedGen/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   bl/btSpeedGen/count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   bl/btSpeedGen/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   bl/btSpeedGen/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   c_pulse_downsec/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   c_pulse_downsec/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   bl/btSpeedGen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   bl/btSpeedGen/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   bl/btSpeedGen/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   bl/btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   bl/btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   bl/btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   bl/btSpeedGen/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   bl/btSpeedGen/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   bl/btSpeedGen/count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   bl/btSpeedGen/count_reg[21]/C



