
*** Running vivado
    with args -log COUPLER.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source COUPLER.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source COUPLER.tcl -notrace
Command: link_design -top COUPLER -part xcvu9p-fsgd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/curr/dzonilakoni/constraints.xdc]
Finished Parsing XDC File [/curr/dzonilakoni/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2403.758 ; gain = 0.000 ; free physical = 58594 ; free virtual = 58997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2403.758 ; gain = 1028.602 ; free physical = 58562 ; free virtual = 58966
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.793 ; gain = 64.031 ; free physical = 58087 ; free virtual = 58490

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b2621121

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2693.957 ; gain = 218.164 ; free physical = 57343 ; free virtual = 57747

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12382c5d1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57228 ; free virtual = 57631
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12382c5d1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57227 ; free virtual = 57631
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d3f4b9f5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57227 ; free virtual = 57631
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d3f4b9f5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57226 ; free virtual = 57630
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1314b9d80

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57625
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1314b9d80

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57220 ; free virtual = 57624
Ending Logic Optimization Task | Checksum: 1314b9d80

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57220 ; free virtual = 57624

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1314b9d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1314b9d80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624
Ending Netlist Obfuscation Task | Checksum: 1314b9d80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2769.957 ; gain = 366.199 ; free physical = 57221 ; free virtual = 57624
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.957 ; gain = 0.000 ; free physical = 57221 ; free virtual = 57624
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.973 ; gain = 0.000 ; free physical = 57210 ; free virtual = 57618
INFO: [Common 17-1381] The checkpoint '/curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file COUPLER_drc_opted.rpt -pb COUPLER_drc_opted.pb -rpx COUPLER_drc_opted.rpx
Command: report_drc -file COUPLER_drc_opted.rpt -pb COUPLER_drc_opted.pb -rpx COUPLER_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2864.402 ; gain = 62.430 ; free physical = 57075 ; free virtual = 57480
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.402 ; gain = 0.000 ; free physical = 56669 ; free virtual = 57076
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 542d7953

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2864.402 ; gain = 0.000 ; free physical = 56669 ; free virtual = 57076
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.402 ; gain = 0.000 ; free physical = 56669 ; free virtual = 57076

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7de0ad16

Time (s): cpu = 00:00:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3993.926 ; gain = 1129.523 ; free physical = 55674 ; free virtual = 56081

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14bf85265

Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4032.969 ; gain = 1168.566 ; free physical = 55675 ; free virtual = 56081

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14bf85265

Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4032.969 ; gain = 1168.566 ; free physical = 55675 ; free virtual = 56081
Phase 1 Placer Initialization | Checksum: 14bf85265

Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4032.969 ; gain = 1168.566 ; free physical = 55674 ; free virtual = 56081

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15a155579

Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 4059.172 ; gain = 1194.770 ; free physical = 55379 ; free virtual = 55786

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4242.359 ; gain = 0.000 ; free physical = 55080 ; free virtual = 55487

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1488fe2af

Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 4242.359 ; gain = 1377.957 ; free physical = 55080 ; free virtual = 55487
Phase 2 Global Placement | Checksum: 157df17b7

Time (s): cpu = 00:01:13 ; elapsed = 00:01:43 . Memory (MB): peak = 4274.375 ; gain = 1409.973 ; free physical = 55079 ; free virtual = 55486

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 157df17b7

Time (s): cpu = 00:01:13 ; elapsed = 00:01:43 . Memory (MB): peak = 4274.375 ; gain = 1409.973 ; free physical = 55079 ; free virtual = 55486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177f14a6d

Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 4338.406 ; gain = 1474.004 ; free physical = 55077 ; free virtual = 55484

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1414b6fc0

Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 4338.406 ; gain = 1474.004 ; free physical = 55045 ; free virtual = 55452

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1efb9e2a2

Time (s): cpu = 00:01:16 ; elapsed = 00:01:44 . Memory (MB): peak = 4338.406 ; gain = 1474.004 ; free physical = 55003 ; free virtual = 55410

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 130b5513c

Time (s): cpu = 00:01:16 ; elapsed = 00:01:45 . Memory (MB): peak = 4338.406 ; gain = 1474.004 ; free physical = 54984 ; free virtual = 55391

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 18f76685e

Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54855 ; free virtual = 55262

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1333ee04b

Time (s): cpu = 00:01:17 ; elapsed = 00:01:45 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54864 ; free virtual = 55271

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18eeff605

Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54821 ; free virtual = 55228

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c4b9f72b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54820 ; free virtual = 55227
Phase 3 Detail Placement | Checksum: 1c4b9f72b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54818 ; free virtual = 55225

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2996543f3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2996543f3

Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54665 ; free virtual = 55072

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 2996543f3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54665 ; free virtual = 55072
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.772. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.772. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 24b8c4332

Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54655 ; free virtual = 55062
Phase 4.1.1 Post Placement Optimization | Checksum: 24b8c4332

Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54651 ; free virtual = 55058
Phase 4.1 Post Commit Optimization | Checksum: 24b8c4332

Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54649 ; free virtual = 55056

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b8c4332

Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54631 ; free virtual = 55038

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24b8c4332

Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54260 ; free virtual = 54667

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4343.898 ; gain = 0.000 ; free physical = 54260 ; free virtual = 54667
Phase 4.4 Final Placement Cleanup | Checksum: 1c546d9fa

Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54260 ; free virtual = 54667
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c546d9fa

Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54260 ; free virtual = 54667
Ending Placer Task | Checksum: 135c936c7

Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54514 ; free virtual = 54921
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:03:07 . Memory (MB): peak = 4343.898 ; gain = 1479.496 ; free physical = 54514 ; free virtual = 54921
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4343.898 ; gain = 0.000 ; free physical = 54514 ; free virtual = 54921
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4375.914 ; gain = 0.000 ; free physical = 54512 ; free virtual = 54920
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4375.914 ; gain = 0.000 ; free physical = 54510 ; free virtual = 54919
INFO: [Common 17-1381] The checkpoint '/curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file COUPLER_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4375.914 ; gain = 0.000 ; free physical = 54465 ; free virtual = 54873
INFO: [runtcl-4] Executing : report_utilization -file COUPLER_utilization_placed.rpt -pb COUPLER_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file COUPLER_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4375.914 ; gain = 0.000 ; free physical = 54510 ; free virtual = 54918
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d1e5418e ConstDB: 0 ShapeSum: 63e3f539 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "i_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_enq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_enq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_deq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_deq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13a733e81

Time (s): cpu = 00:03:59 ; elapsed = 00:02:56 . Memory (MB): peak = 5348.637 ; gain = 940.707 ; free physical = 51936 ; free virtual = 52343
Post Restoration Checksum: NetGraph: e192fef6 NumContArr: 58e03f8b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13a733e81

Time (s): cpu = 00:03:59 ; elapsed = 00:02:56 . Memory (MB): peak = 5348.637 ; gain = 940.707 ; free physical = 51899 ; free virtual = 52306

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13a733e81

Time (s): cpu = 00:03:59 ; elapsed = 00:02:56 . Memory (MB): peak = 5364.500 ; gain = 956.570 ; free physical = 51848 ; free virtual = 52254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13a733e81

Time (s): cpu = 00:03:59 ; elapsed = 00:02:56 . Memory (MB): peak = 5364.500 ; gain = 956.570 ; free physical = 51848 ; free virtual = 52255

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 13a733e81

Time (s): cpu = 00:04:05 ; elapsed = 00:03:03 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51640 ; free virtual = 52047

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 19f9d4632

Time (s): cpu = 00:04:06 ; elapsed = 00:03:03 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51639 ; free virtual = 52046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.878  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15fce536e

Time (s): cpu = 00:04:06 ; elapsed = 00:03:03 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51631 ; free virtual = 52038

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154aaf62a

Time (s): cpu = 00:04:22 ; elapsed = 00:03:12 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51674 ; free virtual = 52082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.461  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c9ad879c

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51655 ; free virtual = 52064

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1771b2ce1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51651 ; free virtual = 52059
Phase 4 Rip-up And Reroute | Checksum: 1771b2ce1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51650 ; free virtual = 52059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1771b2ce1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51649 ; free virtual = 52058

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1771b2ce1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51649 ; free virtual = 52057
Phase 5 Delay and Skew Optimization | Checksum: 1771b2ce1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:14 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51649 ; free virtual = 52057

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1242eeed0

Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51647 ; free virtual = 52056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.461  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1242eeed0

Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51647 ; free virtual = 52055
Phase 6 Post Hold Fix | Checksum: 1242eeed0

Time (s): cpu = 00:04:25 ; elapsed = 00:03:15 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51647 ; free virtual = 52055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00216287 %
  Global Horizontal Routing Utilization  = 0.00312512 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10657de80

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51613 ; free virtual = 52021

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10657de80

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51613 ; free virtual = 52022

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10657de80

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51612 ; free virtual = 52020

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.461  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10657de80

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51622 ; free virtual = 52031
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:29 ; elapsed = 00:03:16 . Memory (MB): peak = 5488.547 ; gain = 1080.617 ; free physical = 51813 ; free virtual = 52221

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:34 ; elapsed = 00:04:02 . Memory (MB): peak = 5488.547 ; gain = 1112.633 ; free physical = 51813 ; free virtual = 52221
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5488.547 ; gain = 0.000 ; free physical = 51812 ; free virtual = 52221
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5488.547 ; gain = 0.000 ; free physical = 51808 ; free virtual = 52217
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5488.547 ; gain = 0.000 ; free physical = 51806 ; free virtual = 52217
INFO: [Common 17-1381] The checkpoint '/curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file COUPLER_drc_routed.rpt -pb COUPLER_drc_routed.pb -rpx COUPLER_drc_routed.rpx
Command: report_drc -file COUPLER_drc_routed.rpt -pb COUPLER_drc_routed.pb -rpx COUPLER_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5576.590 ; gain = 88.043 ; free physical = 51777 ; free virtual = 52186
INFO: [runtcl-4] Executing : report_methodology -file COUPLER_methodology_drc_routed.rpt -pb COUPLER_methodology_drc_routed.pb -rpx COUPLER_methodology_drc_routed.rpx
Command: report_methodology -file COUPLER_methodology_drc_routed.rpt -pb COUPLER_methodology_drc_routed.pb -rpx COUPLER_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/COUPLER_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5576.590 ; gain = 0.000 ; free physical = 51768 ; free virtual = 52177
INFO: [runtcl-4] Executing : report_power -file COUPLER_power_routed.rpt -pb COUPLER_power_summary_routed.pb -rpx COUPLER_power_routed.rpx
Command: report_power -file COUPLER_power_routed.rpt -pb COUPLER_power_summary_routed.pb -rpx COUPLER_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file COUPLER_route_status.rpt -pb COUPLER_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file COUPLER_timing_summary_routed.rpt -pb COUPLER_timing_summary_routed.pb -rpx COUPLER_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file COUPLER_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file COUPLER_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5576.590 ; gain = 0.000 ; free physical = 51496 ; free virtual = 51905
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file COUPLER_bus_skew_routed.rpt -pb COUPLER_bus_skew_routed.pb -rpx COUPLER_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 19 11:51:47 2019...
