##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for APPS_ADC_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for TPS_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
		5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: APPS_ADC_IntClock                  | Frequency: 29.29 MHz   | Target: 1.60 MHz    | 
Clock: APPS_ADC_IntClock(routed)          | N/A                    | Target: 1.60 MHz    | 
Clock: BRAKE_ADC_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_theACLK                  | N/A                    | Target: 2.18 MHz    | 
Clock: BRAKE_ADC_theACLK(fixed-function)  | N/A                    | Target: 2.18 MHz    | 
Clock: Clock_1                            | Frequency: 56.55 MHz   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                          | Frequency: 125.95 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                    | Target: 24.00 MHz   | 
Clock: TPS_ADC_IntClock                   | Frequency: 30.04 MHz   | Target: 1.60 MHz    | 
Clock: TPS_ADC_IntClock(routed)           | N/A                    | Target: 1.60 MHz    | 
Clock: \BRAKE_ADC:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
APPS_ADC_IntClock  APPS_ADC_IntClock  625000           590862      N/A              N/A         N/A              N/A         N/A              N/A         
APPS_ADC_IntClock  CyBUS_CLK          41666.7          34267       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1            Clock_1            83333.3          65650       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          APPS_ADC_IntClock  41666.7          34295       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          34142       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          TPS_ADC_IntClock   41666.7          34111       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   CyBUS_CLK          41666.7          33727       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   TPS_ADC_IntClock   625000           591709      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SERVO_OUT(0)_PAD  25384         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for APPS_ADC_IntClock
***********************************************
Clock: APPS_ADC_IntClock
Frequency: 29.29 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30628
-------------------------------------   ----- 
End-of-path arrival time (ps)           30628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell43  11792  30628  590862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.55 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell87     3118   5408  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell87     3350   8758  65650  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2865  11623  65650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 125.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell3     1250   1250  33727  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell160   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TPS_ADC_IntClock
**********************************************
Clock: TPS_ADC_IntClock
Frequency: 30.04 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell133   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell160   1250   1250  34142  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell160   2765   4015  34142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250  34111  RISE       1
Net_4/main_0                          macrocell3     2795   4045  34111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34295  RISE       1
Net_102/main_0                         macrocell1    2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell87     3118   5408  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell87     3350   8758  65650  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2865  11623  65650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell3     1250   1250  33727  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell160   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1


5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell133   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1


5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell1    1250   1250  34267  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   2640   3890  34267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1


5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30628
-------------------------------------   ----- 
End-of-path arrival time (ps)           30628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell43  11792  30628  590862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell3     1250   1250  33727  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell160   3180   4430  33727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250  34111  RISE       1
Net_4/main_0                          macrocell3     2795   4045  34111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell160   1250   1250  34111  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell162   2795   4045  34111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell160   1250   1250  34142  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell160   2765   4015  34142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34219  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2918   3938  34219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell1    1250   1250  34267  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   2640   3890  34267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34290  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2617   3867  34290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34295  RISE       1
Net_102/main_0                         macrocell1    2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34295  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell78   2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3339
-------------------------------------   ---- 
End-of-path arrival time (ps)           3339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34817  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell160   2319   3339  34817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell160        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell87     3118   5408  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell87     3350   8758  65650  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2865  11623  65650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10148
-------------------------------------   ----- 
End-of-path arrival time (ps)           10148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  65650  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell85     2248   4538  72685  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell85     3350   7888  72685  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2260  10148  72685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  73156  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2836   4086  73187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_209/main_1
Capture Clock  : Net_209/clock_0
Path slack     : 75084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75084  RISE       1
Net_209/main_1                            macrocell2      2229   4739  75084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_209/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 75084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75084  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0    macrocell81     2229   4739  75084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 75084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  75084  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1        macrocell83     2229   4739  75084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_2
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 75136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  75136  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_2          macrocell86     2257   4687  75136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 75285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell1   2290   2290  65650  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_0         macrocell86     2248   4538  75285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_209/main_0
Capture Clock  : Net_209/clock_0
Path slack     : 75742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  73156  RISE       1
Net_209/main_0                       macrocell2    2831   4081  75742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_209/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:up_cnt\/q
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 76334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:up_cnt\/q       macrocell86   1250   1250  66667  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_1  macrocell86   2239   3489  76334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell81   1250   1250  76336  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell83   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell83         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76351  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell82    2262   3472  76351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell83         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell83    1250   1250  79321  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2263   3513  79321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_1\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_1\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:status_1\/q               macrocell84    1250   1250  79323  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2260   3510  79323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30628
-------------------------------------   ----- 
End-of-path arrival time (ps)           30628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell43  11792  30628  590862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590862p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30628
-------------------------------------   ----- 
End-of-path arrival time (ps)           30628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell51  11792  30628  590862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 590876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30614
-------------------------------------   ----- 
End-of-path arrival time (ps)           30614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell17  11778  30614  590876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30614
-------------------------------------   ----- 
End-of-path arrival time (ps)           30614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell37  11778  30614  590876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 590876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30614
-------------------------------------   ----- 
End-of-path arrival time (ps)           30614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell40  11778  30614  590876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 591270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30220
-------------------------------------   ----- 
End-of-path arrival time (ps)           30220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell36  11384  30220  591270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30220
-------------------------------------   ----- 
End-of-path arrival time (ps)           30220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell59  11384  30220  591270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 591270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30220
-------------------------------------   ----- 
End-of-path arrival time (ps)           30220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell66  11384  30220  591270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 591276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30214
-------------------------------------   ----- 
End-of-path arrival time (ps)           30214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell25  11378  30214  591276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 591276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30214
-------------------------------------   ----- 
End-of-path arrival time (ps)           30214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell30  11378  30214  591276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 591276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30214
-------------------------------------   ----- 
End-of-path arrival time (ps)           30214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell54  11378  30214  591276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 591276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30214
-------------------------------------   ----- 
End-of-path arrival time (ps)           30214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell61  11378  30214  591276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell133   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell139   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell143   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 591709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29781
-------------------------------------   ----- 
End-of-path arrival time (ps)           29781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell145   9415  29781  591709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 591840p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29650
-------------------------------------   ----- 
End-of-path arrival time (ps)           29650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell100   9284  29650  591840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 591840p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29650
-------------------------------------   ----- 
End-of-path arrival time (ps)           29650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell104   9284  29650  591840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell15  10808  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell18  10808  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell48  10808  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell118   9279  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell153   9279  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell158   9279  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 591845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell159   9279  29645  591845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 592270p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell114   8854  29220  592270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 592270p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell140   8854  29220  592270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592270p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell150   8854  29220  592270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 592270p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell155   8854  29220  592270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 592510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28980
-------------------------------------   ----- 
End-of-path arrival time (ps)           28980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell38  10144  28980  592510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 592510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28980
-------------------------------------   ----- 
End-of-path arrival time (ps)           28980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell39  10144  28980  592510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 592510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28980
-------------------------------------   ----- 
End-of-path arrival time (ps)           28980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell44  10144  28980  592510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 592510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28980
-------------------------------------   ----- 
End-of-path arrival time (ps)           28980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell64  10144  28980  592510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 592511p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28979
-------------------------------------   ----- 
End-of-path arrival time (ps)           28979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell72  10143  28979  592511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 592527p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28963
-------------------------------------   ----- 
End-of-path arrival time (ps)           28963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell105   8597  28963  592527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 592527p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28963
-------------------------------------   ----- 
End-of-path arrival time (ps)           28963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell108   8597  28963  592527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592527p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28963
-------------------------------------   ----- 
End-of-path arrival time (ps)           28963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell131   8597  28963  592527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 592533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28957
-------------------------------------   ----- 
End-of-path arrival time (ps)           28957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell42  10121  28957  592533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 592533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28957
-------------------------------------   ----- 
End-of-path arrival time (ps)           28957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell55  10121  28957  592533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592867p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28623
-------------------------------------   ----- 
End-of-path arrival time (ps)           28623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell23   9787  28623  592867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 592867p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28623
-------------------------------------   ----- 
End-of-path arrival time (ps)           28623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell27   9787  28623  592867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592867p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28623
-------------------------------------   ----- 
End-of-path arrival time (ps)           28623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell28   9787  28623  592867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 592867p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28623
-------------------------------------   ----- 
End-of-path arrival time (ps)           28623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell62   9787  28623  592867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 592879p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28611
-------------------------------------   ----- 
End-of-path arrival time (ps)           28611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell26   9775  28611  592879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 592879p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28611
-------------------------------------   ----- 
End-of-path arrival time (ps)           28611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell60   9775  28611  592879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 592879p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28611
-------------------------------------   ----- 
End-of-path arrival time (ps)           28611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell71   9775  28611  592879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 592903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28587
-------------------------------------   ----- 
End-of-path arrival time (ps)           28587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89   9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89   3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88   2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88   3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell96   8220  28587  592903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28587
-------------------------------------   ----- 
End-of-path arrival time (ps)           28587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell112   8220  28587  592903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 592903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28587
-------------------------------------   ----- 
End-of-path arrival time (ps)           28587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell127   8220  28587  592903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28587
-------------------------------------   ----- 
End-of-path arrival time (ps)           28587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell147   8220  28587  592903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89   9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89   3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88   2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88   3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell97   8081  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell121   8081  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28447
-------------------------------------   ----- 
End-of-path arrival time (ps)           28447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell152   8081  28447  593043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 593116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28374
-------------------------------------   ----- 
End-of-path arrival time (ps)           28374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89   9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89   3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88   2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88   3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell98   8008  28374  593116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28374
-------------------------------------   ----- 
End-of-path arrival time (ps)           28374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell113   8008  28374  593116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 593116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28374
-------------------------------------   ----- 
End-of-path arrival time (ps)           28374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell123   8008  28374  593116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell107   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell115   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell116   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell156   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell117   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell126   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell129   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28035
-------------------------------------   ----- 
End-of-path arrival time (ps)           28035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell151   7669  28035  593455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27894
-------------------------------------   ----- 
End-of-path arrival time (ps)           27894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell24   9058  27894  593596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27894
-------------------------------------   ----- 
End-of-path arrival time (ps)           27894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell50   9058  27894  593596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27894
-------------------------------------   ----- 
End-of-path arrival time (ps)           27894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell69   9058  27894  593596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27832
-------------------------------------   ----- 
End-of-path arrival time (ps)           27832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell102   7466  27832  593658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 593658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27832
-------------------------------------   ----- 
End-of-path arrival time (ps)           27832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell120   7466  27832  593658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 593658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27832
-------------------------------------   ----- 
End-of-path arrival time (ps)           27832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell132   7466  27832  593658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27832
-------------------------------------   ----- 
End-of-path arrival time (ps)           27832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell154   7466  27832  593658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 593671p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27819
-------------------------------------   ----- 
End-of-path arrival time (ps)           27819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell119   7453  27819  593671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 593671p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27819
-------------------------------------   ----- 
End-of-path arrival time (ps)           27819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell128   7453  27819  593671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 593671p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27819
-------------------------------------   ----- 
End-of-path arrival time (ps)           27819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell141   7453  27819  593671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593671p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27819
-------------------------------------   ----- 
End-of-path arrival time (ps)           27819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell148   7453  27819  593671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27814
-------------------------------------   ----- 
End-of-path arrival time (ps)           27814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell124   7448  27814  593676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27814
-------------------------------------   ----- 
End-of-path arrival time (ps)           27814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell146   7448  27814  593676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 593676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27814
-------------------------------------   ----- 
End-of-path arrival time (ps)           27814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell157   7448  27814  593676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 593828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27662
-------------------------------------   ----- 
End-of-path arrival time (ps)           27662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89   9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89   3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88   2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88   3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell99   7296  27662  593828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 593828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27662
-------------------------------------   ----- 
End-of-path arrival time (ps)           27662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell122   7296  27662  593828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27662
-------------------------------------   ----- 
End-of-path arrival time (ps)           27662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell136   7296  27662  593828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 594129p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27361
-------------------------------------   ----- 
End-of-path arrival time (ps)           27361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell12   8525  27361  594129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 594129p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27361
-------------------------------------   ----- 
End-of-path arrival time (ps)           27361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell34   8525  27361  594129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 594129p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27361
-------------------------------------   ----- 
End-of-path arrival time (ps)           27361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell35   8525  27361  594129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 594195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell106   6929  27295  594195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 594195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell109   6929  27295  594195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 594195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell142   6929  27295  594195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 594195p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27295
-------------------------------------   ----- 
End-of-path arrival time (ps)           27295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell149   6929  27295  594195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 594769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26721
-------------------------------------   ----- 
End-of-path arrival time (ps)           26721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell103   6355  26721  594769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 594769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26721
-------------------------------------   ----- 
End-of-path arrival time (ps)           26721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell111   6355  26721  594769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26721
-------------------------------------   ----- 
End-of-path arrival time (ps)           26721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell135   6355  26721  594769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 594769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26721
-------------------------------------   ----- 
End-of-path arrival time (ps)           26721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell144   6355  26721  594769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 594777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26713
-------------------------------------   ----- 
End-of-path arrival time (ps)           26713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell14   7877  26713  594777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 594777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26713
-------------------------------------   ----- 
End-of-path arrival time (ps)           26713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell16   7877  26713  594777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 594777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26713
-------------------------------------   ----- 
End-of-path arrival time (ps)           26713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell19   7877  26713  594777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 594789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell31   7865  26701  594789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 594789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell45   7865  26701  594789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 594789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell46   7865  26701  594789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell73   7865  26701  594789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 595945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25545
-------------------------------------   ----- 
End-of-path arrival time (ps)           25545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell68   6709  25545  595945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25545
-------------------------------------   ----- 
End-of-path arrival time (ps)           25545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell70   6709  25545  595945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 596518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24972
-------------------------------------   ----- 
End-of-path arrival time (ps)           24972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell22   6136  24972  596518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 596518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24972
-------------------------------------   ----- 
End-of-path arrival time (ps)           24972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell52   6136  24972  596518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 596518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24972
-------------------------------------   ----- 
End-of-path arrival time (ps)           24972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell57   6136  24972  596518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24871
-------------------------------------   ----- 
End-of-path arrival time (ps)           24871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell125   4505  24871  596619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 596619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24871
-------------------------------------   ----- 
End-of-path arrival time (ps)           24871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell134   4505  24871  596619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 596619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24871
-------------------------------------   ----- 
End-of-path arrival time (ps)           24871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell138   4505  24871  596619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24296
-------------------------------------   ----- 
End-of-path arrival time (ps)           24296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell13   5460  24296  597194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 597194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24296
-------------------------------------   ----- 
End-of-path arrival time (ps)           24296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell41   5460  24296  597194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24296
-------------------------------------   ----- 
End-of-path arrival time (ps)           24296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell63   5460  24296  597194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 597194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24296
-------------------------------------   ----- 
End-of-path arrival time (ps)           24296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell74   5460  24296  597194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 597207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24283
-------------------------------------   ----- 
End-of-path arrival time (ps)           24283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell47   5447  24283  597207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 597207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24283
-------------------------------------   ----- 
End-of-path arrival time (ps)           24283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell58   5447  24283  597207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 597207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24283
-------------------------------------   ----- 
End-of-path arrival time (ps)           24283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell65   5447  24283  597207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 597207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24283
-------------------------------------   ----- 
End-of-path arrival time (ps)           24283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell75   5447  24283  597207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 597545p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23945
-------------------------------------   ----- 
End-of-path arrival time (ps)           23945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell130   3579  23945  597545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 597547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23943
-------------------------------------   ----- 
End-of-path arrival time (ps)           23943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell101   3577  23943  597547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 597547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23943
-------------------------------------   ----- 
End-of-path arrival time (ps)           23943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell110   3577  23943  597547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 597547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23943
-------------------------------------   ----- 
End-of-path arrival time (ps)           23943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell89    9530  10780  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell89    3350  14130  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell88    2886  17016  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell88    3350  20366  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell137   3577  23943  597547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 597904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23586
-------------------------------------   ----- 
End-of-path arrival time (ps)           23586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell33   4750  23586  597904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 597904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23586
-------------------------------------   ----- 
End-of-path arrival time (ps)           23586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell56   4750  23586  597904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 597904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23586
-------------------------------------   ----- 
End-of-path arrival time (ps)           23586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell67   4750  23586  597904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 597910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23580
-------------------------------------   ----- 
End-of-path arrival time (ps)           23580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell20   4744  23580  597910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 597910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23580
-------------------------------------   ----- 
End-of-path arrival time (ps)           23580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell32   4744  23580  597910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23580
-------------------------------------   ----- 
End-of-path arrival time (ps)           23580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell49   4744  23580  597910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 598896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22594
-------------------------------------   ----- 
End-of-path arrival time (ps)           22594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell21   3758  22594  598896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22594
-------------------------------------   ----- 
End-of-path arrival time (ps)           22594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell29   3758  22594  598896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 598896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22594
-------------------------------------   ----- 
End-of-path arrival time (ps)           22594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell5    8593   9843  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  13193  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2293  15486  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18836  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell53   3758  22594  598896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 599815p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21675
-------------------------------------   ----- 
End-of-path arrival time (ps)           21675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell99  20425  21675  599815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 599815p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21675
-------------------------------------   ----- 
End-of-path arrival time (ps)           21675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell122  20425  21675  599815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 599815p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21675
-------------------------------------   ----- 
End-of-path arrival time (ps)           21675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell136  20425  21675  599815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 600725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20765
-------------------------------------   ----- 
End-of-path arrival time (ps)           20765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell96  19515  20765  600725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 600725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20765
-------------------------------------   ----- 
End-of-path arrival time (ps)           20765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell112  19515  20765  600725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 600725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20765
-------------------------------------   ----- 
End-of-path arrival time (ps)           20765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell127  19515  20765  600725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20765
-------------------------------------   ----- 
End-of-path arrival time (ps)           20765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell147  19515  20765  600725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 601560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell100  18680  19930  601560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 601560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19930
-------------------------------------   ----- 
End-of-path arrival time (ps)           19930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell104  18680  19930  601560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 601567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell118  18673  19923  601567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 601567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell153  18673  19923  601567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 601567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell158  18673  19923  601567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 601567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell159  18673  19923  601567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 603601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell105  16639  17889  603601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 603601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell108  16639  17889  603601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 603601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell131  16639  17889  603601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 603604p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell97  16636  17886  603604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603604p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell121  16636  17886  603604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 603604p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell152  16636  17886  603604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 603770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17720
-------------------------------------   ----- 
End-of-path arrival time (ps)           17720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell107  16470  17720  603770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 603770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17720
-------------------------------------   ----- 
End-of-path arrival time (ps)           17720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell115  16470  17720  603770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17720
-------------------------------------   ----- 
End-of-path arrival time (ps)           17720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell116  16470  17720  603770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 603770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17720
-------------------------------------   ----- 
End-of-path arrival time (ps)           17720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell156  16470  17720  603770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 603968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17522
-------------------------------------   ----- 
End-of-path arrival time (ps)           17522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell100  16272  17522  603968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 603968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17522
-------------------------------------   ----- 
End-of-path arrival time (ps)           17522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell104  16272  17522  603968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell118  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell153  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell158  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 603979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell159  16261  17511  603979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 605030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91   1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell96  15210  16460  605030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell112  15210  16460  605030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 605030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell127  15210  16460  605030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16460
-------------------------------------   ----- 
End-of-path arrival time (ps)           16460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell147  15210  16460  605030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16318
-------------------------------------   ----- 
End-of-path arrival time (ps)           16318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95   1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell99  15068  16318  605172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16318
-------------------------------------   ----- 
End-of-path arrival time (ps)           16318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell122  15068  16318  605172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16318
-------------------------------------   ----- 
End-of-path arrival time (ps)           16318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell136  15068  16318  605172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 605516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell31  14724  15974  605516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell45  14724  15974  605516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell46  14724  15974  605516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 605516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell73  14724  15974  605516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15958
-------------------------------------   ----- 
End-of-path arrival time (ps)           15958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell14  14708  15958  605532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15958
-------------------------------------   ----- 
End-of-path arrival time (ps)           15958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell16  14708  15958  605532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15958
-------------------------------------   ----- 
End-of-path arrival time (ps)           15958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell19  14708  15958  605532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15863
-------------------------------------   ----- 
End-of-path arrival time (ps)           15863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell117  14613  15863  605627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15863
-------------------------------------   ----- 
End-of-path arrival time (ps)           15863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell126  14613  15863  605627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15863
-------------------------------------   ----- 
End-of-path arrival time (ps)           15863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell129  14613  15863  605627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 605627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15863
-------------------------------------   ----- 
End-of-path arrival time (ps)           15863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell151  14613  15863  605627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91   1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell99  14283  15533  605957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell122  14283  15533  605957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15533
-------------------------------------   ----- 
End-of-path arrival time (ps)           15533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell136  14283  15533  605957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95   1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell96  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell112  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell127  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell147  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell42  14066  15316  606174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606174p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15316
-------------------------------------   ----- 
End-of-path arrival time (ps)           15316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell55  14066  15316  606174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14897
-------------------------------------   ----- 
End-of-path arrival time (ps)           14897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell43  13647  14897  606593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14897
-------------------------------------   ----- 
End-of-path arrival time (ps)           14897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell51  13647  14897  606593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606609p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14881
-------------------------------------   ----- 
End-of-path arrival time (ps)           14881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell17  13631  14881  606609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606609p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14881
-------------------------------------   ----- 
End-of-path arrival time (ps)           14881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell37  13631  14881  606609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606609p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14881
-------------------------------------   ----- 
End-of-path arrival time (ps)           14881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell40  13631  14881  606609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell23  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell27  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell28  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell62  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14759
-------------------------------------   ----- 
End-of-path arrival time (ps)           14759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell24  13509  14759  606731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14759
-------------------------------------   ----- 
End-of-path arrival time (ps)           14759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell50  13509  14759  606731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14759
-------------------------------------   ----- 
End-of-path arrival time (ps)           14759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell69  13509  14759  606731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606853p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14637
-------------------------------------   ----- 
End-of-path arrival time (ps)           14637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell12  13387  14637  606853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606853p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14637
-------------------------------------   ----- 
End-of-path arrival time (ps)           14637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell34  13387  14637  606853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 606853p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14637
-------------------------------------   ----- 
End-of-path arrival time (ps)           14637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell35  13387  14637  606853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606916p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell100  13324  14574  606916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606916p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell104  13324  14574  606916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell118  13311  14561  606929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell153  13311  14561  606929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell158  13311  14561  606929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell159  13311  14561  606929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14424
-------------------------------------   ----- 
End-of-path arrival time (ps)           14424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell36  13174  14424  607066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14424
-------------------------------------   ----- 
End-of-path arrival time (ps)           14424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell59  13174  14424  607066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14424
-------------------------------------   ----- 
End-of-path arrival time (ps)           14424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell66  13174  14424  607066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14277
-------------------------------------   ----- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94   1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell99  13027  14277  607213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14277
-------------------------------------   ----- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell122  13027  14277  607213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14277
-------------------------------------   ----- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell136  13027  14277  607213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607413p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell26  12827  14077  607413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607413p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell60  12827  14077  607413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607413p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell71  12827  14077  607413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell119  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell128  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell141  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell148  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607637p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell15  12603  13853  607637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607637p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell18  12603  13853  607637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607637p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell48  12603  13853  607637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell102  12596  13846  607644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell120  12596  13846  607644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell132  12596  13846  607644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell154  12596  13846  607644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell15  12502  13752  607738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell18  12502  13752  607738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell48  12502  13752  607738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell24  12459  13709  607781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell50  12459  13709  607781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell69  12459  13709  607781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           13695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell23  12445  13695  607795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           13695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell27  12445  13695  607795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           13695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell28  12445  13695  607795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           13695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell62  12445  13695  607795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell17  12379  13629  607861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell37  12379  13629  607861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13629
-------------------------------------   ----- 
End-of-path arrival time (ps)           13629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell40  12379  13629  607861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13545
-------------------------------------   ----- 
End-of-path arrival time (ps)           13545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell31  12295  13545  607945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13545
-------------------------------------   ----- 
End-of-path arrival time (ps)           13545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell45  12295  13545  607945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13545
-------------------------------------   ----- 
End-of-path arrival time (ps)           13545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell46  12295  13545  607945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13545
-------------------------------------   ----- 
End-of-path arrival time (ps)           13545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell73  12295  13545  607945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608039p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell25  12201  13451  608039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608039p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell30  12201  13451  608039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608039p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell54  12201  13451  608039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608039p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell61  12201  13451  608039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell103  12186  13436  608054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell111  12186  13436  608054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell135  12186  13436  608054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell144  12186  13436  608054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94   1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell96  12119  13369  608121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell112  12119  13369  608121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell127  12119  13369  608121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608121p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell147  12119  13369  608121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608266p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell15  11974  13224  608266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608266p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell18  11974  13224  608266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608266p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13224
-------------------------------------   ----- 
End-of-path arrival time (ps)           13224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell48  11974  13224  608266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell36  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell59  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell66  11945  13195  608295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell12  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell34  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell35  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608326p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell23  11914  13164  608326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608326p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell27  11914  13164  608326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608326p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell28  11914  13164  608326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608326p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell62  11914  13164  608326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell24  11892  13142  608348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell50  11892  13142  608348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell69  11892  13142  608348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell26  11891  13141  608349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell60  11891  13141  608349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608349p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell71  11891  13141  608349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13076
-------------------------------------   ----- 
End-of-path arrival time (ps)           13076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell43  11826  13076  608414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13076
-------------------------------------   ----- 
End-of-path arrival time (ps)           13076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell51  11826  13076  608414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell12  11765  13015  608475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell34  11765  13015  608475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell35  11765  13015  608475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12989
-------------------------------------   ----- 
End-of-path arrival time (ps)           12989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell14  11739  12989  608501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12989
-------------------------------------   ----- 
End-of-path arrival time (ps)           12989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell16  11739  12989  608501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12989
-------------------------------------   ----- 
End-of-path arrival time (ps)           12989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell19  11739  12989  608501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell17  11637  12887  608603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell37  11637  12887  608603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell40  11637  12887  608603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell106  11632  12882  608608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell109  11632  12882  608608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell142  11632  12882  608608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell149  11632  12882  608608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608611p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12879
-------------------------------------   ----- 
End-of-path arrival time (ps)           12879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell43  11629  12879  608611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608611p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12879
-------------------------------------   ----- 
End-of-path arrival time (ps)           12879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell51  11629  12879  608611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell25  11504  12754  608736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell30  11504  12754  608736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell54  11504  12754  608736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell61  11504  12754  608736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell38  11496  12746  608744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell39  11496  12746  608744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell44  11496  12746  608744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell64  11496  12746  608744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell25  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell30  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell54  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell61  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell117  11335  12585  608905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell126  11335  12585  608905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell129  11335  12585  608905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell151  11335  12585  608905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12575
-------------------------------------   ----- 
End-of-path arrival time (ps)           12575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell100  11325  12575  608915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12575
-------------------------------------   ----- 
End-of-path arrival time (ps)           12575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell104  11325  12575  608915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12568
-------------------------------------   ----- 
End-of-path arrival time (ps)           12568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell12  11318  12568  608922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12568
-------------------------------------   ----- 
End-of-path arrival time (ps)           12568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell34  11318  12568  608922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12568
-------------------------------------   ----- 
End-of-path arrival time (ps)           12568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell35  11318  12568  608922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608923p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell118  11317  12567  608923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608923p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell153  11317  12567  608923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608923p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell158  11317  12567  608923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608923p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell159  11317  12567  608923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell23  11313  12563  608927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell27  11313  12563  608927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell28  11313  12563  608927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12563
-------------------------------------   ----- 
End-of-path arrival time (ps)           12563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell62  11313  12563  608927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608958p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell100  11282  12532  608958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608958p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12532
-------------------------------------   ----- 
End-of-path arrival time (ps)           12532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell104  11282  12532  608958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell118  11274  12524  608966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell153  11274  12524  608966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell158  11274  12524  608966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell159  11274  12524  608966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 609046p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  609046  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell161   2804   4014  609046  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell161   3350   7364  609046  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     4529  11894  609046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell102  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell120  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell132  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609060p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell154  11180  12430  609060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell119  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell128  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell141  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609073p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell148  11167  12417  609073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell26  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell60  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609082p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell71  11158  12408  609082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609099p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12391
-------------------------------------   ----- 
End-of-path arrival time (ps)           12391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell42  11141  12391  609099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609099p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12391
-------------------------------------   ----- 
End-of-path arrival time (ps)           12391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell55  11141  12391  609099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell38  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell39  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell44  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell64  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12273
-------------------------------------   ----- 
End-of-path arrival time (ps)           12273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell36  11023  12273  609217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12273
-------------------------------------   ----- 
End-of-path arrival time (ps)           12273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell59  11023  12273  609217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12273
-------------------------------------   ----- 
End-of-path arrival time (ps)           12273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell66  11023  12273  609217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell72  10955  12205  609285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell14  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell16  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell19  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12105
-------------------------------------   ----- 
End-of-path arrival time (ps)           12105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell68  10855  12105  609385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12105
-------------------------------------   ----- 
End-of-path arrival time (ps)           12105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell70  10855  12105  609385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell107  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell115  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell116  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell156  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell118  10621  11871  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell118        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell153  10621  11871  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell153        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell158  10621  11871  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell158        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11871
-------------------------------------   ----- 
End-of-path arrival time (ps)           11871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell159  10621  11871  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell159        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell26  10617  11867  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell60  10617  11867  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell71  10617  11867  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609705p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11785
-------------------------------------   ----- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell14  10535  11785  609705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609705p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11785
-------------------------------------   ----- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell16  10535  11785  609705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609705p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11785
-------------------------------------   ----- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell19  10535  11785  609705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11777
-------------------------------------   ----- 
End-of-path arrival time (ps)           11777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell31  10527  11777  609713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11777
-------------------------------------   ----- 
End-of-path arrival time (ps)           11777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell45  10527  11777  609713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11777
-------------------------------------   ----- 
End-of-path arrival time (ps)           11777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell46  10527  11777  609713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11777
-------------------------------------   ----- 
End-of-path arrival time (ps)           11777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell73  10527  11777  609713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609737p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell17  10503  11753  609737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609737p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell37  10503  11753  609737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609737p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell40  10503  11753  609737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell43  10490  11740  609750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell51  10490  11740  609750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609802p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell72  10438  11688  609802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95   1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell97  10434  11684  609806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell121  10434  11684  609806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell152  10434  11684  609806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609808p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell105  10432  11682  609808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609808p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell108  10432  11682  609808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609808p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell131  10432  11682  609808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609856p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell31  10384  11634  609856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609856p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell45  10384  11634  609856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609856p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell46  10384  11634  609856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609856p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell73  10384  11634  609856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609867p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90   1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell97  10373  11623  609867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609867p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell121  10373  11623  609867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609867p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell152  10373  11623  609867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609905p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell38  10335  11585  609905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609905p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell39  10335  11585  609905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609905p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell44  10335  11585  609905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609905p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11585
-------------------------------------   ----- 
End-of-path arrival time (ps)           11585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell64  10335  11585  609905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell22  10303  11553  609937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell52  10303  11553  609937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell57  10303  11553  609937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609978p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90   1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell96  10262  11512  609978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609978p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell112  10262  11512  609978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609978p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell127  10262  11512  609978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609978p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell147  10262  11512  609978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell124  10250  11500  609990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell146  10250  11500  609990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell157  10250  11500  609990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell119  10168  11418  610072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell128  10168  11418  610072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell141  10168  11418  610072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell148  10168  11418  610072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610085p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell102  10155  11405  610085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610085p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell120  10155  11405  610085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610085p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell132  10155  11405  610085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610085p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell154  10155  11405  610085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell125  10089  11339  610151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell134  10089  11339  610151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell138  10089  11339  610151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell100  10079  11329  610161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell100        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell104  10079  11329  610161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell104        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell24  10030  11280  610210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell50  10030  11280  610210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell69  10030  11280  610210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11258
-------------------------------------   ----- 
End-of-path arrival time (ps)           11258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell102  10008  11258  610232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11258
-------------------------------------   ----- 
End-of-path arrival time (ps)           11258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell120  10008  11258  610232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11258
-------------------------------------   ----- 
End-of-path arrival time (ps)           11258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell132  10008  11258  610232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11258
-------------------------------------   ----- 
End-of-path arrival time (ps)           11258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell154  10008  11258  610232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell12   9970  11220  610270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell34   9970  11220  610270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610270p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell35   9970  11220  610270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11216
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell23   9966  11216  610274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11216
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell27   9966  11216  610274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11216
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell28   9966  11216  610274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11216
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell62   9966  11216  610274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell20   9963  11213  610277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell32   9963  11213  610277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell49   9963  11213  610277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell24   9937  11187  610303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell50   9937  11187  610303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell69   9937  11187  610303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610307p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610307  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell77    3761   4971  610307  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell77    3350   8321  610307  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2312  10633  610307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610308p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell26   9932  11182  610308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610308p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell60   9932  11182  610308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610308p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell71   9932  11182  610308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610325p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell20   9915  11165  610325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610325p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell32   9915  11165  610325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610325p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell49   9915  11165  610325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell33   9913  11163  610327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell56   9913  11163  610327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell67   9913  11163  610327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell107   9848  11098  610392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell115   9848  11098  610392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell116   9848  11098  610392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell156   9848  11098  610392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell72   9792  11042  610448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11014
-------------------------------------   ----- 
End-of-path arrival time (ps)           11014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell31   9764  11014  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11014
-------------------------------------   ----- 
End-of-path arrival time (ps)           11014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell45   9764  11014  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11014
-------------------------------------   ----- 
End-of-path arrival time (ps)           11014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell46   9764  11014  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11014
-------------------------------------   ----- 
End-of-path arrival time (ps)           11014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell73   9764  11014  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell14   9748  10998  610492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell16   9748  10998  610492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell19   9748  10998  610492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91   1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell98   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell113   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell123   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell105   9475  10725  610765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell108   9475  10725  610765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610765p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell131   9475  10725  610765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell117   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell126   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell129   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell151   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell119   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell128   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell141   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell148   9454  10704  610786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell33   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell56   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10656
-------------------------------------   ----- 
End-of-path arrival time (ps)           10656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell67   9406  10656  610834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell14   9404  10654  610836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell16   9404  10654  610836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell19   9404  10654  610836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610846p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10644
-------------------------------------   ----- 
End-of-path arrival time (ps)           10644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell42   9394  10644  610846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610846p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10644
-------------------------------------   ----- 
End-of-path arrival time (ps)           10644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell55   9394  10644  610846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell31   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell45   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell46   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell73   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90   1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell99   9348  10598  610892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell122   9348  10598  610892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell136   9348  10598  610892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell114   9294  10544  610946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell140   9294  10544  610946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell150   9294  10544  610946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell155   9294  10544  610946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell47   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell58   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell65   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell75   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10503
-------------------------------------   ----- 
End-of-path arrival time (ps)           10503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell105   9253  10503  610987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10503
-------------------------------------   ----- 
End-of-path arrival time (ps)           10503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell108   9253  10503  610987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10503
-------------------------------------   ----- 
End-of-path arrival time (ps)           10503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell131   9253  10503  610987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell133   9219  10469  611021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell139   9219  10469  611021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell143   9219  10469  611021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell145   9219  10469  611021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell33   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell56   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell67   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10460
-------------------------------------   ----- 
End-of-path arrival time (ps)           10460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell20   9210  10460  611030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10460
-------------------------------------   ----- 
End-of-path arrival time (ps)           10460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell32   9210  10460  611030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10460
-------------------------------------   ----- 
End-of-path arrival time (ps)           10460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell49   9210  10460  611030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell68   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell70   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell68   9184  10434  611056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611056p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell70   9184  10434  611056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell22   9183  10433  611057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell52   9183  10433  611057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell57   9183  10433  611057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell21   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell29   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell53   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell22   8968  10218  611272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell52   8968  10218  611272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell57   8968  10218  611272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611335p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell26   8905  10155  611335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611335p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell60   8905  10155  611335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611335p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell71   8905  10155  611335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell24   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell50   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell69   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell119   8793  10043  611447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell128   8793  10043  611447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell141   8793  10043  611447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell148   8793  10043  611447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell102   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell120   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell132   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell154   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell17   8765  10015  611475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell37   8765  10015  611475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell40   8765  10015  611475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell23   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell27   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell28   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell62   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell43   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell51   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell12   8748   9998  611492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell34   8748   9998  611492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell35   8748   9998  611492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611514p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell117   8726   9976  611514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611514p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell126   8726   9976  611514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611514p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell129   8726   9976  611514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611514p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell151   8726   9976  611514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell13   8698   9948  611542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell41   8698   9948  611542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell63   8698   9948  611542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611542p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell74   8698   9948  611542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell101   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell110   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell137   8639   9889  611601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell102   8452   9702  611788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell102        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell120   8452   9702  611788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell120        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell132   8452   9702  611788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell132        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell154   8452   9702  611788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell154        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell119   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell119        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell128   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell128        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell141   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell141        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9683
-------------------------------------   ---- 
End-of-path arrival time (ps)           9683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell148   8433   9683  611807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell148        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94   1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell97   8348   9598  611892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell121   8348   9598  611892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell152   8348   9598  611892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell107   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell115   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell116   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell156   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92   1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell96   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell96         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell112   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell112        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell127   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell127        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell147   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell147        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611934p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell21   8306   9556  611934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611934p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell29   8306   9556  611934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611934p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell53   8306   9556  611934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611941p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell130   8299   9549  611941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell101   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell110   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell137   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell47   8223   9473  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell58   8223   9473  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell65   8223   9473  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell75   8223   9473  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93   1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell98   8210   9460  612030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell113   8210   9460  612030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612030p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell123   8210   9460  612030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell114   8199   9449  612041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell140   8199   9449  612041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell150   8199   9449  612041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell155   8199   9449  612041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612145p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9345
-------------------------------------   ---- 
End-of-path arrival time (ps)           9345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell21   8095   9345  612145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612145p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9345
-------------------------------------   ---- 
End-of-path arrival time (ps)           9345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell29   8095   9345  612145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612145p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9345
-------------------------------------   ---- 
End-of-path arrival time (ps)           9345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell53   8095   9345  612145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell47   7918   9168  612322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell58   7918   9168  612322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell65   7918   9168  612322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell75   7918   9168  612322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell103   7894   9144  612346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell111   7894   9144  612346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell135   7894   9144  612346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell144   7894   9144  612346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell13   7775   9025  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell41   7775   9025  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell63   7775   9025  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612465p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell74   7775   9025  612465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell106   7754   9004  612486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell109   7754   9004  612486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell142   7754   9004  612486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell149   7754   9004  612486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell103   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell111   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell135   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612499p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell144   7741   8991  612499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell130   7674   8924  612566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell43   7647   8897  612593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell51   7647   8897  612593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell17   7617   8867  612623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell37   7617   8867  612623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell40   7617   8867  612623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell125   7581   8831  612659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell134   7581   8831  612659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell138   7581   8831  612659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612682p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell36   7558   8808  612682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612682p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell59   7558   8808  612682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612682p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell66   7558   8808  612682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell25   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell30   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell54   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell61   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell15   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell18   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell48   7550   8800  612690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell117   7517   8767  612723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell126   7517   8767  612723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell129   7517   8767  612723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8767
-------------------------------------   ---- 
End-of-path arrival time (ps)           8767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell151   7517   8767  612723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell21   7435   8685  612805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell29   7435   8685  612805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell53   7435   8685  612805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612839p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92   1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell99   7401   8651  612839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell99         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612839p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell122   7401   8651  612839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell122        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612839p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell136   7401   8651  612839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell136        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell125   7367   8617  612873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell134   7367   8617  612873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell138   7367   8617  612873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95   1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell98   7278   8528  612962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell113   7278   8528  612962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell123   7278   8528  612962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell133   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell139   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell143   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell145   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell106   7220   8470  613020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell109   7220   8470  613020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell142   7220   8470  613020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell149   7220   8470  613020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 613087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  597358  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell93   6463   8403  613087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613106p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell13   7134   8384  613106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613106p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell41   7134   8384  613106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613106p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell63   7134   8384  613106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613106p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell74   7134   8384  613106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613235p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell21   7005   8255  613235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613235p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell29   7005   8255  613235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613235p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell53   7005   8255  613235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell105   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell108   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613275p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell131   6965   8215  613275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell21   6826   8076  613414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell29   6826   8076  613414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell53   6826   8076  613414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610307  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     5010   6220  613420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell47   6762   8012  613478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell58   6762   8012  613478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell65   6762   8012  613478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell75   6762   8012  613478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell13   6741   7991  613499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell41   6741   7991  613499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell63   6741   7991  613499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell74   6741   7991  613499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92   1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell97   6585   7835  613655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell121   6585   7835  613655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell152   6585   7835  613655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell42   6583   7833  613657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell55   6583   7833  613657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell107   6544   7794  613696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell115   6544   7794  613696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell116   6544   7794  613696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell156   6544   7794  613696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell114   6526   7776  613714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell140   6526   7776  613714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell150   6526   7776  613714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell155   6526   7776  613714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell124   6493   7743  613747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell146   6493   7743  613747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell157   6493   7743  613747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell15   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell18   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell48   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell125   6289   7539  613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell134   6289   7539  613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell138   6289   7539  613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell133   6072   7322  614168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell139   6072   7322  614168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell143   6072   7322  614168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell145   6072   7322  614168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell38   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell39   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell44   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell64   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  590862  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell72   5873   7123  614367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell106   5821   7071  614419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell109   5821   7071  614419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell142   5821   7071  614419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell149   5821   7071  614419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell103   5812   7062  614428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell111   5812   7062  614428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell135   5812   7062  614428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell144   5812   7062  614428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell36   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell59   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell66   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614732p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  609046  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3698   4908  614732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell25   5333   6583  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell30   5333   6583  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell54   5333   6583  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell61   5333   6583  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell25   5081   6331  615159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell30   5081   6331  615159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell54   5081   6331  615159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell61   5081   6331  615159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell13   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell41   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell63   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell74   5046   6296  615194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94   1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell98   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell113   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell123   5015   6265  615225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell114   4997   6247  615243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell140   4997   6247  615243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell150   4997   6247  615243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell155   4997   6247  615243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell114   4982   6232  615258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell140   4982   6232  615258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell150   4982   6232  615258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell155   4982   6232  615258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 615262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610307  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell79    5018   6228  615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:soc_out\/main_2
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 615262p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  610307  RISE       1
\APPS_ADC:soc_out\/main_2              macrocell80    5018   6228  615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell124   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell146   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell157   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell133   4962   6212  615278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell139   4962   6212  615278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell143   4962   6212  615278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell145   4962   6212  615278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615279p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell124   4961   6211  615279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615279p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell146   4961   6211  615279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615279p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell157   4961   6211  615279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell130   4875   6125  615365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615393p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  597901  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell91   4157   6097  615393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell36   4846   6096  615394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell59   4846   6096  615394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615394p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell66   4846   6096  615394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell15   4835   6085  615405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell18   4835   6085  615405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell48   4835   6085  615405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell106   4831   6081  615409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell109   4831   6081  615409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell142   4831   6081  615409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell149   4831   6081  615409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  595533  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell9    4131   6071  615419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell103   4819   6069  615421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell111   4819   6069  615421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell135   4819   6069  615421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell144   4819   6069  615421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  595688  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    3972   5912  615578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell47   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell58   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell65   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell75   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 615609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598228  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell90   3941   5881  615609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell124   4539   5789  615701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell146   4539   5789  615701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell93    1250   1250  591709  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell157   4539   5789  615701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell101   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell110   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell137   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615730p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell130   4510   5760  615730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 615740p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  595854  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell6    3810   5750  615740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell20   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell32   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell49   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  597564  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell95   3746   5686  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615810p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell33   4430   5680  615810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615810p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell56   4430   5680  615810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615810p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell67   4430   5680  615810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell47   4371   5621  615869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell58   4371   5621  615869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell65   4371   5621  615869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell75   4371   5621  615869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell103   4352   5602  615888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell103        0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell111   4352   5602  615888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell111        0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell135   4352   5602  615888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell135        0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell144   4352   5602  615888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell144        0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell13   4347   5597  615893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell41   4347   5597  615893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell63   4347   5597  615893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell74   4347   5597  615893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell106   4332   5582  615908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell106        0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell109   4332   5582  615908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell109        0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell142   4332   5582  615908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell142        0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell149   4332   5582  615908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell149        0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  597902  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell94   3564   5504  615986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  597910  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell92   3526   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell72   4142   5392  616098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell125   4033   5283  616207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell134   4033   5283  616207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell138   4033   5283  616207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616284p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  595547  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell7    3266   5206  616284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  595539  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell11   3255   5195  616295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell101   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell110   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell95    1250   1250  594687  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell137   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92   1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell98   3888   5138  616352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell113   3888   5138  616352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell123   3888   5138  616352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616374p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell22   3866   5116  616374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616374p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell52   3866   5116  616374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616374p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell57   3866   5116  616374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell68   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  592572  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell70   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell133   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell139   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell143   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell145   3864   5114  616376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell42   3748   4998  616492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell55   3748   4998  616492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell38   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell39   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell44   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  591716  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell64   3745   4995  616495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \TPS_ADC:soc_out\/main_5
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 616499p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell     2050   2050  616499  RISE       1
\TPS_ADC:soc_out\/main_5              macrocell164   2941   4991  616499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616507p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_102/q                            macrocell1    1250   1250  616507  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6743   7993  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell125   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell125        0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell134   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell134        0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell138   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell138        0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell42   3723   4973  616517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616517p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell55   3723   4973  616517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616519p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell72   3721   4971  616519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  595192  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   2931   4871  616619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell38   3583   4833  616657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell39   3583   4833  616657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell44   3583   4833  616657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  592078  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell64   3583   4833  616657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell33   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell56   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell67   3567   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell22   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell52   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616676p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell57   3564   4814  616676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell114   3558   4808  616682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell114        0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell140   3558   4808  616682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell140        0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell150   3558   4808  616682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell150        0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell155   3558   4808  616682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell155        0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90   1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell98   3548   4798  616692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell98         0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell113   3548   4798  616692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell113        0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell123   3548   4798  616692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell123        0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q                macrocell80   1250   1250  616719  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell79   3521   4771  616719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:soc_out\/main_0
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 616719p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q       macrocell80   1250   1250  616719  RISE       1
\APPS_ADC:soc_out\/main_0  macrocell80   3521   4771  616719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell20   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell32   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616792p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell49   3448   4698  616792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell133   3438   4688  616802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell133        0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell139   3438   4688  616802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell139        0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell143   3438   4688  616802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell143        0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell145   3438   4688  616802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell145        0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell68   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  593193  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell70   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616819p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell124   3421   4671  616819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell124        0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616819p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell146   3421   4671  616819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell146        0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616819p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell90    1250   1250  594224  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell157   3421   4671  616819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell157        0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell33   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell56   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell67   3400   4650  616840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell20   3397   4647  616843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell32   3397   4647  616843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell49   3397   4647  616843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell68   3396   4646  616844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616844p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell70   3396   4646  616844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell107   3273   4523  616967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell107        0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell115   3273   4523  616967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell115        0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell116   3273   4523  616967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell116        0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell156   3273   4523  616967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell156        0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616975p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell117   3265   4515  616975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell117        0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616975p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell126   3265   4515  616975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell126        0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616975p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell129   3265   4515  616975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell129        0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616975p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell151   3265   4515  616975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell151        0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell105   3263   4513  616977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell105        0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell108   3263   4513  616977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell108        0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell131   3263   4513  616977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell131        0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \APPS_ADC:soc_out\/main_5
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617093p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  617093  RISE       1
\APPS_ADC:soc_out\/main_5              macrocell80   2347   4397  617093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell22   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell52   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  593043  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell57   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91   1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell97   3001   4251  617239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell97         0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell121   3001   4251  617239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell121        0      0  RISE       1



++++ Path 935 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell91    1250   1250  594449  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell152   3001   4251  617239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell152        0      0  RISE       1



++++ Path 936 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \APPS_ADC:soc_out\/main_3
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617388  RISE       1
\APPS_ADC:soc_out\/main_3              macrocell80    2892   4102  617388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 937 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617431p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell130   2809   4059  617431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 938 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617434p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell101   2806   4056  617434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 939 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617434p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell110   2806   4056  617434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 940 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617434p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell92    1250   1250  596669  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell137   2806   4056  617434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 941 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617471p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell3   1210   1210  609046  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell163   2809   4019  617471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1



++++ Path 942 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:soc_out\/main_2
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617471p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell3   1210   1210  609046  RISE       1
\TPS_ADC:soc_out\/main_2              macrocell164   2809   4019  617471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1



++++ Path 943 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell130   2584   3834  617656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell130        0      0  RISE       1



++++ Path 944 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell101   2581   3831  617659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell101        0      0  RISE       1



++++ Path 945 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell110   2581   3831  617659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell110        0      0  RISE       1



++++ Path 946 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell94    1250   1250  596946  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell137   2581   3831  617659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell137        0      0  RISE       1



++++ Path 947 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 617932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell162        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell162   1250   1250  617932  RISE       1
Net_4/main_1                  macrocell3     2308   3558  617932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 948 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_102/main_1
Capture Clock  : Net_102/clock_0
Path slack     : 617933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell78   1250   1250  617933  RISE       1
Net_102/main_1                 macrocell1    2307   3557  617933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 949 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q       macrocell79   1250   1250  617939  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell79   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 950 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:soc_out\/main_4
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q  macrocell79   1250   1250  617939  RISE       1
\APPS_ADC:soc_out\/main_4      macrocell80   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 951 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q       macrocell163   1250   1250  617942  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell163   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1



++++ Path 952 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:soc_out\/main_4
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q  macrocell163   1250   1250  617942  RISE       1
\TPS_ADC:soc_out\/main_4      macrocell164   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1



++++ Path 953 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q                macrocell164   1250   1250  617947  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell163   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1



++++ Path 954 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:soc_out\/main_0
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q       macrocell164   1250   1250  617947  RISE       1
\TPS_ADC:soc_out\/main_0  macrocell164   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1



++++ Path 955 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \TPS_ADC:soc_out\/main_3
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell3   1210   1210  617968  RISE       1
\TPS_ADC:soc_out\/main_3              macrocell164   2312   3522  617968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1



++++ Path 956 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618468p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                             macrocell3    1250   1250  618468  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell2   4782   6032  618468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 957 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  618474  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3216   4426  618474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 958 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  618474  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell2    3156   4366  618534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 959 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_102/clk_en
Capture Clock  : Net_102/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618765  RISE       1
Net_102/clk_en                         macrocell1     2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 960 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618765  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 961 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618765  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell78    2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 962 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618765  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell79    2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 963 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:soc_out\/clk_en
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618765  RISE       1
\APPS_ADC:soc_out\/clk_en              macrocell80    2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell80         0      0  RISE       1



++++ Path 964 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618765  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2901   4111  618789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 965 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4/clk_en
Capture Clock  : Net_4/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  618474  RISE       1
Net_4/clk_en                          macrocell3     2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell3          0      0  RISE       1



++++ Path 966 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  618474  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell162   2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell162        0      0  RISE       1



++++ Path 967 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  618474  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell163   2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell163        0      0  RISE       1



++++ Path 968 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:soc_out\/clk_en
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  618474  RISE       1
\TPS_ADC:soc_out\/clk_en              macrocell164   2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell164        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

