<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="" id="DSS_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="HW_REG0" description="" id="HW_REG0" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved for R&amp;D" end="0" id="hwreg0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_REG1" description="" id="HW_REG1" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved for R&amp;D" end="0" id="hwreg1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PREVIOUS_NAME" description="" id="PREVIOUS_NAME" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved for R&amp;D" end="0" id="hwreg2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_REG3" description="" id="HW_REG3" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved for R&amp;D" end="0" id="hwreg3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_SW_INT" description="" id="DSS_SW_INT" offset="0x14" width="32">
    
  <bitfield begin="3" description="DSS SW Interrupt Write 1 : Generate an interrupt on DSS_SW_INT0" end="0" id="dss_swint" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_ERRAGG_MASK" description="" id="DSS_TPCC_A_ERRAGG_MASK" offset="0x18" width="32">
    
  <bitfield begin="26" description="Mask Interrupt from DSS_TPTC_A1 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Mask Interrupt from DSS_TPTC_A0 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Mask Interrupt from DSS_TPTC_A1 to aggregated Interrupt DSS_TPTC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Mask Interrupt from DSS_TPTC_A0 to aggregated Interrupt DSS_TPTC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Interrupt from DSS_TPTC_A1 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Interrupt from DSS_TPTC_A0 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_ERRAGG_STATUS" description="" id="DSS_TPCC_A_ERRAGG_STATUS" offset="0x1C" width="32">
    
  <bitfield begin="26" description="Status of Interrupt from DSS_TPTC_A1.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Status of Interrupt from DSS_TPTC_A0.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Status of Interrupt from DSS_TPTC_A1.  Set only if Interupt is unmasked in DSS_TPTC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Status of Interrupt from DSS_TPTC_A0.  Set only if Interupt is unmasked in DSS_TPTC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Interrupt from DSS_TPTC_A1.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Interrupt from DSS_TPTC_A0.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_ERRAGG_STATUS_RAW" description="" id="DSS_TPCC_A_ERRAGG_STATUS_RAW" offset="0x20" width="32">
    
  <bitfield begin="26" description="Raw Status of Interrupt from DSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="26" id="tptc_a1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Raw Status of Interrupt from DSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Raw Status of Interrupt from DSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPTC_A_INTAGG_MASK" end="18" id="tptc_a1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Raw Status of Interrupt from DSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPTC_A_INTAGG_MASK" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Interrupt from DSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="3" id="tptc_a1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Interrupt from DSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_INTAGG_MASK" description="" id="DSS_TPCC_A_INTAGG_MASK" offset="0x24" width="32">
    
  <bitfield begin="17" description="Mask Interrupt from DSS_TPTC_A1 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Interrupt from DSS_TPTC_A0 to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Interrupt from DSS_TPCC_A to aggregated Interrupt DSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_INTAGG_STATUS" description="" id="DSS_TPCC_A_INTAGG_STATUS" offset="0x28" width="32">
    
  <bitfield begin="17" description="Status of Interrupt from DSS_TPTC_A1.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Interrupt from DSS_TPTC_A0.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Interrupt from DSS_TPCC_A.  Set only if Interupt is unmasked in DSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_INTAGG_STATUS_RAW" description="" id="DSS_TPCC_A_INTAGG_STATUS_RAW" offset="0x2C" width="32">
    
  <bitfield begin="17" description="Raw Status of Interrupt from DSS_TPTC_A1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="17" id="tptc_a1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Interrupt from DSS_TPTC_A0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Interrupt from DSS_TPCC_A.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_A_INTAGG_MASK" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_ERRAGG_MASK" description="" id="DSS_TPCC_B_ERRAGG_MASK" offset="0x30" width="32">
    
  <bitfield begin="26" description="Mask Error from DSS_TPTC_B1 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="26" id="tptc_b1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Mask Error from DSS_TPTC_B0 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="25" id="tptc_b0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Mask Error from DSS_TPCC_B to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="24" id="tpcc_b_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Mask Error from DSS_TPTC_B1 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="18" id="tptc_b1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Mask Error from DSS_TPTC_B0 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="17" id="tptc_b0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Error from DSS_TPCC_B to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="16" id="tpcc_b_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Error from DSS_TPCC_B to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="8" id="tpcc_b_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Error from DSS_TPTC_B1 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="3" id="tptc_b1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Error from DSS_TPTC_B0 to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="2" id="tptc_b0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Error from DSS_TPCC_B to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="1" id="tpcc_b_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Error from DSS_TPCC_B to aggregated Error DSS_TPCC_B_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="0" id="tpcc_b_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_ERRAGG_STATUS" description="" id="DSS_TPCC_B_ERRAGG_STATUS" offset="0x34" width="32">
    
  <bitfield begin="26" description="Status of Error from DSS_TPTC_B1.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="26" id="tptc_b1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Status of Error from DSS_TPTC_B0.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="25" id="tptc_b0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Status of Error from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="24" id="tpcc_b_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Status of Error from DSS_TPTC_B1.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="18" id="tptc_b1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Status of Error from DSS_TPTC_B0.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="17" id="tptc_b0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Error from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="16" id="tpcc_b_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Error from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="8" id="tpcc_b_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Error from DSS_TPCC_B1.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="3" id="tptc_b1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Error from DSS_TPTC_B0.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="2" id="tptc_b0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Error from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="1" id="tpcc_b_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Error from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_ERRAGG_MASK Wrie 0x1 to clear this Error." end="0" id="tpcc_b_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_ERRAGG_STATUS_RAW" description="" id="DSS_TPCC_B_ERRAGG_STATUS_RAW" offset="0x38" width="32">
    
  <bitfield begin="26" description="Raw Status of Error from DSS_TPTC_B1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="26" id="tptc_b1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Raw Status of Error from DSS_TPTC_B0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="25" id="tptc_b0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Raw Status of Error from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="24" id="tpcc_b_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Raw Status of Error from DSS_TPTC_B1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="18" id="tptc_b1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Raw Status of Error from DSS_TPTC_B0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="17" id="tptc_b0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Error from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="16" id="tpcc_b_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Error from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="8" id="tpcc_b_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Error from DSS_TPCC_B1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="3" id="tptc_b1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Error from DSS_TPTC_B0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="2" id="tptc_b0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Error from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="1" id="tpcc_b_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Error from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_ERRAGG_MASK" end="0" id="tpcc_b_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_INTAGG_MASK" description="" id="DSS_TPCC_B_INTAGG_MASK" offset="0x3C" width="32">
    
  <bitfield begin="17" description="Mask Interrupt from DSS_TPTC_B1 to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="17" id="tptc_b1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Interrupt from DSS_TPTC_B0 to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tptc_b0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="8" id="tpcc_b_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="7" id="tpcc_b_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="6" id="tpcc_b_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="5" id="tpcc_b_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="4" id="tpcc_b_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="3" id="tpcc_b_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="2" id="tpcc_b_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="1" id="tpcc_b_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Interrupt from DSS_TPCC_B to aggregated Interrupt DSS_TPCC_B_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="0" id="tpcc_b_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_INTAGG_STATUS" description="" id="DSS_TPCC_B_INTAGG_STATUS" offset="0x40" width="32">
    
  <bitfield begin="17" description="Status of Interrupt from DSS_TPTC_B1.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="17" id="tptc_b1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Interrupt from DSS_TPTC_B0.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tptc_b0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="8" id="tpcc_b_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="7" id="tpcc_b_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="6" id="tpcc_b_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="5" id="tpcc_b_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="4" id="tpcc_b_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="3" id="tpcc_b_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="2" id="tpcc_b_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="1" id="tpcc_b_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Interrupt from DSS_TPCC_B.  Set only if Interupt is unmasked in DSS_TPCC_B_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="0" id="tpcc_b_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_INTAGG_STATUS_RAW" description="" id="DSS_TPCC_B_INTAGG_STATUS_RAW" offset="0x44" width="32">
    
  <bitfield begin="17" description="Raw Status of Interrupt from DSS_TPTC_B1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="17" id="tptc_b1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Interrupt from DSS_TPTC_B0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="16" id="tptc_b0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="8" id="tpcc_b_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="7" id="tpcc_b_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="6" id="tpcc_b_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="5" id="tpcc_b_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="4" id="tpcc_b_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="3" id="tpcc_b_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="2" id="tpcc_b_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="1" id="tpcc_b_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Interrupt from DSS_TPCC_B.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_B_INTAGG_MASK" end="0" id="tpcc_b_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_ERRAGG_MASK" description="" id="DSS_TPCC_C_ERRAGG_MASK" offset="0x48" width="32">
    
  <bitfield begin="30" description="Mask Error from DSS_TPTC_C5 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="30" id="tptc_c5_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Mask Error from DSS_TPTC_C4 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="29" id="tptc_c4_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Mask Error from DSS_TPTC_C3 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="28" id="tptc_c3_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Mask Error from DSS_TPTC_C2 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="27" id="tptc_c2_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Mask Error from DSS_TPTC_C1 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="26" id="tptc_c1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Mask Error from DSS_TPTC_C0 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="25" id="tptc_c0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Mask Error from DSS_TPCC_C to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="24" id="tpcc_c_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Mask Error from DSS_TPTC_C5 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="22" id="tptc_c5_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Mask Error from DSS_TPTC_C4 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="21" id="tptc_c4_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Mask Error from DSS_TPTC_C3 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="20" id="tptc_c3_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Mask Error from DSS_TPTC_C2 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="19" id="tptc_c2_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Mask Error from DSS_TPTC_C1 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="18" id="tptc_c1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Mask Error from DSS_TPTC_C0 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="17" id="tptc_c0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Error from DSS_TPCC_C to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="16" id="tpcc_c_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Error from DSS_TPCC_C to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="8" id="tpcc_c_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask Error from DSS_TPTC_C5 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="7" id="tptc_c5_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask Error from DSS_TPTC_C4 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="6" id="tptc_c4_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask Error from DSS_TPTC_C3 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="5" id="tptc_c3_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask Error from DSS_TPTC_C2 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="4" id="tptc_c2_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Error from DSS_TPTC_C1 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="3" id="tptc_c1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Error from DSS_TPTC_C0 to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="2" id="tptc_c0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Error from DSS_TPCC_C to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="1" id="tpcc_c_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Error from DSS_TPCC_C to aggregated Error DSS_TPCC_C_ERRAGG 1 : Error is Masked 0 : Error is Unmasked" end="0" id="tpcc_c_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_ERRAGG_STATUS" description="" id="DSS_TPCC_C_ERRAGG_STATUS" offset="0x4C" width="32">
    
  <bitfield begin="30" description="Status of Error from DSS_TPTC_C5.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="30" id="tptc_c5_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Status of Error from DSS_TPTC_C4.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="29" id="tptc_c4_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Status of Error from DSS_TPTC_C3.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="28" id="tptc_c3_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Status of Error from DSS_TPTC_C2.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="27" id="tptc_c2_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Status of Error from DSS_TPTC_C1.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="26" id="tptc_c1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Status of Error from DSS_TPTC_C0.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="25" id="tptc_c0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Status of Error from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="24" id="tpcc_c_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Status of Error from DSS_TPTC_C5.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="22" id="tptc_c5_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Status of Error from DSS_TPTC_C4.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="21" id="tptc_c4_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Status of Error from DSS_TPTC_C3.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="20" id="tptc_c3_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Status of Error from DSS_TPTC_C2.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="19" id="tptc_c2_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Status of Error from DSS_TPTC_C1.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="18" id="tptc_c1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Status of Error from DSS_TPTC_C0.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="17" id="tptc_c0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Error from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="16" id="tpcc_c_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Error from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="8" id="tpcc_c_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of Error from DSS_TPTC_C5.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="7" id="tptc_c5_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of Error from DSS_TPTC_C4.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="6" id="tptc_c4_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of Error from DSS_TPTC_C3.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="5" id="tptc_c3_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of Error from DSS_TPTC_C2.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="4" id="tptc_c2_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Error from DSS_TPTC_C1.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="3" id="tptc_c1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Error from DSS_TPTC_C0.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="2" id="tptc_c0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Error from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="1" id="tpcc_c_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Error from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_ERRAGG_MASK Wrie 0x1 to clear this Error." end="0" id="tpcc_c_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_ERRAGG_STATUS_RAW" description="" id="DSS_TPCC_C_ERRAGG_STATUS_RAW" offset="0x50" width="32">
    
  <bitfield begin="30" description="Raw Status of Error from DSS_TPTC_C5.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="30" id="tptc_c5_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Raw Status of Error from DSS_TPTC_C4.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="29" id="tptc_c4_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Raw Status of Error from DSS_TPTC_C3.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="28" id="tptc_c3_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Raw Status of Error from DSS_TPTC_C2.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="27" id="tptc_c2_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Raw Status of Error from DSS_TPTC_C1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="26" id="tptc_c1_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Raw Status of Error from DSS_TPTC_C0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="25" id="tptc_c0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Raw Status of Error from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="24" id="tpcc_c_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Raw Status of Error from DSS_TPTC_C5.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="22" id="tptc_c5_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Raw Status of Error from DSS_TPTC_C4.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="21" id="tptc_c4_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Raw Status of Error from DSS_TPTC_C3.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="20" id="tptc_c3_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Raw Status of Error from DSS_TPTC_C2.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="19" id="tptc_c2_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Raw Status of Error from DSS_TPTC_C1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="18" id="tptc_c1_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Raw Status of Error from DSS_TPTC_C0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="17" id="tptc_c0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Error from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="16" id="tpcc_c_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Error from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="8" id="tpcc_c_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of Error from DSS_TPTC_C5.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="7" id="tptc_c5_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of Error from DSS_TPTC_C4.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="6" id="tptc_c4_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of Error from DSS_TPTC_C3.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="5" id="tptc_c3_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of Error from DSS_TPTC_C2.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="4" id="tptc_c2_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Error from DSS_TPTC_C1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="3" id="tptc_c1_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Error from DSS_TPTC_C0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="2" id="tptc_c0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Error from DSS_TPCC_C0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="1" id="tpcc_c_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Error from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_ERRAGG_MASK" end="0" id="tpcc_c_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_INTAGG_MASK" description="" id="DSS_TPCC_C_INTAGG_MASK" offset="0x54" width="32">
    
  <bitfield begin="21" description="Mask Interrupt from DSS_TPTC_C5 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="21" id="tptc_c5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Mask Interrupt from DSS_TPTC_C4 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="20" id="tptc_c4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Mask Interrupt from DSS_TPTC_C3 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="19" id="tptc_c3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Mask Interrupt from DSS_TPTC_C2 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="18" id="tptc_c2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Mask Interrupt from DSS_TPTC_C1 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="17" id="tptc_c1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Mask Interrupt from DSS_TPTC_C0 to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tptc_c0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="8" id="tpcc_c_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="7" id="tpcc_c_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="6" id="tpcc_c_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="5" id="tpcc_c_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="4" id="tpcc_c_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="3" id="tpcc_c_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="2" id="tpcc_c_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="1" id="tpcc_c_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask Interrupt from DSS_TPCC_C to aggregated Interrupt DSS_TPCC_C_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="0" id="tpcc_c_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_INTAGG_STATUS" description="" id="DSS_TPCC_C_INTAGG_STATUS" offset="0x58" width="32">
    
  <bitfield begin="21" description="Status of Interrupt from DSS_TPTC_C5.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="21" id="tptc_c5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Status of Interrupt from DSS_TPTC_C4.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="20" id="tptc_c4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Status of Interrupt from DSS_TPTC_C3.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="19" id="tptc_c3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Status of Interrupt from DSS_TPTC_C2.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="18" id="tptc_c2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Status of Interrupt from DSS_TPTC_C1.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="17" id="tptc_c1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Status of Interrupt from DSS_TPTC_C0.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tptc_c0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="8" id="tpcc_c_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="7" id="tpcc_c_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="6" id="tpcc_c_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="5" id="tpcc_c_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="4" id="tpcc_c_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="3" id="tpcc_c_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="2" id="tpcc_c_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="1" id="tpcc_c_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of Interrupt from DSS_TPCC_C.  Set only if Interupt is unmasked in DSS_TPCC_C_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="0" id="tpcc_c_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_INTAGG_STATUS_RAW" description="" id="DSS_TPCC_C_INTAGG_STATUS_RAW" offset="0x5C" width="32">
    
  <bitfield begin="21" description="Raw Status of Interrupt from DSS_TPTC_C5.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="21" id="tptc_c5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Raw Status of Interrupt from DSS_TPTC_C4.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="20" id="tptc_c4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Raw Status of Interrupt from DSS_TPTC_C3.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="19" id="tptc_c3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Raw Status of Interrupt from DSS_TPTC_C2.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="18" id="tptc_c2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Raw Status of Interrupt from DSS_TPTC_C1.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="17" id="tptc_c1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Raw Status of Interrupt from DSS_TPTC_C0.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="16" id="tptc_c0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="8" id="tpcc_c_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="7" id="tpcc_c_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="6" id="tpcc_c_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="5" id="tpcc_c_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="4" id="tpcc_c_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="3" id="tpcc_c_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="2" id="tpcc_c_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="1" id="tpcc_c_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of Interrupt from DSS_TPCC_C.  Set irrespective if the Interupt is masked or unmasked in DSS_TPCC_C_INTAGG_MASK" end="0" id="tpcc_c_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_MEMINIT_START" description="" id="DSS_TPCC_MEMINIT_START" offset="0x60" width="32">
    
  <bitfield begin="2" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie TPCC_C_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  TPCC_C_MEMINIT_DONE)" end="2" id="tpcc_c_meminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie TPCC_B_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  TPCC_B_MEMINIT_DONE)" end="1" id="tpcc_b_meminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie TPCC_A_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  TPCC_A_MEMINIT_DONE)" end="0" id="tpcc_a_meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_MEMINIT_STATUS" description="" id="DSS_TPCC_MEMINIT_STATUS" offset="0x64" width="32">
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="2" id="tpcc_c_meminit_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="1" id="tpcc_b_meminit_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="0" id="tpcc_a_meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_MEMINIT_DONE" description="" id="DSS_TPCC_MEMINIT_DONE" offset="0x68" width="32">
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="2" id="tpcc_c_meminit_done" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="1" id="tpcc_b_meminit_done" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="0" id="tpcc_a_meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_CTRL" description="" id="DSS_DSP_L2RAM_PARITY_CTRL" offset="0x6C" width="32">
    
  <bitfield begin="15" description="Write to bit N to clear L2 Parity Error line N" end="8" id="err_clear" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Write to bit N to enable L2 Parity N" end="0" id="enable" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB0" description="" id="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB0" offset="0x70" width="32">
    
  <bitfield begin="27" description="Error address 1 for Virtual Bank 0" end="16" id="addr1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="11" description="Error address 0 for Virtual Bank 0" end="0" id="addr0" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB1" description="" id="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB1" offset="0x74" width="32">
    
  <bitfield begin="27" description="Error address 1 for Virtual Bank 1" end="16" id="addr1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="11" description="Error address 0 for Virtual Bank 1" end="0" id="addr0" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB2" description="" id="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB2" offset="0x78" width="32">
    
  <bitfield begin="27" description="Error address 1 for Virtual Bank 2" end="16" id="addr1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="11" description="Error address 0 for Virtual Bank 2" end="0" id="addr0" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB3" description="" id="DSS_DSP_L2RAM_PARITY_ERR_STATUS_VB3" offset="0x7C" width="32">
    
  <bitfield begin="27" description="Error address 1 for Virtual Bank 3" end="16" id="addr1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="11" description="Error address 0 for Virtual Bank 3" end="0" id="addr0" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_MEMINIT_START" description="" id="DSS_DSP_L2RAM_MEMINIT_START" offset="0x80" width="32">
    
  <bitfield begin="7" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="7" id="vb31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="6" id="vb30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="5" id="vb21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="4" id="vb20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="3" id="vb11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="2" id="vb10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="1" id="vb01" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Start Memory intialization of DSP L2 memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="0" id="vb00" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_MEMINIT_STATUS" description="" id="DSS_DSP_L2RAM_MEMINIT_STATUS" offset="0x84" width="32">
    
  <bitfield begin="7" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="7" id="vb31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="6" id="vb30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="5" id="vb21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="4" id="vb20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="3" id="vb11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="2" id="vb10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="1" id="vb01" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 memory is in progress." end="0" id="vb00" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_MEMINIT_DONE" description="" id="DSS_DSP_L2RAM_MEMINIT_DONE" offset="0x88" width="32">
    
  <bitfield begin="7" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="7" id="vb31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="6" id="vb30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="5" id="vb21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="4" id="vb20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="3" id="vb11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="2" id="vb10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="1" id="vb01" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of L2 Memory is complete. Write 0x1 to clear status." end="0" id="vb00" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_MEMINIT_START" description="" id="DSS_DSP_L2RAM_PARITY_MEMINIT_START" offset="0x8C" width="32">
    
  <bitfield begin="7" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="7" id="vb31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="6" id="vb30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="5" id="vb21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="4" id="vb20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="3" id="vb11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="2" id="vb10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="1" id="vb01" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Start Memory intialization of DSP L2 Parity memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie DSS_DSP_L2RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  DSS_DSP_L2RAM_MEMINIT_DONE)" end="0" id="vb00" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_MEMINIT_STATUS" description="" id="DSS_DSP_L2RAM_PARITY_MEMINIT_STATUS" offset="0x90" width="32">
    
  <bitfield begin="7" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="7" id="vb31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="6" id="vb30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="5" id="vb21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="4" id="vb20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="3" id="vb11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="2" id="vb10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="1" id="vb01" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is in progress." end="0" id="vb00" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_L2RAM_PARITY_MEMINIT_DONE" description="" id="DSS_DSP_L2RAM_PARITY_MEMINIT_DONE" offset="0x94" width="32">
    
  <bitfield begin="7" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="7" id="vb31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="6" id="vb30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="5" id="vb21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="4" id="vb20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="3" id="vb11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="2" id="vb10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="1" id="vb01" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of DSP L2 Parity memory is complete. Write 0x1 to clear status." end="0" id="vb00" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3RAM_MEMINIT_START" description="" id="DSS_L3RAM_MEMINIT_START" offset="0x98" width="32">
    
  <bitfield begin="3" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie L3RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  L3RAM_MEMINIT_DONE)" end="3" id="l3ram3_meminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie L3RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  L3RAM_MEMINIT_DONE)" end="2" id="l3ram2_meminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie L3RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  L3RAM_MEMINIT_DONE)" end="1" id="l3ram1_meminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie L3RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  L3RAM_MEMINIT_DONE)" end="0" id="l3ram0_meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3RAM_MEMINIT_STATUS" description="" id="DSS_L3RAM_MEMINIT_STATUS" offset="0x9C" width="32">
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="3" id="l3ram3_meminit_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="2" id="l3ram2_meminit_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="1" id="l3ram1_meminit_status" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="0" id="l3ram0_meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3RAM_MEMINIT_DONE" description="" id="DSS_L3RAM_MEMINIT_DONE" offset="0xA0" width="32">
    
  <bitfield begin="3" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="3" id="l3ram3_meminit_done" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="2" id="l3ram2_meminit_done" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="1" id="l3ram1_meminit_done" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="0" id="l3ram0_meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MAILBOX_MEMINIT_START" description="" id="DSS_MAILBOX_MEMINIT_START" offset="0xB0" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of TPCC A Param memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed. Before starting new initilzation sequence ensure that there is no initilization sequence is in progress (ie L3RAM_MEMINIT_STATUS should be 0x0) and clear any previouls complettion status(ie write 0x1 to clear  L3RAM_MEMINIT_DONE)" end="0" id="meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MAILBOX_MEMINIT_STATUS" description="" id="DSS_MAILBOX_MEMINIT_STATUS" offset="0xB4" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is in progress." end="0" id="meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MAILBOX_MEMINIT_DONE" description="" id="DSS_MAILBOX_MEMINIT_DONE" offset="0xB8" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of TPCC A Param memory is complte. Write 0x1 to clear status. Refer TPCC Memory initialization sequnce in EDMA section for more details" end="0" id="meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_PARITY_CTRL" description="" id="DSS_TPCC_A_PARITY_CTRL" offset="0xBC" width="32">
    
  <bitfield begin="2" description="Write 0x1 to clear the Parit Error status for TPCC" end="2" id="parity_err_clr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable Parity Test for TPCC. Write 0x1 : Parity Test is enabled on PARAM memory" end="1" id="parity_testen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for TPCC. Write 0x1 : Parity is enabled on PARAM memory" end="0" id="parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_PARITY_CTRL" description="" id="DSS_TPCC_B_PARITY_CTRL" offset="0xC0" width="32">
    
  <bitfield begin="2" description="Write 0x1 to clear the Parit Error status for TPCC" end="2" id="parity_err_clr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable Parity Test for TPCC. Write 0x1 : Parity Test is enabled on PARAM memory" end="1" id="parity_testen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for TPCC. Write 0x1 : Parity is enabled on PARAM memory" end="0" id="parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_PARITY_CTRL" description="" id="DSS_TPCC_C_PARITY_CTRL" offset="0xC4" width="32">
    
  <bitfield begin="2" description="Write 0x1 to clear the Parit Error status for TPCC" end="2" id="parity_err_clr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable Parity Test for TPCC. Write 0x1 : Parity Test is enabled on PARAM memory" end="1" id="parity_testen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for TPCC. Write 0x1 : Parity is enabled on PARAM memory" end="0" id="parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_A_PARITY_STATUS" description="" id="DSS_TPCC_A_PARITY_STATUS" offset="0xC8" width="32">
    
  <bitfield begin="7" description="TPCC Error Address at which Parity Error occurred" end="0" id="parity_addr" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_B_PARITY_STATUS" description="" id="DSS_TPCC_B_PARITY_STATUS" offset="0xCC" width="32">
    
  <bitfield begin="7" description="TPCC Error Address at which Parity Error occurred" end="0" id="parity_addr" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPCC_C_PARITY_STATUS" description="" id="DSS_TPCC_C_PARITY_STATUS" offset="0xD0" width="32">
    
  <bitfield begin="8" description="TPCC Error Address at which Parity Error occurred" end="0" id="parity_addr" rwaccess="R" width="9"></bitfield>
  </register>
  
  
  <register acronym="TPTC_DBS_CONFIG" description="" id="TPTC_DBS_CONFIG" offset="0xD4" width="32">
    
  <bitfield begin="19" description="Max Burst size tieoff value for TPTC C5" end="18" id="tptc_c5" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description="Max Burst size tieoff value for TPTC C4" end="16" id="tptc_c4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description="Max Burst size tieoff value for TPTC C3" end="14" id="tptc_c3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description="Max Burst size tieoff value for TPTC C2" end="12" id="tptc_c2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="Max Burst size tieoff value for TPTC C1" end="10" id="tptc_c1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description="Max Burst size tieoff value for TPTC C0" end="8" id="tptc_c0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="Max Burst size tieoff value for TPTC B0" end="6" id="tptc_b1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description="Max Burst size tieoff value for TPTC B0" end="4" id="tptc_b0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="Max Burst size tieoff value for TPTC A1" end="2" id="tptc_a1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="Max Burst size tieoff value for TPTC A0" end="0" id="tptc_a0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_BOOTCFG" description="" id="DSS_DSP_BOOTCFG" offset="0xD8" width="32">
    
  <bitfield begin="25" description="DSP Boot Configuration : L1P Cache Mode" end="25" id="L1P_CACHE_MODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="DSP Boot Configuration : L1D Cache Mode" end="24" id="L1D_CACHE_MODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="DSP Boot Configuration : Reset Vector" end="0" id="ISTP_RST_VAL" rwaccess="RW" width="22"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_NMI_GATE" description="" id="DSS_DSP_NMI_GATE" offset="0xDC" width="32">
    
  <bitfield begin="2" description="Write 3'b111 to gate the Non Maskable Interrupt to the DSP. This is not expected to be used" end="0" id="gate" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_PBIST_KEY_RESET" description="" id="DSS_PBIST_KEY_RESET" offset="0xE0" width="32">
    
  <bitfield begin="7" description="DSS PBIST controller will be brought out of reset when value is 0xA" end="4" id="dss_pbist_st_reset" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="DSS PBIST Selftest Key. Valid value is 0x5" end="0" id="dss_pbist_st_key" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DSS_PBIST_REG0" description="" id="DSS_PBIST_REG0" offset="0xE4" width="32">
    
  <bitfield begin="31" description="DSP PBIST registers" end="0" id="dss_pbist_reg0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PBIST_REG1" description="" id="DSS_PBIST_REG1" offset="0xE8" width="32">
    
  <bitfield begin="31" description="DSP PBIST registers" end="0" id="dss_pbist_reg1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_BOUNDARY_CFG0" description="" id="DSS_TPTC_BOUNDARY_CFG0" offset="0xEC" width="32">
    
  <bitfield begin="29" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="24" id="tptc_b1_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="21" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="16" id="tptc_b0_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="13" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="8" id="tptc_a1_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="0" id="tptc_a0_size" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_BOUNDARY_CFG1" description="" id="DSS_TPTC_BOUNDARY_CFG1" offset="0xF0" width="32">
    
  <bitfield begin="29" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="24" id="tptc_c3_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="21" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="16" id="tptc_c2_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="13" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="8" id="tptc_c1_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="0" id="tptc_c0_size" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_BOUNDARY_CFG2" description="" id="DSS_TPTC_BOUNDARY_CFG2" offset="0xF4" width="32">
    
  <bitfield begin="13" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="8" id="tptc_c5_size" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="0" id="tptc_c4_size" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_XID_REORDER_CFG0" description="" id="DSS_TPTC_XID_REORDER_CFG0" offset="0xF8" width="32">
    
  <bitfield begin="24" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="24" id="tptc_b1_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="16" id="tptc_b0_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="8" id="tptc_a1_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="0" id="tptc_a0_disable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_XID_REORDER_CFG1" description="" id="DSS_TPTC_XID_REORDER_CFG1" offset="0xFC" width="32">
    
  <bitfield begin="24" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="24" id="tptc_c3_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="16" id="tptc_c2_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="8" id="tptc_c1_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="0" id="tptc_c0_disable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_XID_REORDER_CFG2" description="" id="DSS_TPTC_XID_REORDER_CFG2" offset="0x100" width="32">
    
  <bitfield begin="8" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="8" id="tptc_c5_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="0" id="tptc_c4_disable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESM_GATING0" description="" id="ESM_GATING0" offset="0x108" width="32">
    
  <bitfield begin="31" description="Bit3:0 : writing '000' will ungate the DSS ESM Group2 Error 0 Bit7:4 : writing '000' will ungate the DSS ESM Group2 Error 1        Bit31:28 : writing '000' will ungate the DSS ESM Group2 Error 7" end="0" id="esm_gating" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESM_GATING1" description="" id="ESM_GATING1" offset="0x10C" width="32">
    
  <bitfield begin="31" description="Bit3:0 : writing '000' will ungate the DSS ESM Group2 Error 8 Bit7:4 : writing '000' will ungate the DSS ESM Group2 Error 9        Bit31:28 : writing '000' will ungate the DSS ESM Group2 Error 15" end="0" id="esm_gating" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESM_GATING2" description="" id="ESM_GATING2" offset="0x110" width="32">
    
  <bitfield begin="31" description="Bit3:0 : writing '000' will ungate the DSS ESM Group2 Error 16 Bit7:4 : writing '000' will ungate the DSS ESM Group2 Error 17        Bit31:28 : writing '000' will ungate the DSS ESM Group2 Error 23" end="0" id="esm_gating" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESM_GATING3" description="" id="ESM_GATING3" offset="0x114" width="32">
    
  <bitfield begin="31" description="Bit3:0 : writing '000' will ungate the DSS ESM Group2 Error 24 Bit7:4 : writing '000' will ungate the DSS ESM Group2 Error 25        Bit31:28 : writing '000' will ungate the DSS ESM Group2 Error 31" end="0" id="esm_gating" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PERIPH_ERRAGG_MASK0" description="" id="DSS_PERIPH_ERRAGG_MASK0" offset="0x560" width="32">
    
  <bitfield begin="11" description="Mask the Write error from RCSS_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="11" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Mask the Read error from RCSS_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="10" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Mask the Write error from RCSS_RCM space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="9" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Mask the Read error from RCSS_RCM space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="8" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Mask the Write error from DSS_HWA_CFG space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="7" id="dss_hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Mask the Read error from DSS_HWA_CFG space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="6" id="dss_hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Mask the Write error from DSS_CM4_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="5" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Mask the Read error from DSS_CM4_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="4" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Mask the Write error from DSS_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="3" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Mask the Read error from DSS_CTRL space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="2" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Mask the Write error from DSS_RCM space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="1" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Mask the Read error from DSS_RCM space from generating an error DSS_PERIPH_ERRAGG to the Processor" end="0" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_PERIPH_ERRAGG_STATUS0" description="" id="DSS_PERIPH_ERRAGG_STATUS0" offset="0x564" width="32">
    
  <bitfield begin="11" description="Status of the Write error from RCSS_CTRL space. Read 1 : Read error occurred on access to the RCSS_CTRL space" end="11" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Status of the Read error from RCSS_CTRL space. Read 1 : Read error occurred on access to the RCSS_CTRL space" end="10" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Status of the Write error from RCSS_RCM space. Read 1 : Read error occurred on access to the RCSS_RCM space" end="9" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Status of the Read error from RCSS_RCM space. Read 1 : Read error occurred on access to the RCSS_RCM space" end="8" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Status of the Write error from DSS_HWA_CFG space. Read 1 : Read error occurred on access to the DSS_HWA_CFG space" end="7" id="dss_hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Status of the Read error from DSS_HWA_CFG space. Read 1 : Read error occurred on access to the DSS_HWA_CFG space" end="6" id="dss_hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Status of the Write error from DSS_CM4_CTRL space. Read 1 : Read error occurred on access to the DSS_CM4_CTRL space" end="5" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Status of the Read error from DSS_CM4_CTRL space. Read 1 : Read error occurred on access to the DSS_CM4_CTRL space" end="4" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Status of the Write error from DSS_CTRL space. Read 1 : Read error occurred on access to the DSS_CTRL space" end="3" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Status of the Read error from DSS_CTRL space. Read 1 : Read error occurred on access to the DSS_CTRL space" end="2" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Status of the Write error from DSS_RCM space. Read 1 : Read error occurred on access to the DSS_RCM space" end="1" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Status of the Read error from DSS_RCM space. Read 1 : Read error occurred on access to the DSS_RCM space" end="0" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_PERIPH_ERRAGG_STATUS_RAW0" description="" id="DSS_PERIPH_ERRAGG_STATUS_RAW0" offset="0x568" width="32">
    
  <bitfield begin="11" description="Raw Status of the Write error from RCSS_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the RCSS_CTRL space" end="11" id="rcss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Raw Status of the Read error from RCSS_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the RCSS_CTRL space" end="10" id="rcss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Raw Status of the Write error from RCSS_RCM space irrespective of it being masked. Read 1 : Read error occurred on access to the RCSS_RCM space" end="9" id="rcss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Raw Status of the Read error from RCSS_RCM space irrespective of it being masked. Read 1 : Read error occurred on access to the RCSS_RCM space" end="8" id="rcss_rcm_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Raw Status of the Write error from DSS_HWA_CFG space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_HWA_CFG space" end="7" id="dss_hwa_cfg_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Raw Status of the Read error from DSS_HWA_CFG space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_HWA_CFG space" end="6" id="dss_hwa_cfg_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Raw Status of the Write error from DSS_CM4_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_CM4_CTRL space" end="5" id="dss_cm4_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Raw Status of the Read error from DSS_CM4_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_CM4_CTRL space" end="4" id="dss_cm4_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Raw Status of the Write error from DSS_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_CTRL space" end="3" id="dss_ctrl_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Raw Status of the Read error from DSS_CTRL space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_CTRL space" end="2" id="dss_ctrl_rd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Raw Status of the Write error from DSS_RCM space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_RCM space" end="1" id="dss_rcm_wr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Raw Status of the Read error from DSS_RCM space irrespective of it being masked. Read 1 : Read error occurred on access to the DSS_RCM space" end="0" id="dss_rcm_rd" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MBOX_WRITE_DONE" description="" id="DSS_DSP_MBOX_WRITE_DONE" offset="0x56C" width="32">
    
  <bitfield begin="28" description="This register should be written once finishing writing into the mailbox memory of processor 7" end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="This register should be written once finishing writing into the mailbox memory of processor 6" end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="This register should be written once finishing writing into the mailbox memory of processor 5" end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="This register should be written once finishing writing into the mailbox memory of processor 4" end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This register should be written once finishing writing into the mailbox memory of processor 3" end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="This register should be written once finishing writing into the mailbox memory of processor 2" end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="This register should be written once finishing writing into the mailbox memory of processor 1" end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This register should be written once finishing writing into the mailbox memory of processor 0" end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MBOX_READ_REQ" description="" id="DSS_DSP_MBOX_READ_REQ" offset="0x570" width="32">
    
  <bitfield begin="28" description="This is request from  processor 7 to DSS_DSP. Requesting it to read from mailbox." end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="This is request from  processor 6 to DSS_DSP. Requesting it to read from mailbox." end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="This is request from  processor 5 to DSS_DSP. Requesting it to read from mailbox." end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="This is request from  processor 4 to DSS_DSP. Requesting it to read from mailbox." end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This is request from  processor 3 to DSS_DSP. Requesting it to read from mailbox." end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="This is request from  processor 2 to DSS_DSP. Requesting it to read from mailbox." end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="This is request from  processor 1 to DSS_DSP. Requesting it to read from mailbox." end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This is request from  processor 0 to DSS_DSP. Requesting it to read from mailbox." end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MBOX_READ_DONE" description="" id="DSS_DSP_MBOX_READ_DONE" offset="0x574" width="32">
    
  <bitfield begin="28" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 7" end="28" id="proc_7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 6" end="24" id="proc_6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 5" end="20" id="proc_5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 4" end="16" id="proc_4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 3" end="12" id="proc_3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 2" end="8" id="proc_2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 1" end="4" id="proc_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="This register should be written once finishing reading from DSS_DSP's mailbox written by proc 0" end="0" id="proc_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_WDT_EVENT_CAPTURE_SEL" description="" id="DSS_WDT_EVENT_CAPTURE_SEL" offset="0x578" width="32">
    
  <bitfield begin="14" description="Select the DSS_WDT Capture Event 1 from the DSS DSP Interrupt Map" end="8" id="cap1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="6" description="Select the DSS_WDT Capture Event 0 from the DSS DSP Interrupt Map" end="0" id="cap0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="DSS_RTIA_EVENT_CAPTURE_SEL" description="" id="DSS_RTIA_EVENT_CAPTURE_SEL" offset="0x57C" width="32">
    
  <bitfield begin="14" description="Select the DSS_RTIA Capture Event 1 from the DSS DSP Interrupt Map" end="8" id="cap1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="6" description="Select the DSS_RTIA Capture Event 0 from the DSS DSP Interrupt Map" end="0" id="cap0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="DSS_RTIB_EVENT_CAPTURE_SEL" description="" id="DSS_RTIB_EVENT_CAPTURE_SEL" offset="0x580" width="32">
    
  <bitfield begin="14" description="Select the DSS_RTIB Capture Event 1 from the DSS DSP Interrupt Map" end="8" id="cap1" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="6" description="Select the DSS_RTIB Capture Event 0 from the DSS DSP Interrupt Map" end="0" id="cap0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CPU_CTRL" description="" id="DBG_ACK_CPU_CTRL" offset="0x584" width="32">
    
  <bitfield begin="0" description="Select the Processor Suspend that is used to Suspend the DSS Peripehrals 0: DSP 1:MSS CR5" end="0" id="sel" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CTL0" description="" id="DBG_ACK_CTL0" offset="0x588" width="32">
    
  <bitfield begin="22" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="20" id="DSS_WDT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="16" id="DSS_SCIA" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="12" id="DSS_RTIB" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="8" id="DSS_RTIA" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="4" id="DSS_DCCB" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="0" id="DSS_DCCA" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CTL1" description="" id="DBG_ACK_CTL1" offset="0x58C" width="32">
    
  <bitfield begin="30" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="28" id="DSS_HWA" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Enable Suspend control for the peripheral.  0 :Peripheral not suspended along with processor 1: Peripehal Suspended along with procesor" end="24" id="DSS_MCRC" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_INT_SEL" description="" id="DSS_DSP_INT_SEL" offset="0x590" width="32">
    
  <bitfield begin="2" description="DSS DSP Interrupt selcet   0x0: CSI2 Interrupts are propagated to DSP   0x7 : ICSSM Interrupts are propagted to DSP" end="0" id="RCSS_CSI2_ICSSM" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_TRIGGER_SEL" description="" id="DSS_CBUFF_TRIGGER_SEL" offset="0x594" width="32">
    
  <bitfield begin="6" description="DSS CBUFF HW Trigger select from DSS DSP Interrupt Map" end="0" id="sel" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="DSS_BUS_SAFETY_CTRL" description="" id="DSS_BUS_SAFETY_CTRL" offset="0x800" width="32">
    
  <bitfield begin="6" description="Option to clock gate the safety infrastructure is Safety is disabled" end="4" id="clk_disable" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_BUS_SAFETY_SEC_ERR_STAT0" description="" id="DSS_BUS_SAFETY_SEC_ERR_STAT0" offset="0x804" width="32">
    
  <bitfield begin="28" description="Refer to TPR12 Substem Microarch document for more details" end="28" id="DSS_MDO_FIFO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to TPR12 Substem Microarch document for more details" end="27" id="DSS_CBUFF_FIFO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="Refer to TPR12 Substem Microarch document for more details" end="26" id="DSS_PCR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="Refer to TPR12 Substem Microarch document for more details" end="25" id="DSS_TPTC_C5_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="DSS_TPTC_C4_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="23" id="DSS_TPTC_C3_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="Refer to TPR12 Substem Microarch document for more details" end="22" id="DSS_TPTC_C2_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="Refer to TPR12 Substem Microarch document for more details" end="21" id="DSS_TPTC_C1_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="Refer to TPR12 Substem Microarch document for more details" end="20" id="DSS_TPTC_C0_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="Refer to TPR12 Substem Microarch document for more details" end="19" id="DSS_TPTC_B1_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Refer to TPR12 Substem Microarch document for more details" end="18" id="DSS_TPTC_B0_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="Refer to TPR12 Substem Microarch document for more details" end="17" id="DSS_TPTC_A1_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="DSS_TPTC_A0_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="15" id="DSS_TPTC_C5_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to TPR12 Substem Microarch document for more details" end="14" id="DSS_TPTC_C4_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to TPR12 Substem Microarch document for more details" end="13" id="DSS_TPTC_C3_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to TPR12 Substem Microarch document for more details" end="12" id="DSS_TPTC_C2_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to TPR12 Substem Microarch document for more details" end="11" id="DSS_TPTC_C1_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Refer to TPR12 Substem Microarch document for more details" end="10" id="DSS_TPTC_C0_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Refer to TPR12 Substem Microarch document for more details" end="9" id="DSS_TPTC_B1_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="DSS_TPTC_B0_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="7" id="DSS_TPTC_A1_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to TPR12 Substem Microarch document for more details" end="6" id="DSS_TPTC_A0_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="DSS_DSP_SDMA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="DSS_L3_BANKD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="DSS_L3_BANKC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="DSS_L3_BANKB" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="DSS_L3_BANKA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="DSS_DSP_MDMA" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_BUS_SAFETY_SEC_ERR_STAT1" description="" id="DSS_BUS_SAFETY_SEC_ERR_STAT1" offset="0x808" width="32">
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="DSS_MBOX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="DSS_CM4_S" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="DSS_CM4_M" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="DSS_HWA_DMA1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="DSS_HWA_DMA0" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="DSS_MCRC" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_CTRL" description="" id="DSS_DSP_MDMA_BUS_SAFETY_CTRL" offset="0x80C" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_FI" description="" id="DSS_DSP_MDMA_BUS_SAFETY_FI" offset="0x810" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR" offset="0x814" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x818" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_DATA1" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_DATA1" offset="0x81C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d7" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d6" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d5" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_CMD" offset="0x820" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x824" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_READ" offset="0x828" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_DSP_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x82C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_CTRL" description="" id="DSS_L3_BANKA_BUS_SAFETY_CTRL" offset="0x830" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_FI" description="" id="DSS_L3_BANKA_BUS_SAFETY_FI" offset="0x834" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR" offset="0x838" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x83C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_DATA1" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_DATA1" offset="0x840" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d7" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d6" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d5" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_CMD" offset="0x844" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x848" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_READ" offset="0x84C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_L3_BANKA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x850" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_CTRL" description="" id="DSS_L3_BANKB_BUS_SAFETY_CTRL" offset="0x854" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_FI" description="" id="DSS_L3_BANKB_BUS_SAFETY_FI" offset="0x858" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR" offset="0x85C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x860" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_DATA1" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_DATA1" offset="0x864" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d7" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d6" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d5" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_CMD" offset="0x868" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x86C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_READ" offset="0x870" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_L3_BANKB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x874" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_CTRL" description="" id="DSS_L3_BANKC_BUS_SAFETY_CTRL" offset="0x878" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_FI" description="" id="DSS_L3_BANKC_BUS_SAFETY_FI" offset="0x87C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR" offset="0x880" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_DATA0" offset="0x884" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_DATA1" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_DATA1" offset="0x888" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d7" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d6" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d5" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_CMD" offset="0x88C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_WRITE" offset="0x890" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_READ" offset="0x894" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_L3_BANKC_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x898" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_CTRL" description="" id="DSS_L3_BANKD_BUS_SAFETY_CTRL" offset="0x89C" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_FI" description="" id="DSS_L3_BANKD_BUS_SAFETY_FI" offset="0x8A0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR" offset="0x8A4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x8A8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_DATA1" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_DATA1" offset="0x8AC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d7" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d6" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d5" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_CMD" offset="0x8B0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_WRITE" offset="0x8B4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_READ" offset="0x8B8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_L3_BANKD_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x8BC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_CTRL" description="" id="DSS_DSP_SDMA_BUS_SAFETY_CTRL" offset="0x8C0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_FI" description="" id="DSS_DSP_SDMA_BUS_SAFETY_FI" offset="0x8C4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR" offset="0x8C8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_DATA0" offset="0x8CC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_CMD" offset="0x8D0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_WRITE" offset="0x8D4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_READ" offset="0x8D8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_DSP_SDMA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x8DC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_CTRL" offset="0x8E0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_FI" offset="0x8E4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_ERR" offset="0x8E8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x8EC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x8F0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_A0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x8F4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_CTRL" offset="0x8F8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_FI" offset="0x8FC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_ERR" offset="0x900" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x904" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x908" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_A1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x90C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_CTRL" offset="0x910" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_FI" offset="0x914" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_ERR" offset="0x918" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x91C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x920" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_B0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x924" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_CTRL" offset="0x928" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_FI" offset="0x92C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_ERR" offset="0x930" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x934" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x938" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_B1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x93C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_CTRL" offset="0x940" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_FI" offset="0x944" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_ERR" offset="0x948" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x94C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x950" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x954" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_CTRL" offset="0x958" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_FI" offset="0x95C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_ERR" offset="0x960" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x964" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x968" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x96C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_CTRL" offset="0x970" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_FI" offset="0x974" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_ERR" offset="0x978" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x97C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x980" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C2_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x984" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_CTRL" offset="0x988" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_FI" offset="0x98C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_ERR" offset="0x990" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x994" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x998" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C3_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x99C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_CTRL" offset="0x9A0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_FI" offset="0x9A4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_ERR" offset="0x9A8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x9AC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x9B0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C4_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x9B4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_CTRL" offset="0x9B8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_FI" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_FI" offset="0x9BC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_ERR" offset="0x9C0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x9C4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x9C8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_TPTC_C5_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x9CC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_CTRL" offset="0x9D0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_FI" offset="0x9D4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_ERR" offset="0x9D8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x9DC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x9E0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x9E4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_A0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x9E8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_CTRL" offset="0x9EC" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_FI" offset="0x9F0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_ERR" offset="0x9F4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x9F8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x9FC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA00" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_A1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA04" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_CTRL" offset="0xA08" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_FI" offset="0xA0C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_ERR" offset="0xA10" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA14" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xA18" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA1C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_B0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA20" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_CTRL" offset="0xA24" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_FI" offset="0xA28" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_ERR" offset="0xA2C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA30" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xA34" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA38" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_B1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA3C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_CTRL" offset="0xA40" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_FI" offset="0xA44" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_ERR" offset="0xA48" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA4C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xA50" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA54" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA58" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_CTRL" offset="0xA5C" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_FI" offset="0xA60" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_ERR" offset="0xA64" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA68" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xA6C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA70" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA74" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_CTRL" offset="0xA78" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_FI" offset="0xA7C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_ERR" offset="0xA80" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA84" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xA88" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xA8C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C2_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xA90" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_CTRL" offset="0xA94" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_FI" offset="0xA98" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_ERR" offset="0xA9C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xAA0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xAA4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xAA8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C3_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xAAC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_CTRL" offset="0xAB0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_FI" offset="0xAB4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_ERR" offset="0xAB8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xABC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xAC0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xAC4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C4_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xAC8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_CTRL" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_CTRL" offset="0xACC" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_FI" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_FI" offset="0xAD0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_ERR" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_ERR" offset="0xAD4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xAD8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xADC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xAE0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_TPTC_C5_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xAE4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_CTRL" description="" id="DSS_MDO_FIFO_BUS_SAFETY_CTRL" offset="0xAE8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_FI" description="" id="DSS_MDO_FIFO_BUS_SAFETY_FI" offset="0xAEC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR" offset="0xAF0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_DATA0" offset="0xAF4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_CMD" offset="0xAF8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_WRITE" offset="0xAFC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_READ" offset="0xB00" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_MDO_FIFO_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xB04" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_CTRL" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_CTRL" offset="0xB08" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_FI" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_FI" offset="0xB0C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR" offset="0xB10" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_DATA0" offset="0xB14" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_CMD" offset="0xB18" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_WRITE" offset="0xB1C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_READ" offset="0xB20" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_CBUFF_FIFO_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xB24" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_CTRL" description="" id="DSS_MCRC_BUS_SAFETY_CTRL" offset="0xBC8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_FI" description="" id="DSS_MCRC_BUS_SAFETY_FI" offset="0xBCC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR" description="" id="DSS_MCRC_BUS_SAFETY_ERR" offset="0xBD0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_MCRC_BUS_SAFETY_ERR_STAT_DATA0" offset="0xBD4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_MCRC_BUS_SAFETY_ERR_STAT_CMD" offset="0xBD8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_MCRC_BUS_SAFETY_ERR_STAT_WRITE" offset="0xBDC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_MCRC_BUS_SAFETY_ERR_STAT_READ" offset="0xBE0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MCRC_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_MCRC_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xBE4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_CTRL" description="" id="DSS_PCR_BUS_SAFETY_CTRL" offset="0xBE8" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_FI" description="" id="DSS_PCR_BUS_SAFETY_FI" offset="0xBEC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR" description="" id="DSS_PCR_BUS_SAFETY_ERR" offset="0xBF0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xBF4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_PCR_BUS_SAFETY_ERR_STAT_CMD" offset="0xBF8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xBFC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_PCR_BUS_SAFETY_ERR_STAT_READ" offset="0xC00" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC04" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_CTRL" description="" id="DSS_HWA_DMA0_BUS_SAFETY_CTRL" offset="0xC08" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_FI" description="" id="DSS_HWA_DMA0_BUS_SAFETY_FI" offset="0xC0C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR" offset="0xC10" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_DATA0" offset="0xC14" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_CMD" offset="0xC18" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC1C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_READ" offset="0xC20" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_HWA_DMA0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC24" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_CTRL" description="" id="DSS_HWA_DMA1_BUS_SAFETY_CTRL" offset="0xC28" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_FI" description="" id="DSS_HWA_DMA1_BUS_SAFETY_FI" offset="0xC2C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR" offset="0xC30" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_DATA0" offset="0xC34" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_CMD" offset="0xC38" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC3C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_READ" offset="0xC40" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_HWA_DMA1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC44" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_CTRL" description="" id="DSS_CM4_M_BUS_SAFETY_CTRL" offset="0xC48" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_FI" description="" id="DSS_CM4_M_BUS_SAFETY_FI" offset="0xC4C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR" description="" id="DSS_CM4_M_BUS_SAFETY_ERR" offset="0xC50" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_CM4_M_BUS_SAFETY_ERR_STAT_DATA0" offset="0xC54" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_CM4_M_BUS_SAFETY_ERR_STAT_CMD" offset="0xC58" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_CM4_M_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC5C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_CM4_M_BUS_SAFETY_ERR_STAT_READ" offset="0xC60" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_M_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_CM4_M_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC64" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_CTRL" description="" id="DSS_CM4_S_BUS_SAFETY_CTRL" offset="0xC68" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_FI" description="" id="DSS_CM4_S_BUS_SAFETY_FI" offset="0xC6C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR" description="" id="DSS_CM4_S_BUS_SAFETY_ERR" offset="0xC70" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_CM4_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0xC74" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_CM4_S_BUS_SAFETY_ERR_STAT_CMD" offset="0xC78" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_CM4_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC7C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_CM4_S_BUS_SAFETY_ERR_STAT_READ" offset="0xC80" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_CM4_S_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_CM4_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC84" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_CTRL" description="" id="DSS_MBOX_BUS_SAFETY_CTRL" offset="0xC88" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_FI" description="" id="DSS_MBOX_BUS_SAFETY_FI" offset="0xC8C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR" description="" id="DSS_MBOX_BUS_SAFETY_ERR" offset="0xC90" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR_STAT_DATA0" description="" id="DSS_MBOX_BUS_SAFETY_ERR_STAT_DATA0" offset="0xC94" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="d3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="d2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR_STAT_CMD" description="" id="DSS_MBOX_BUS_SAFETY_ERR_STAT_CMD" offset="0xC98" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR_STAT_WRITE" description="" id="DSS_MBOX_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC9C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR_STAT_READ" description="" id="DSS_MBOX_BUS_SAFETY_ERR_STAT_READ" offset="0xCA0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DSS_MBOX_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="DSS_MBOX_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xCA4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW0" description="" id="HW_SPARE_RW0" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW1" description="" id="HW_SPARE_RW1" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW2" description="" id="HW_SPARE_RW2" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW3" description="" id="HW_SPARE_RW3" offset="0xFDC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO0" description="" id="HW_SPARE_RO0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO1" description="" id="HW_SPARE_RO1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO2" description="" id="HW_SPARE_RO2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO3" description="" id="HW_SPARE_RO3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_WPH" description="" id="HW_SPARE_WPH" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_wph" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_REC" description="" id="HW_SPARE_REC" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="31" id="hw_spare_rec31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved for HW R&amp;D" end="30" id="hw_spare_rec30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved for HW R&amp;D" end="29" id="hw_spare_rec29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved for HW R&amp;D" end="28" id="hw_spare_rec28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved for HW R&amp;D" end="27" id="hw_spare_rec27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved for HW R&amp;D" end="26" id="hw_spare_rec26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved for HW R&amp;D" end="25" id="hw_spare_rec25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved for HW R&amp;D" end="24" id="hw_spare_rec24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved for HW R&amp;D" end="23" id="hw_spare_rec23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved for HW R&amp;D" end="22" id="hw_spare_rec22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved for HW R&amp;D" end="21" id="hw_spare_rec21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved for HW R&amp;D" end="20" id="hw_spare_rec20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved for HW R&amp;D" end="19" id="hw_spare_rec19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved for HW R&amp;D" end="18" id="hw_spare_rec18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved for HW R&amp;D" end="17" id="hw_spare_rec17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved for HW R&amp;D" end="16" id="hw_spare_rec16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved for HW R&amp;D" end="15" id="hw_spare_rec15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved for HW R&amp;D" end="14" id="hw_spare_rec14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Reserved for HW R&amp;D" end="13" id="hw_spare_rec13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Reserved for HW R&amp;D" end="12" id="hw_spare_rec12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved for HW R&amp;D" end="11" id="hw_spare_rec11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Reserved for HW R&amp;D" end="10" id="hw_spare_rec10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Reserved for HW R&amp;D" end="9" id="hw_spare_rec9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved for HW R&amp;D" end="8" id="hw_spare_rec8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved for HW R&amp;D" end="7" id="hw_spare_rec7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved for HW R&amp;D" end="6" id="hw_spare_rec6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Reserved for HW R&amp;D" end="5" id="hw_spare_rec5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved for HW R&amp;D" end="4" id="hw_spare_rec4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved for HW R&amp;D" end="3" id="hw_spare_rec3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved for HW R&amp;D" end="2" id="hw_spare_rec2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved for HW R&amp;D" end="1" id="hw_spare_rec1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rec0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
