Protel Design System Design Rule Check
PCB File : D:\PElab\20W_MultiOutput_FlybackCvt\PCB2.PcbDoc
Date     : 16/11/2024
Time     : 8:27:31 PM

Processing Rule : Clearance Constraint (Gap=3mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad H1-0(9640mil,5265mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad H3-0(4775mil,5205mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad H4-0(4760mil,2635mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Q2-4(9391.22mil,3789.567mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Q2-4(9391.22mil,4498.228mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.689mil < 10mil) Between Pad C6-2(8696.693mil,4540mil) on Top Layer And Via (8650.508mil,4526.689mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.516mil < 10mil) Between Pad C9-1(8662.598mil,4258.547mil) on Top Layer And Via (8633.071mil,4351.772mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.727mil < 10mil) Between Pad IC1-5(8576.26mil,4370.392mil) on Top Layer And Via (8633.071mil,4351.772mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.727mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.123mil < 10mil) Between Pad U3-1(4765mil,4090mil) on Multi-Layer And Via (4760mil,4020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.123mil] / [Bottom Solder] Mask Sliver [7.123mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Via (8888.976mil,4560.153mil) from Top Layer to Bottom Layer And Via (8923.425mil,4560.153mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.827mil] / [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Via (8923.425mil,4560.153mil) from Top Layer to Bottom Layer And Via (8957.874mil,4560.153mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.827mil] / [Bottom Solder] Mask Sliver [2.827mil]
Rule Violations :6

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (6603.937mil,4230mil) on Bottom Overlay And Pad D4-A(6546.85mil,4230mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (8194.488mil,4559.006mil) on Bottom Overlay And Pad D6-A(8251.575mil,4559.006mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (8585mil,4200.512mil) on Bottom Overlay And Pad D3-A(8585mil,4143.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (8656.531mil,4140.437mil) on Top Overlay And Pad C9-1(8662.598mil,4258.547mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (8656.531mil,4140.437mil) on Top Overlay And Pad C9-2(8662.598mil,4022.327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (8669.118mil,4140.437mil) on Top Overlay And Pad C9-1(8662.598mil,4258.547mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (8669.118mil,4140.437mil) on Top Overlay And Pad C9-2(8662.598mil,4022.327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR1--(8157.205mil,2641.053mil) on Bottom Layer And Track (8153.268mil,2684.36mil)(8153.268mil,2802.47mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR1-~1(7795mil,2641.053mil) on Bottom Layer And Track (7798.937mil,2802.47mil)(7798.937mil,2684.36mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR1-~2(7795mil,2845.777mil) on Bottom Layer And Track (7798.937mil,2802.47mil)(7798.937mil,2684.36mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR1-+(8157.205mil,2845.777mil) on Bottom Layer And Track (8153.268mil,2684.36mil)(8153.268mil,2802.47mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR2--(8156.102mil,3052.638mil) on Bottom Layer And Track (8152.165mil,3095.945mil)(8152.165mil,3214.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR2-~1(7793.898mil,3052.638mil) on Bottom Layer And Track (7797.834mil,3214.055mil)(7797.835mil,3095.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR2-~2(7793.898mil,3257.362mil) on Bottom Layer And Track (7797.834mil,3214.055mil)(7797.835mil,3095.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad BR2-+(8156.102mil,3257.362mil) on Bottom Layer And Track (8152.165mil,3095.945mil)(8152.165mil,3214.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C10-1(8257.333mil,4239.567mil) on Top Layer And Track (8218.947mil,4125.394mil)(8218.947mil,4267.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(8257.333mil,4239.567mil) on Top Layer And Track (8218.947mil,4267.126mil)(8295.719mil,4267.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C10-1(8257.333mil,4239.567mil) on Top Layer And Track (8295.719mil,4125.394mil)(8295.719mil,4267.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C10-2(8257.333mil,4152.953mil) on Top Layer And Track (8218.947mil,4125.394mil)(8218.947mil,4267.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(8257.333mil,4152.953mil) on Top Layer And Track (8218.947mil,4125.394mil)(8295.719mil,4125.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C10-2(8257.333mil,4152.953mil) on Top Layer And Track (8295.719mil,4125.394mil)(8295.719mil,4267.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-1(7074mil,5290.896mil) on Top Layer And Track (7041mil,5190.494mil)(7041mil,5316.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C11-1(7074mil,5290.896mil) on Top Layer And Track (7041mil,5316.494mil)(7107mil,5316.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-1(7074mil,5290.896mil) on Top Layer And Track (7107mil,5190.494mil)(7107mil,5310.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C11-1(7074mil,5290.896mil) on Top Layer And Track (7107mil,5310.494mil)(7107mil,5316.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-2(7074mil,5216.093mil) on Top Layer And Track (7041mil,5190.494mil)(7041mil,5316.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C11-2(7074mil,5216.093mil) on Top Layer And Track (7041mil,5190.494mil)(7107mil,5190.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-2(7074mil,5216.093mil) on Top Layer And Track (7107mil,5190.494mil)(7107mil,5310.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.734mil < 10mil) Between Pad C12-1(7614.449mil,3535.039mil) on Multi-Layer And Track (7558.449mil,3440.039mil)(7558.449mil,3637.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(5934.882mil,4037.992mil) on Bottom Layer And Track (5891.575mil,3884.449mil)(5891.575mil,4065.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(5934.882mil,4037.992mil) on Bottom Layer And Track (5891.575mil,4065.551mil)(5978.189mil,4065.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(5934.882mil,4037.992mil) on Bottom Layer And Track (5978.189mil,3884.449mil)(5978.189mil,4065.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(5934.882mil,3912.008mil) on Bottom Layer And Track (5891.575mil,3884.449mil)(5891.575mil,4065.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(5934.882mil,3912.008mil) on Bottom Layer And Track (5891.575mil,3884.449mil)(5978.189mil,3884.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(5934.882mil,3912.008mil) on Bottom Layer And Track (5978.189mil,3884.449mil)(5978.189mil,4065.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(4927.697mil,3687.008mil) on Top Layer And Track (4884.39mil,3659.449mil)(4884.39mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(4927.697mil,3687.008mil) on Top Layer And Track (4884.39mil,3659.449mil)(4971.004mil,3659.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(4927.697mil,3687.008mil) on Top Layer And Track (4971.004mil,3659.449mil)(4971.004mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(4927.697mil,3812.992mil) on Top Layer And Track (4884.39mil,3659.449mil)(4884.39mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(4927.697mil,3812.992mil) on Top Layer And Track (4884.39mil,3840.551mil)(4971.004mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(4927.697mil,3812.992mil) on Top Layer And Track (4971.004mil,3659.449mil)(4971.004mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(5032.195mil,3687.008mil) on Top Layer And Track (4988.888mil,3659.449mil)(4988.888mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(5032.195mil,3687.008mil) on Top Layer And Track (4988.888mil,3659.449mil)(5075.502mil,3659.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(5032.195mil,3687.008mil) on Top Layer And Track (5075.502mil,3659.449mil)(5075.502mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(5032.195mil,3812.992mil) on Top Layer And Track (4988.888mil,3659.449mil)(4988.888mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(5032.195mil,3812.992mil) on Top Layer And Track (4988.888mil,3840.551mil)(5075.502mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(5032.195mil,3812.992mil) on Top Layer And Track (5075.502mil,3659.449mil)(5075.502mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-1(6039.38mil,4038.937mil) on Bottom Layer And Track (5996.073mil,3885.394mil)(5996.073mil,4066.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-1(6039.38mil,4038.937mil) on Bottom Layer And Track (5996.073mil,4066.496mil)(6082.687mil,4066.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-1(6039.38mil,4038.937mil) on Bottom Layer And Track (6082.687mil,3885.394mil)(6082.687mil,4066.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-2(6039.38mil,3912.953mil) on Bottom Layer And Track (5996.073mil,3885.394mil)(5996.073mil,4066.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-2(6039.38mil,3912.953mil) on Bottom Layer And Track (5996.073mil,3885.394mil)(6082.687mil,3885.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-2(6039.38mil,3912.953mil) on Bottom Layer And Track (6082.687mil,3885.394mil)(6082.687mil,4066.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-1(4823.199mil,3687.008mil) on Top Layer And Track (4779.892mil,3659.449mil)(4779.892mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-1(4823.199mil,3687.008mil) on Top Layer And Track (4779.892mil,3659.449mil)(4866.506mil,3659.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-1(4823.199mil,3687.008mil) on Top Layer And Track (4866.506mil,3659.449mil)(4866.506mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-2(4823.199mil,3812.992mil) on Top Layer And Track (4779.892mil,3659.449mil)(4779.892mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-2(4823.199mil,3812.992mil) on Top Layer And Track (4779.892mil,3840.551mil)(4866.506mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-2(4823.199mil,3812.992mil) on Top Layer And Track (4866.506mil,3659.449mil)(4866.506mil,3840.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-1(8395mil,4682.008mil) on Bottom Layer And Track (8351.693mil,4654.449mil)(8351.693mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-1(8395mil,4682.008mil) on Bottom Layer And Track (8351.693mil,4654.449mil)(8438.307mil,4654.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-1(8395mil,4682.008mil) on Bottom Layer And Track (8438.307mil,4654.449mil)(8438.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-2(8395mil,4807.992mil) on Bottom Layer And Track (8351.693mil,4654.449mil)(8351.693mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-2(8395mil,4807.992mil) on Bottom Layer And Track (8351.693mil,4835.551mil)(8438.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-2(8395mil,4807.992mil) on Bottom Layer And Track (8438.307mil,4654.449mil)(8438.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-1(8500mil,4682.008mil) on Bottom Layer And Track (8456.693mil,4654.449mil)(8456.693mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-1(8500mil,4682.008mil) on Bottom Layer And Track (8456.693mil,4654.449mil)(8543.307mil,4654.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-1(8500mil,4682.008mil) on Bottom Layer And Track (8543.307mil,4654.449mil)(8543.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-2(8500mil,4807.992mil) on Bottom Layer And Track (8456.693mil,4654.449mil)(8456.693mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-2(8500mil,4807.992mil) on Bottom Layer And Track (8456.693mil,4835.551mil)(8543.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C21-2(8500mil,4807.992mil) on Bottom Layer And Track (8543.307mil,4654.449mil)(8543.307mil,4835.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-1(5220.502mil,4467.992mil) on Top Layer And Track (5177.195mil,4314.449mil)(5177.195mil,4495.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-1(5220.502mil,4467.992mil) on Top Layer And Track (5177.195mil,4495.551mil)(5263.809mil,4495.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-1(5220.502mil,4467.992mil) on Top Layer And Track (5263.809mil,4314.449mil)(5263.809mil,4495.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(5220.502mil,4342.008mil) on Top Layer And Text "C19" (5112mil,4307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-2(5220.502mil,4342.008mil) on Top Layer And Track (5177.195mil,4314.449mil)(5177.195mil,4495.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-2(5220.502mil,4342.008mil) on Top Layer And Track (5177.195mil,4314.449mil)(5263.809mil,4314.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C22-2(5220.502mil,4342.008mil) on Top Layer And Track (5263.809mil,4314.449mil)(5263.809mil,4495.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-1(5325mil,4472.992mil) on Top Layer And Track (5281.693mil,4319.449mil)(5281.693mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-1(5325mil,4472.992mil) on Top Layer And Track (5281.693mil,4500.551mil)(5368.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-1(5325mil,4472.992mil) on Top Layer And Track (5368.307mil,4319.449mil)(5368.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-2(5325mil,4347.008mil) on Top Layer And Track (5281.693mil,4319.449mil)(5281.693mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-2(5325mil,4347.008mil) on Top Layer And Track (5281.693mil,4319.449mil)(5368.307mil,4319.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C23-2(5325mil,4347.008mil) on Top Layer And Track (5368.307mil,4319.449mil)(5368.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-1(6135.689mil,4592.126mil) on Bottom Layer And Track (6092.382mil,4438.583mil)(6092.382mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-1(6135.689mil,4592.126mil) on Bottom Layer And Track (6092.382mil,4619.685mil)(6178.996mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-1(6135.689mil,4592.126mil) on Bottom Layer And Track (6178.996mil,4619.685mil)(6178.996mil,4438.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-2(6135.689mil,4466.142mil) on Bottom Layer And Track (6092.382mil,4438.583mil)(6092.382mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-2(6135.689mil,4466.142mil) on Bottom Layer And Track (6092.382mil,4438.583mil)(6178.996mil,4438.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C24-2(6135.689mil,4466.142mil) on Bottom Layer And Track (6178.996mil,4619.685mil)(6178.996mil,4438.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-1(6031.191mil,4592.126mil) on Bottom Layer And Track (5987.884mil,4438.583mil)(5987.884mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-1(6031.191mil,4592.126mil) on Bottom Layer And Track (5987.884mil,4619.685mil)(6074.498mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-1(6031.191mil,4592.126mil) on Bottom Layer And Track (6074.498mil,4438.583mil)(6074.498mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-2(6031.191mil,4466.142mil) on Bottom Layer And Track (5987.884mil,4438.583mil)(5987.884mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-2(6031.191mil,4466.142mil) on Bottom Layer And Track (5987.884mil,4438.583mil)(6074.498mil,4438.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C25-2(6031.191mil,4466.142mil) on Bottom Layer And Track (6074.498mil,4438.583mil)(6074.498mil,4619.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-1(5115mil,4472.992mil) on Top Layer And Track (5071.693mil,4319.449mil)(5071.693mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-1(5115mil,4472.992mil) on Top Layer And Track (5071.693mil,4500.551mil)(5158.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-1(5115mil,4472.992mil) on Top Layer And Track (5158.307mil,4319.449mil)(5158.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(5115mil,4347.008mil) on Top Layer And Text "C19" (5112mil,4307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-2(5115mil,4347.008mil) on Top Layer And Track (5071.693mil,4319.449mil)(5071.693mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-2(5115mil,4347.008mil) on Top Layer And Track (5071.693mil,4319.449mil)(5158.307mil,4319.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C26-2(5115mil,4347.008mil) on Top Layer And Track (5158.307mil,4319.449mil)(5158.307mil,4500.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-1(6240.187mil,4592.992mil) on Bottom Layer And Track (6196.88mil,4620.551mil)(6196.88mil,4439.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-1(6240.187mil,4592.992mil) on Bottom Layer And Track (6196.88mil,4620.551mil)(6283.494mil,4620.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-1(6240.187mil,4592.992mil) on Bottom Layer And Track (6283.494mil,4439.449mil)(6283.494mil,4620.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-2(6240.187mil,4467.008mil) on Bottom Layer And Track (6196.88mil,4439.449mil)(6283.494mil,4439.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-2(6240.187mil,4467.008mil) on Bottom Layer And Track (6196.88mil,4620.551mil)(6196.88mil,4439.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C27-2(6240.187mil,4467.008mil) on Bottom Layer And Track (6283.494mil,4439.449mil)(6283.494mil,4620.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(5443.475mil,4950mil) on Multi-Layer And Text "R27" (5415mil,4912mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C30-1(8448.613mil,4240.426mil) on Top Layer And Track (8410.227mil,4126.253mil)(8410.227mil,4267.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C30-1(8448.613mil,4240.426mil) on Top Layer And Track (8410.227mil,4267.985mil)(8486.999mil,4267.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C30-1(8448.613mil,4240.426mil) on Top Layer And Track (8486.999mil,4126.253mil)(8486.999mil,4267.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C30-2(8448.613mil,4153.812mil) on Top Layer And Track (8410.227mil,4126.253mil)(8410.227mil,4267.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C30-2(8448.613mil,4153.812mil) on Top Layer And Track (8410.227mil,4126.253mil)(8486.999mil,4126.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C30-2(8448.613mil,4153.812mil) on Top Layer And Track (8486.999mil,4126.253mil)(8486.999mil,4267.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-1(7672.992mil,5010mil) on Bottom Layer And Track (7519.449mil,4966.693mil)(7700.551mil,4966.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-1(7672.992mil,5010mil) on Bottom Layer And Track (7519.449mil,5053.307mil)(7700.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-1(7672.992mil,5010mil) on Bottom Layer And Track (7700.551mil,4966.693mil)(7700.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-2(7547.008mil,5010mil) on Bottom Layer And Track (7519.449mil,4966.693mil)(7519.449mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-2(7547.008mil,5010mil) on Bottom Layer And Track (7519.449mil,4966.693mil)(7700.551mil,4966.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C31-2(7547.008mil,5010mil) on Bottom Layer And Track (7519.449mil,5053.307mil)(7700.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-1(7277.992mil,5010mil) on Bottom Layer And Track (7124.449mil,4966.693mil)(7305.551mil,4966.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-1(7277.992mil,5010mil) on Bottom Layer And Track (7124.449mil,5053.307mil)(7305.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-1(7277.992mil,5010mil) on Bottom Layer And Track (7305.551mil,4966.693mil)(7305.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-2(7152.008mil,5010mil) on Bottom Layer And Track (7124.449mil,4966.693mil)(7124.449mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-2(7152.008mil,5010mil) on Bottom Layer And Track (7124.449mil,4966.693mil)(7305.551mil,4966.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C32-2(7152.008mil,5010mil) on Bottom Layer And Track (7124.449mil,5053.307mil)(7305.551mil,5053.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-1(9370mil,4725mil) on Top Layer And Track (9342.441mil,4686.614mil)(9342.441mil,4763.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-1(9370mil,4725mil) on Top Layer And Track (9342.441mil,4686.614mil)(9484.173mil,4686.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-1(9370mil,4725mil) on Top Layer And Track (9342.441mil,4763.386mil)(9484.173mil,4763.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-2(9456.614mil,4725mil) on Top Layer And Track (9342.441mil,4686.614mil)(9484.173mil,4686.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C5-2(9456.614mil,4725mil) on Top Layer And Track (9342.441mil,4763.386mil)(9484.173mil,4763.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-2(9456.614mil,4725mil) on Top Layer And Track (9484.173mil,4686.614mil)(9484.173mil,4763.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(8783.307mil,4540mil) on Top Layer And Text "C8" (8723mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C6-1(8783.307mil,4540mil) on Top Layer And Track (8669.134mil,4501.614mil)(8810.866mil,4501.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C6-1(8783.307mil,4540mil) on Top Layer And Track (8669.134mil,4578.386mil)(8810.866mil,4578.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C6-1(8783.307mil,4540mil) on Top Layer And Track (8810.866mil,4501.614mil)(8810.866mil,4578.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.622mil < 10mil) Between Pad C6-2(8696.693mil,4540mil) on Top Layer And Text "C8" (8723mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C6-2(8696.693mil,4540mil) on Top Layer And Track (8669.134mil,4501.614mil)(8669.134mil,4578.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C6-2(8696.693mil,4540mil) on Top Layer And Track (8669.134mil,4501.614mil)(8810.866mil,4501.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C6-2(8696.693mil,4540mil) on Top Layer And Track (8669.134mil,4578.386mil)(8810.866mil,4578.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.042mil < 10mil) Between Pad C7-1(8568.307mil,4790mil) on Top Layer And Text "R8" (8494.475mil,4793.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-1(8568.307mil,4790mil) on Top Layer And Track (8454.134mil,4751.614mil)(8595.866mil,4751.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-1(8568.307mil,4790mil) on Top Layer And Track (8454.134mil,4828.386mil)(8595.866mil,4828.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-1(8568.307mil,4790mil) on Top Layer And Track (8595.866mil,4751.614mil)(8595.866mil,4828.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(8481.693mil,4790mil) on Top Layer And Text "R8" (8494.475mil,4793.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-2(8481.693mil,4790mil) on Top Layer And Track (8454.134mil,4751.614mil)(8454.134mil,4828.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-2(8481.693mil,4790mil) on Top Layer And Track (8454.134mil,4751.614mil)(8595.866mil,4751.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C7-2(8481.693mil,4790mil) on Top Layer And Track (8454.134mil,4828.386mil)(8595.866mil,4828.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-1(8687.008mil,4440.423mil) on Top Layer And Track (8659.449mil,4397.116mil)(8659.449mil,4483.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-1(8687.008mil,4440.423mil) on Top Layer And Track (8659.449mil,4397.116mil)(8840.551mil,4397.116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-1(8687.008mil,4440.423mil) on Top Layer And Track (8659.449mil,4483.73mil)(8840.551mil,4483.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-2(8812.992mil,4440.423mil) on Top Layer And Track (8659.449mil,4397.116mil)(8840.551mil,4397.116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-2(8812.992mil,4440.423mil) on Top Layer And Track (8659.449mil,4483.73mil)(8840.551mil,4483.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-2(8812.992mil,4440.423mil) on Top Layer And Track (8840.551mil,4397.116mil)(8840.551mil,4483.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-1(8662.598mil,4258.547mil) on Top Layer And Track (8566.142mil,4270.359mil)(8627.165mil,4270.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(8662.598mil,4258.547mil) on Top Layer And Track (8595.669mil,4293.98mil)(8623.228mil,4293.98mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-1(8662.598mil,4258.547mil) on Top Layer And Track (8698.031mil,4272.327mil)(8757.087mil,4272.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Text "R30" (8668mil,3960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8532.677mil,4010.516mil)(8627.165mil,4010.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8552.362mil,4077.445mil)(8627.165mil,4077.445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8556.299mil,4069.571mil)(8619.291mil,4069.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8564.173mil,4061.697mil)(8619.291mil,4061.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8619.291mil,4026.264mil)(8619.291mil,4069.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8619.291mil,4028.232mil)(8619.291mil,4061.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8623.228mil,4022.327mil)(8627.165mil,4022.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8627.165mil,4022.327mil)(8627.165mil,4077.445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8698.031mil,4010.516mil)(8792.52mil,4010.516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8698.031mil,4022.327mil)(8698.031mil,4077.445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8698.031mil,4022.327mil)(8705.906mil,4022.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8698.031mil,4077.445mil)(8772.835mil,4077.445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8705.905mil,4061.697mil)(8705.906mil,4028.232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8705.905mil,4061.697mil)(8761.024mil,4061.697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8705.906mil,4026.264mil)(8705.906mil,4069.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad C9-2(8662.598mil,4022.327mil) on Top Layer And Track (8705.906mil,4069.571mil)(8768.898mil,4069.571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(9312.028mil,4720.286mil) on Top Layer And Track (9235.256mil,4696.664mil)(9313.996mil,4696.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(9312.028mil,4720.286mil) on Top Layer And Track (9235.256mil,4743.908mil)(9313.996mil,4743.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(9256.91mil,4720.286mil) on Top Layer And Track (9235.256mil,4696.664mil)(9235.256mil,4743.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(9256.91mil,4720.286mil) on Top Layer And Track (9235.256mil,4696.664mil)(9313.996mil,4696.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(9256.91mil,4720.286mil) on Top Layer And Track (9235.256mil,4743.908mil)(9313.996mil,4743.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.775mil < 10mil) Between Pad D2-2(8669.961mil,4671.722mil) on Top Layer And Text "C6" (8665mil,4603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-A(8251.575mil,4559.006mil) on Bottom Layer And Text "R25" (8325.73mil,4528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-A(4998.691mil,4358.386mil) on Top Layer And Track (4943.573mil,4315.079mil)(5053.809mil,4315.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-A(4998.691mil,4358.386mil) on Top Layer And Track (4967.195mil,4391.85mil)(4967.195mil,4498.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-A(4998.691mil,4358.386mil) on Top Layer And Track (5030.187mil,4391.85mil)(5030.187mil,4498.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-K(4998.691mil,4531.614mil) on Top Layer And Track (4943.573mil,4574.921mil)(5053.809mil,4574.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-K(4998.691mil,4531.614mil) on Top Layer And Track (4967.195mil,4391.85mil)(4967.195mil,4498.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-K(4998.691mil,4531.614mil) on Top Layer And Track (5030.187mil,4391.85mil)(5030.187mil,4498.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-1(5435mil,3290mil) on Multi-Layer And Track (5385mil,3165mil)(5385mil,3415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-1(5635mil,3290mil) on Multi-Layer And Track (5685mil,3165mil)(5685mil,3415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-2(6085mil,3290mil) on Multi-Layer And Track (6035mil,3165mil)(6035mil,3415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-2(6285mil,3290mil) on Multi-Layer And Track (6335mil,3165mil)(6335mil,3415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.423mil < 10mil) Between Pad IC1-1(8355.788mil,4520.392mil) on Top Layer And Track (8300.669mil,4508.384mil)(8316.417mil,4520.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.423mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.423mil < 10mil) Between Pad IC1-1(8355.788mil,4520.392mil) on Top Layer And Track (8300.669mil,4532.006mil)(8316.417mil,4520.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.423mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-1(8355.788mil,4520.392mil) on Top Layer And Track (8399.094mil,4345.392mil)(8399.094mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-2(8355.788mil,4470.392mil) on Top Layer And Track (8399.094mil,4345.392mil)(8399.094mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-3(8355.787mil,4420.392mil) on Top Layer And Track (8399.094mil,4345.392mil)(8399.094mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(8355.788mil,4370.392mil) on Top Layer And Text "R10" (8370.445mil,4294.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-4(8355.788mil,4370.392mil) on Top Layer And Track (8399.094mil,4345.392mil)(8399.094mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-5(8576.26mil,4370.392mil) on Top Layer And Text "C9" (8529mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-5(8576.26mil,4370.392mil) on Top Layer And Track (8532.953mil,4345.392mil)(8532.953mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-6(8576.26mil,4420.392mil) on Top Layer And Track (8532.953mil,4345.392mil)(8532.953mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-7(8576.26mil,4470.392mil) on Top Layer And Track (8532.953mil,4345.392mil)(8532.953mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.355mil < 10mil) Between Pad IC1-8(8576.26mil,4520.392mil) on Top Layer And Track (8532.953mil,4345.392mil)(8532.953mil,4545.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.355mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad Q1-B(8965.467mil,4668.701mil) on Top Layer And Track (8916.254mil,4652.953mil)(8935.939mil,4652.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.886mil < 10mil) Between Pad Q1-B(8965.467mil,4668.701mil) on Top Layer And Track (8935.939mil,4652.953mil)(8935.939mil,4759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.886mil < 10mil) Between Pad Q1-C(8886.727mil,4706.102mil) on Top Layer And Track (8916.254mil,4652.953mil)(8916.254mil,4759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad Q1-E(8965.467mil,4743.504mil) on Top Layer And Track (8916.254mil,4759.252mil)(8935.939mil,4759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.886mil < 10mil) Between Pad Q1-E(8965.467mil,4743.504mil) on Top Layer And Track (8935.939mil,4652.953mil)(8935.939mil,4759.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-D(9155mil,4143.898mil) on Multi-Layer And Text "R24" (9093.7mil,4168.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(8352.973mil,4239.606mil) on Top Layer And Track (8313.603mil,4121.496mil)(8313.603mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(8352.973mil,4239.606mil) on Top Layer And Track (8313.603mil,4271.102mil)(8380.532mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(8352.973mil,4239.606mil) on Top Layer And Track (8380.532mil,4271.102mil)(8392.343mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(8352.973mil,4239.606mil) on Top Layer And Track (8392.343mil,4121.496mil)(8392.343mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(8352.973mil,4152.992mil) on Top Layer And Track (8313.603mil,4121.496mil)(8313.603mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(8352.973mil,4152.992mil) on Top Layer And Track (8313.603mil,4121.496mil)(8392.343mil,4121.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(8352.973mil,4152.992mil) on Top Layer And Track (8392.343mil,4121.496mil)(8392.343mil,4271.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(7323.465mil,5371.764mil) on Top Layer And Track (7225.039mil,5336.331mil)(7354.961mil,5336.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(7323.465mil,5371.764mil) on Top Layer And Track (7225.039mil,5407.197mil)(7354.961mil,5407.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(7323.465mil,5371.764mil) on Top Layer And Track (7354.961mil,5336.331mil)(7354.961mil,5407.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(7256.535mil,5371.764mil) on Top Layer And Track (7225.039mil,5336.331mil)(7225.039mil,5407.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(7256.535mil,5371.764mil) on Top Layer And Track (7225.039mil,5336.331mil)(7354.961mil,5336.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(7256.535mil,5371.764mil) on Top Layer And Track (7225.039mil,5407.197mil)(7354.961mil,5407.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(7071.693mil,5376.638mil) on Top Layer And Text "C11" (7038mil,5340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(7071.693mil,5376.638mil) on Top Layer And Track (7040.197mil,5337.268mil)(7040.197mil,5404.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(7071.693mil,5376.638mil) on Top Layer And Track (7040.197mil,5337.268mil)(7189.803mil,5337.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(7071.693mil,5376.638mil) on Top Layer And Track (7040.197mil,5404.197mil)(7040.197mil,5416.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(7071.693mil,5376.638mil) on Top Layer And Track (7040.197mil,5416.008mil)(7189.803mil,5416.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(7158.307mil,5376.638mil) on Top Layer And Track (7040.197mil,5337.268mil)(7189.803mil,5337.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(7158.307mil,5376.638mil) on Top Layer And Track (7040.197mil,5416.008mil)(7189.803mil,5416.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(7158.307mil,5376.638mil) on Top Layer And Track (7189.803mil,5337.268mil)(7189.803mil,5416.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(7946.693mil,5341.063mil) on Top Layer And Track (7915.197mil,5301.693mil)(7915.197mil,5368.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(7946.693mil,5341.063mil) on Top Layer And Track (7915.197mil,5301.693mil)(8064.803mil,5301.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(7946.693mil,5341.063mil) on Top Layer And Track (7915.197mil,5368.622mil)(7915.197mil,5380.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(7946.693mil,5341.063mil) on Top Layer And Track (7915.197mil,5380.433mil)(8064.803mil,5380.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(8033.307mil,5341.063mil) on Top Layer And Track (7915.197mil,5301.693mil)(8064.803mil,5301.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(8033.307mil,5341.063mil) on Top Layer And Track (7915.197mil,5380.433mil)(8064.803mil,5380.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(8033.307mil,5341.063mil) on Top Layer And Track (8064.803mil,5301.693mil)(8064.803mil,5380.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(8423.937mil,4996.693mil) on Top Layer And Track (8384.567mil,4965.197mil)(8384.567mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(8423.937mil,4996.693mil) on Top Layer And Track (8384.567mil,4965.197mil)(8396.378mil,4965.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(8423.937mil,4996.693mil) on Top Layer And Track (8396.378mil,4965.197mil)(8463.307mil,4965.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(8423.937mil,4996.693mil) on Top Layer And Track (8463.307mil,4965.197mil)(8463.307mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(8423.937mil,5083.307mil) on Top Layer And Track (8384.567mil,4965.197mil)(8384.567mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(8423.937mil,5083.307mil) on Top Layer And Track (8384.567mil,5114.803mil)(8463.307mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(8423.937mil,5083.307mil) on Top Layer And Track (8463.307mil,4965.197mil)(8463.307mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(8866.693mil,4971.063mil) on Top Layer And Track (8835.197mil,4931.693mil)(8835.197mil,4998.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(8866.693mil,4971.063mil) on Top Layer And Track (8835.197mil,4931.693mil)(8984.803mil,4931.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(8866.693mil,4971.063mil) on Top Layer And Track (8835.197mil,4998.622mil)(8835.197mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(8866.693mil,4971.063mil) on Top Layer And Track (8835.197mil,5010.433mil)(8984.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(8953.307mil,4971.063mil) on Top Layer And Track (8835.197mil,4931.693mil)(8984.803mil,4931.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(8953.307mil,4971.063mil) on Top Layer And Track (8835.197mil,5010.433mil)(8984.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(8953.307mil,4971.063mil) on Top Layer And Track (8984.803mil,4931.693mil)(8984.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(8520.561mil,4996.693mil) on Top Layer And Track (8481.191mil,4965.197mil)(8481.191mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(8520.561mil,4996.693mil) on Top Layer And Track (8481.191mil,4965.197mil)(8493.002mil,4965.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(8520.561mil,4996.693mil) on Top Layer And Track (8493.002mil,4965.197mil)(8559.931mil,4965.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(8520.561mil,4996.693mil) on Top Layer And Track (8559.931mil,4965.197mil)(8559.931mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(8520.561mil,5083.307mil) on Top Layer And Track (8481.191mil,4965.197mil)(8481.191mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(8520.561mil,5083.307mil) on Top Layer And Track (8481.191mil,5114.803mil)(8559.931mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(8520.561mil,5083.307mil) on Top Layer And Track (8559.931mil,4965.197mil)(8559.931mil,5114.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(8691.693mil,4971.063mil) on Top Layer And Track (8660.197mil,4931.693mil)(8660.197mil,4998.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(8691.693mil,4971.063mil) on Top Layer And Track (8660.197mil,4931.693mil)(8809.803mil,4931.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(8691.693mil,4971.063mil) on Top Layer And Track (8660.197mil,4998.622mil)(8660.197mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(8691.693mil,4971.063mil) on Top Layer And Track (8660.197mil,5010.433mil)(8809.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(8778.307mil,4971.063mil) on Top Layer And Track (8660.197mil,4931.693mil)(8809.803mil,4931.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(8778.307mil,4971.063mil) on Top Layer And Track (8660.197mil,5010.433mil)(8809.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(8778.307mil,4971.063mil) on Top Layer And Track (8809.803mil,4931.693mil)(8809.803mil,5010.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(8425mil,3535mil) on Multi-Layer And Text "C3" (8403mil,3502.396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R18-1(8425mil,3535mil) on Multi-Layer And Track (8475mil,3535mil)(8530mil,3535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.983mil < 10mil) Between Pad R18-2(8575mil,3535mil) on Multi-Layer And Track (8475mil,3535mil)(8530mil,3535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R19-1(8263.582mil,3755mil) on Multi-Layer And Track (8263.582mil,3805mil)(8263.582mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.983mil < 10mil) Between Pad R19-2(8263.582mil,3905mil) on Multi-Layer And Track (8263.582mil,3805mil)(8263.582mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R20-1(8425mil,3755mil) on Multi-Layer And Track (8425mil,3805mil)(8425mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.983mil < 10mil) Between Pad R20-2(8425mil,3905mil) on Multi-Layer And Track (8425mil,3805mil)(8425mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(5581.063mil,3856.693mil) on Bottom Layer And Track (5541.693mil,3825.197mil)(5541.693mil,3974.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(5581.063mil,3856.693mil) on Bottom Layer And Track (5541.693mil,3825.197mil)(5608.622mil,3825.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(5581.063mil,3856.693mil) on Bottom Layer And Track (5608.622mil,3825.197mil)(5620.433mil,3825.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(5581.063mil,3856.693mil) on Bottom Layer And Track (5620.433mil,3825.197mil)(5620.433mil,3974.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(5581.063mil,3943.307mil) on Bottom Layer And Track (5541.693mil,3825.197mil)(5541.693mil,3974.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(5581.063mil,3943.307mil) on Bottom Layer And Track (5541.693mil,3974.803mil)(5620.433mil,3974.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(5581.063mil,3943.307mil) on Bottom Layer And Track (5620.433mil,3825.197mil)(5620.433mil,3974.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(6351.063mil,3946.693mil) on Bottom Layer And Track (6311.693mil,3915.197mil)(6311.693mil,4064.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(6351.063mil,3946.693mil) on Bottom Layer And Track (6311.693mil,3915.197mil)(6378.622mil,3915.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(6351.063mil,3946.693mil) on Bottom Layer And Track (6378.622mil,3915.197mil)(6390.433mil,3915.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(6351.063mil,3946.693mil) on Bottom Layer And Track (6390.433mil,3915.197mil)(6390.433mil,4064.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(6351.063mil,4033.307mil) on Bottom Layer And Track (6311.693mil,3915.197mil)(6311.693mil,4064.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(6351.063mil,4033.307mil) on Bottom Layer And Track (6311.693mil,4064.803mil)(6390.433mil,4064.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(6351.063mil,4033.307mil) on Bottom Layer And Track (6390.433mil,3915.197mil)(6390.433mil,4064.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(8924.409mil,4335.591mil) on Top Layer And Track (8885.039mil,4217.481mil)(8885.039mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(8924.409mil,4335.591mil) on Top Layer And Track (8885.039mil,4367.087mil)(8951.969mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(8924.409mil,4335.591mil) on Top Layer And Track (8951.969mil,4367.087mil)(8963.78mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(8924.409mil,4335.591mil) on Top Layer And Track (8963.78mil,4217.481mil)(8963.78mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(8924.409mil,4248.977mil) on Top Layer And Track (8885.039mil,4217.481mil)(8885.039mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(8924.409mil,4248.977mil) on Top Layer And Track (8885.039mil,4217.481mil)(8963.78mil,4217.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(8924.409mil,4248.977mil) on Top Layer And Track (8963.78mil,4217.481mil)(8963.78mil,4367.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(8928.346mil,4081.486mil) on Top Layer And Track (8888.976mil,4049.99mil)(8888.976mil,4199.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(8928.346mil,4081.486mil) on Top Layer And Track (8888.976mil,4049.99mil)(8900.788mil,4049.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(8928.346mil,4081.486mil) on Top Layer And Track (8900.788mil,4049.99mil)(8967.717mil,4049.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(8928.346mil,4081.486mil) on Top Layer And Track (8967.717mil,4049.99mil)(8967.717mil,4199.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(8928.346mil,4168.101mil) on Top Layer And Text "R28" (8845.727mil,4144.556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(8928.346mil,4168.101mil) on Top Layer And Track (8888.976mil,4049.99mil)(8888.976mil,4199.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(8928.346mil,4168.101mil) on Top Layer And Track (8888.976mil,4199.597mil)(8967.717mil,4199.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(8928.346mil,4168.101mil) on Top Layer And Track (8967.717mil,4049.99mil)(8967.717mil,4199.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(8290mil,4786.614mil) on Bottom Layer And Track (8250.63mil,4668.504mil)(8250.63mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(8290mil,4786.614mil) on Bottom Layer And Track (8250.63mil,4818.11mil)(8262.441mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(8290mil,4786.614mil) on Bottom Layer And Track (8262.441mil,4818.11mil)(8329.37mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(8290mil,4786.614mil) on Bottom Layer And Track (8329.37mil,4668.504mil)(8329.37mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(8290mil,4700mil) on Bottom Layer And Track (8250.63mil,4668.504mil)(8250.63mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(8290mil,4700mil) on Bottom Layer And Track (8250.63mil,4668.504mil)(8329.37mil,4668.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(8290mil,4700mil) on Bottom Layer And Track (8329.37mil,4668.504mil)(8329.37mil,4818.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(6113.307mil,4896.063mil) on Bottom Layer And Track (5995.197mil,4856.693mil)(6144.803mil,4856.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(6113.307mil,4896.063mil) on Bottom Layer And Track (5995.197mil,4935.433mil)(6144.803mil,4935.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(6113.307mil,4896.063mil) on Bottom Layer And Track (6144.803mil,4856.693mil)(6144.803mil,4923.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(6113.307mil,4896.063mil) on Bottom Layer And Track (6144.803mil,4923.622mil)(6144.803mil,4935.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(6026.693mil,4896.063mil) on Bottom Layer And Track (5995.197mil,4856.693mil)(5995.197mil,4935.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(6026.693mil,4896.063mil) on Bottom Layer And Track (5995.197mil,4856.693mil)(6144.803mil,4856.693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(6026.693mil,4896.063mil) on Bottom Layer And Track (5995.197mil,4935.433mil)(6144.803mil,4935.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(5331.693mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4809.567mil)(5300.197mil,4821.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(5331.693mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4809.567mil)(5449.803mil,4809.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(5331.693mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4821.378mil)(5300.197mil,4888.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(5331.693mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4888.307mil)(5449.803mil,4888.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(5418.307mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4809.567mil)(5449.803mil,4809.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(5418.307mil,4848.937mil) on Bottom Layer And Track (5300.197mil,4888.307mil)(5449.803mil,4888.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(5418.307mil,4848.937mil) on Bottom Layer And Track (5449.803mil,4809.567mil)(5449.803mil,4888.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(8845.669mil,3992.736mil) on Top Layer And Track (8814.173mil,3953.366mil)(8814.173mil,4020.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(8845.669mil,3992.736mil) on Top Layer And Track (8814.173mil,3953.366mil)(8963.78mil,3953.366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(8845.669mil,3992.736mil) on Top Layer And Track (8814.173mil,4020.295mil)(8814.173mil,4032.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(8845.669mil,3992.736mil) on Top Layer And Track (8814.173mil,4032.106mil)(8963.78mil,4032.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(8932.283mil,3992.736mil) on Top Layer And Track (8814.173mil,3953.366mil)(8963.78mil,3953.366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(8932.283mil,3992.736mil) on Top Layer And Track (8814.173mil,4032.106mil)(8963.78mil,4032.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(8932.283mil,3992.736mil) on Top Layer And Track (8963.78mil,3953.366mil)(8963.78mil,4032.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-1(8729.961mil,3705mil) on Top Layer And Track (8668.937mil,3634.134mil)(8668.937mil,3775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(8729.961mil,3705mil) on Top Layer And Track (8668.937mil,3634.134mil)(8976.024mil,3634.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(8729.961mil,3705mil) on Top Layer And Track (8668.937mil,3775.866mil)(8976.024mil,3775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(8915mil,3705mil) on Top Layer And Track (8668.937mil,3634.134mil)(8976.024mil,3634.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(8915mil,3705mil) on Top Layer And Track (8668.937mil,3775.866mil)(8976.024mil,3775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-2(8915mil,3705mil) on Top Layer And Track (8976.024mil,3634.134mil)(8976.024mil,3775.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(8732.48mil,3864.616mil) on Top Layer And Text "R29" (8665mil,3800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-1(8732.48mil,3864.616mil) on Top Layer And Track (8671.457mil,3793.75mil)(8671.457mil,3935.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(8732.48mil,3864.616mil) on Top Layer And Track (8671.457mil,3793.75mil)(8978.543mil,3793.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(8732.48mil,3864.616mil) on Top Layer And Track (8671.457mil,3935.482mil)(8978.543mil,3935.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(8917.52mil,3864.616mil) on Top Layer And Track (8671.457mil,3793.75mil)(8978.543mil,3793.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(8917.52mil,3864.616mil) on Top Layer And Track (8671.457mil,3935.482mil)(8978.543mil,3935.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-2(8917.52mil,3864.616mil) on Top Layer And Track (8978.543mil,3793.75mil)(8978.543mil,3935.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(9175.9mil,4715.478mil) on Top Layer And Track (9057.79mil,4676.108mil)(9207.396mil,4676.108mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(9175.9mil,4715.478mil) on Top Layer And Track (9057.79mil,4754.848mil)(9207.396mil,4754.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(9175.9mil,4715.478mil) on Top Layer And Track (9207.396mil,4676.108mil)(9207.396mil,4687.919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(9175.9mil,4715.478mil) on Top Layer And Track (9207.396mil,4687.919mil)(9207.396mil,4754.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(9089.286mil,4715.478mil) on Top Layer And Track (9057.79mil,4676.108mil)(9057.79mil,4754.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(9089.286mil,4715.478mil) on Top Layer And Track (9057.79mil,4676.108mil)(9207.396mil,4676.108mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(9089.286mil,4715.478mil) on Top Layer And Track (9057.79mil,4754.848mil)(9207.396mil,4754.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8476.693mil,4651.063mil) on Top Layer And Track (8445.197mil,4611.693mil)(8594.803mil,4611.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(8476.693mil,4651.063mil) on Top Layer And Track (8445.197mil,4678.622mil)(8445.197mil,4611.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(8476.693mil,4651.063mil) on Top Layer And Track (8445.197mil,4678.622mil)(8445.197mil,4690.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8476.693mil,4651.063mil) on Top Layer And Track (8445.197mil,4690.433mil)(8594.803mil,4690.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8563.307mil,4651.063mil) on Top Layer And Track (8445.197mil,4611.693mil)(8594.803mil,4611.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8563.307mil,4651.063mil) on Top Layer And Track (8445.197mil,4690.433mil)(8594.803mil,4690.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(8563.307mil,4651.063mil) on Top Layer And Track (8594.803mil,4611.693mil)(8594.803mil,4690.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(8782.313mil,4792.117mil) on Top Layer And Track (8664.203mil,4752.747mil)(8813.809mil,4752.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(8782.313mil,4792.117mil) on Top Layer And Track (8664.203mil,4831.487mil)(8813.809mil,4831.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(8782.313mil,4792.117mil) on Top Layer And Track (8813.809mil,4752.747mil)(8813.809mil,4764.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(8782.313mil,4792.117mil) on Top Layer And Track (8813.809mil,4764.558mil)(8813.809mil,4831.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(8695.699mil,4792.117mil) on Top Layer And Text "D2" (8676.263mil,4812.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(8695.699mil,4792.117mil) on Top Layer And Track (8664.203mil,4752.747mil)(8664.203mil,4831.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(8695.699mil,4792.117mil) on Top Layer And Track (8664.203mil,4752.747mil)(8813.809mil,4752.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(8695.699mil,4792.117mil) on Top Layer And Track (8664.203mil,4831.487mil)(8813.809mil,4831.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(7544.855mil,5340.494mil) on Multi-Layer And Track (7579.855mil,5190.494mil)(7579.855mil,5390.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(7544.855mil,5240.494mil) on Multi-Layer And Track (7579.855mil,5190.494mil)(7579.855mil,5390.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(7844.855mil,5240.494mil) on Multi-Layer And Track (7809.855mil,5190.494mil)(7809.855mil,5390.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-4(7844.855mil,5340.494mil) on Multi-Layer And Track (7809.855mil,5190.494mil)(7809.855mil,5390.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :370

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.921mil < 10mil) Between Arc (5445.916mil,3905mil) on Top Overlay And Text "+" (5475.443mil,4241.614mil) on Top Overlay Silk Text to Silk Clearance [4.921mil]
   Violation between Silk To Silk Clearance Constraint: (4.921mil < 10mil) Between Arc (6180mil,3952.362mil) on Top Overlay And Text "+" (6209.528mil,4288.976mil) on Top Overlay Silk Text to Silk Clearance [4.921mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (8425mil,3535mil) on Top Overlay And Text "+" (8469.37mil,3421.535mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Arc (8430mil,2955mil) on Top Overlay And Text "+" (8469.37mil,3421.535mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Arc (9365mil,2955mil) on Top Overlay And Text "+" (9404.37mil,3421.535mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7040.197mil,5337.268mil)(7040.197mil,5404.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7040.197mil,5337.268mil)(7189.803mil,5337.268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5360.89mil)(7111.063mil,5360.89mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5360.89mil)(7115mil,5356.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5360.89mil)(7118.937mil,5368.764mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5376.638mil)(7118.937mil,5368.764mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5376.638mil)(7118.937mil,5384.512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.469mil < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7111.063mil,5392.386mil)(7118.937mil,5384.512mil) on Top Overlay Silk Text to Silk Clearance [6.469mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (7038mil,5340mil) on Top Overlay And Track (7115mil,5341.205mil)(7115mil,5356.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (5112mil,4307mil) on Top Overlay And Track (5071.693mil,4319.449mil)(5158.307mil,4319.449mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (5112mil,4307mil) on Top Overlay And Track (5158.307mil,4319.449mil)(5158.307mil,4500.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (5112mil,4307mil) on Top Overlay And Track (5177.195mil,4314.449mil)(5177.195mil,4495.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (5112mil,4307mil) on Top Overlay And Track (5177.195mil,4314.449mil)(5263.809mil,4314.449mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.884mil < 10mil) Between Text "C28" (5819mil,5122mil) on Top Overlay And Track (5660mil,5114.124mil)(6560mil,5114.124mil) on Top Overlay Silk Text to Silk Clearance [4.884mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (8665mil,4603mil) on Top Overlay And Track (8641.417mil,4616.604mil)(8818.583mil,4616.604mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.958mil < 10mil) Between Text "C8" (8723mil,4508mil) on Top Overlay And Track (8669.134mil,4501.614mil)(8810.866mil,4501.614mil) on Top Overlay Silk Text to Silk Clearance [1.958mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (8723mil,4508mil) on Top Overlay And Track (8732.126mil,4530.158mil)(8747.874mil,4530.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.525mil < 10mil) Between Text "C8" (8723mil,4508mil) on Top Overlay And Track (8732.165mil,4548.898mil)(8747.913mil,4548.898mil) on Top Overlay Silk Text to Silk Clearance [1.525mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (8723mil,4508mil) on Top Overlay And Track (8740.039mil,4501.614mil)(8740.039mil,4530.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.785mil < 10mil) Between Text "C8" (8723mil,4508mil) on Top Overlay And Track (8740.039mil,4548.898mil)(8740.039mil,4578.386mil) on Top Overlay Silk Text to Silk Clearance [1.785mil]
   Violation between Silk To Silk Clearance Constraint: (4.524mil < 10mil) Between Text "C9" (8529mil,4352mil) on Top Overlay And Track (8399.094mil,4345.392mil)(8532.953mil,4345.392mil) on Top Overlay Silk Text to Silk Clearance [4.524mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (8529mil,4352mil) on Top Overlay And Track (8532.953mil,4345.392mil)(8532.953mil,4545.392mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (8676.263mil,4812.472mil) on Top Overlay And Track (8664.203mil,4752.747mil)(8664.203mil,4831.487mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D5" (4619mil,3895mil) on Top Overlay And Text "U3" (4582mil,3908mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.731mil < 10mil) Between Text "IC1" (8436.785mil,4563.59mil) on Top Overlay And Track (8445.197mil,4611.693mil)(8594.803mil,4611.693mil) on Top Overlay Silk Text to Silk Clearance [8.731mil]
   Violation between Silk To Silk Clearance Constraint: (9.767mil < 10mil) Between Text "IC1" (8436.785mil,4563.59mil) on Top Overlay And Track (8445.197mil,4678.622mil)(8445.197mil,4611.693mil) on Top Overlay Silk Text to Silk Clearance [9.767mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (8864mil,4789mil) on Top Overlay And Text "R9" (8900.085mil,4809.834mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q2" (9031.974mil,4063.849mil) on Top Overlay And Track (8997.52mil,3691.142mil)(8997.52mil,4596.654mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (8845.727mil,4144.556mil) on Top Overlay And Track (8888.976mil,4049.99mil)(8888.976mil,4199.597mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R29" (8665mil,3800mil) on Top Overlay And Track (8671.457mil,3793.75mil)(8671.457mil,3935.482mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.313mil < 10mil) Between Text "R29" (8665mil,3800mil) on Top Overlay And Track (8671.457mil,3793.75mil)(8978.543mil,3793.75mil) on Top Overlay Silk Text to Silk Clearance [2.313mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (8494.475mil,4793.04mil) on Top Overlay And Track (8454.134mil,4828.386mil)(8595.866mil,4828.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.501mil < 10mil) Between Text "R8" (8494.475mil,4793.04mil) on Top Overlay And Track (8517.126mil,4780.158mil)(8532.874mil,4780.158mil) on Top Overlay Silk Text to Silk Clearance [8.501mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (8494.475mil,4793.04mil) on Top Overlay And Track (8517.165mil,4798.898mil)(8532.913mil,4798.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (8494.475mil,4793.04mil) on Top Overlay And Track (8525.039mil,4798.898mil)(8525.039mil,4828.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RV1" (5764mil,3171mil) on Top Overlay And Track (5685mil,3185mil)(6035mil,3185mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.049mil < 10mil) Between Text "T1" (6592mil,5197mil) on Top Overlay And Track (6621.966mil,5198.321mil)(6621.966mil,5388.479mil) on Top Overlay Silk Text to Silk Clearance [0.049mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "T1" (6592mil,5197mil) on Top Overlay And Track (6621.966mil,5198.321mil)(6997.163mil,5198.321mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (5402mil,3146mil) on Top Overlay And Track (5385mil,3165mil)(5685mil,3165mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :44

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=2000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 425
Waived Violations : 0
Time Elapsed        : 00:00:01