

================================================================
== Vitis HLS Report for 'writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:47:14 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        6|        7|  24.000 ns|  28.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeBackCacheDataDR_LOverRLoop  |        6|        6|         4|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      687|    -|
|Register             |        -|     -|      722|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      722|      822|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |r_fu_820_p2                       |         +|   0|  0|   9|           2|           1|
    |sub_ln344_1_fu_832_p2             |         -|   0|  0|   9|           1|           2|
    |sub_ln344_2_fu_844_p2             |         -|   0|  0|  10|           3|           2|
    |sub_ln344_fu_808_p2               |         -|   0|  0|   9|           1|           2|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_284                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |io_acc_block_signal_op147         |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op148         |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op149         |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op150         |       and|   0|  0|   2|           1|           1|
    |icmp_ln319_fu_826_p2              |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state5_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln150_fu_856_p2               |       xor|   0|  0|   2|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          25|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                        |   9|          2|    1|          2|
    |ap_phi_mux_r53_phi_fu_269_p6                   |  14|          3|    2|          6|
    |ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_2_phi_fu_506_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_3_phi_fu_642_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_4_phi_fu_793_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_2_phi_fu_489_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_3_phi_fu_625_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_4_phi_fu_774_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_2_phi_fu_472_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_3_phi_fu_608_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_4_phi_fu_755_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_1_81_phi_fu_335_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_2_85_phi_fu_455_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_3_89_phi_fu_591_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_4_phi_fu_736_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_2_phi_fu_438_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_3_phi_fu_574_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_4_phi_fu_717_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_2_phi_fu_421_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_3_phi_fu_557_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_4_phi_fu_698_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_2_phi_fu_404_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_3_phi_fu_540_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_4_phi_fu_679_p8     |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_1_80_phi_fu_283_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_2_84_phi_fu_387_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_3_88_phi_fu_523_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_4_phi_fu_660_p8     |  14|          3|   32|         96|
    |p_outData_0_0_0_0_07_blk_n                     |   9|          2|    1|          2|
    |p_outData_0_0_0_0_08_blk_n                     |   9|          2|    1|          2|
    |p_outData_0_0_0_0_09_blk_n                     |   9|          2|    1|          2|
    |p_outData_0_0_0_0_0_blk_n                      |   9|          2|    1|          2|
    |p_outData_0_1_0_0_010_blk_n                    |   9|          2|    1|          2|
    |p_outData_0_1_0_0_011_blk_n                    |   9|          2|    1|          2|
    |p_outData_0_1_0_0_012_blk_n                    |   9|          2|    1|          2|
    |p_outData_0_1_0_0_0_blk_n                      |   9|          2|    1|          2|
    |r53_reg_265                                    |   9|          2|    2|          4|
    |temp_M_imag_V_0_4_reg_789                      |  14|          3|   32|         96|
    |temp_M_imag_V_1_4_reg_770                      |  14|          3|   32|         96|
    |temp_M_imag_V_2_4_reg_751                      |  14|          3|   32|         96|
    |temp_M_imag_V_3_4_reg_732                      |  14|          3|   32|         96|
    |temp_M_real_V_0_4_reg_713                      |  14|          3|   32|         96|
    |temp_M_real_V_1_4_reg_694                      |  14|          3|   32|         96|
    |temp_M_real_V_2_4_reg_675                      |  14|          3|   32|         96|
    |temp_M_real_V_3_4_reg_656                      |  14|          3|   32|         96|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 687|        148| 1295|       3873|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |icmp_ln319_reg_1025        |   1|   0|    1|          0|
    |r53_reg_265                |   2|   0|    2|          0|
    |r_reg_1020                 |   2|   0|    2|          0|
    |sub_ln344_1_reg_1045       |   2|   0|    2|          0|
    |sub_ln344_2_reg_1059       |   2|   0|    2|          0|
    |sub_ln344_reg_1006         |   2|   0|    2|          0|
    |temp_M_imag_V_0_4_reg_789  |  32|   0|   32|          0|
    |temp_M_imag_V_0_reg_1037   |  32|   0|   32|          0|
    |temp_M_imag_V_1_4_reg_770  |  32|   0|   32|          0|
    |temp_M_imag_V_2_4_reg_751  |  32|   0|   32|          0|
    |temp_M_imag_V_3_1_fu_78    |  32|   0|   32|          0|
    |temp_M_imag_V_3_2_fu_82    |  32|   0|   32|          0|
    |temp_M_imag_V_3_3_fu_86    |  32|   0|   32|          0|
    |temp_M_imag_V_3_4_reg_732  |  32|   0|   32|          0|
    |temp_M_imag_V_3_fu_74      |  32|   0|   32|          0|
    |temp_M_real_V_0_4_reg_713  |  32|   0|   32|          0|
    |temp_M_real_V_0_reg_1029   |  32|   0|   32|          0|
    |temp_M_real_V_1_4_reg_694  |  32|   0|   32|          0|
    |temp_M_real_V_2_4_reg_675  |  32|   0|   32|          0|
    |temp_M_real_V_3_1_fu_94    |  32|   0|   32|          0|
    |temp_M_real_V_3_2_fu_98    |  32|   0|   32|          0|
    |temp_M_real_V_3_3_fu_102   |  32|   0|   32|          0|
    |temp_M_real_V_3_4_reg_656  |  32|   0|   32|          0|
    |temp_M_real_V_3_fu_90      |  32|   0|   32|          0|
    |xor_ln150_reg_1073         |   2|   0|    2|          0|
    |icmp_ln319_reg_1025        |  64|  32|    1|          0|
    |sub_ln344_reg_1006         |  64|  32|    2|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 722|  64|  597|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ext_blocking_n                             |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_str_blocking_n                             |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_int_blocking_n                             |  out|    1|  ap_ctrl_hs|  writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|p_outData_0_0_0_0_0_din                       |  out|   32|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_0_0_0_0_write                     |  out|    1|     ap_fifo|                                                                 p_outData_0_0_0_0_0|       pointer|
|p_outData_0_1_0_0_0_din                       |  out|   32|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_full_n                    |   in|    1|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_1_0_0_0_write                     |  out|    1|     ap_fifo|                                                                 p_outData_0_1_0_0_0|       pointer|
|p_outData_0_0_0_0_07_din                      |  out|   32|     ap_fifo|                                                                p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_full_n                   |   in|    1|     ap_fifo|                                                                p_outData_0_0_0_0_07|       pointer|
|p_outData_0_0_0_0_07_write                    |  out|    1|     ap_fifo|                                                                p_outData_0_0_0_0_07|       pointer|
|p_outData_0_1_0_0_010_din                     |  out|   32|     ap_fifo|                                                               p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_full_n                  |   in|    1|     ap_fifo|                                                               p_outData_0_1_0_0_010|       pointer|
|p_outData_0_1_0_0_010_write                   |  out|    1|     ap_fifo|                                                               p_outData_0_1_0_0_010|       pointer|
|p_outData_0_0_0_0_08_din                      |  out|   32|     ap_fifo|                                                                p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_full_n                   |   in|    1|     ap_fifo|                                                                p_outData_0_0_0_0_08|       pointer|
|p_outData_0_0_0_0_08_write                    |  out|    1|     ap_fifo|                                                                p_outData_0_0_0_0_08|       pointer|
|p_outData_0_1_0_0_011_din                     |  out|   32|     ap_fifo|                                                               p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_full_n                  |   in|    1|     ap_fifo|                                                               p_outData_0_1_0_0_011|       pointer|
|p_outData_0_1_0_0_011_write                   |  out|    1|     ap_fifo|                                                               p_outData_0_1_0_0_011|       pointer|
|p_outData_0_0_0_0_09_din                      |  out|   32|     ap_fifo|                                                                p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_full_n                   |   in|    1|     ap_fifo|                                                                p_outData_0_0_0_0_09|       pointer|
|p_outData_0_0_0_0_09_write                    |  out|    1|     ap_fifo|                                                                p_outData_0_0_0_0_09|       pointer|
|p_outData_0_1_0_0_012_din                     |  out|   32|     ap_fifo|                                                               p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_full_n                  |   in|    1|     ap_fifo|                                                               p_outData_0_1_0_0_012|       pointer|
|p_outData_0_1_0_0_012_write                   |  out|    1|     ap_fifo|                                                               p_outData_0_1_0_0_012|       pointer|
|p_digitReseversedOutputBuff_M_real_address0   |  out|    2|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0        |  out|    1|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_q0         |   in|   32|   ap_memory|                                                  p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real1_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real1_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real1|         array|
|p_digitReseversedOutputBuff_M_real2_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real2|         array|
|p_digitReseversedOutputBuff_M_real2_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real2|         array|
|p_digitReseversedOutputBuff_M_real2_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real2|         array|
|p_digitReseversedOutputBuff_M_real3_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_real3_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_real3|         array|
|p_digitReseversedOutputBuff_M_imag_address0   |  out|    2|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0        |  out|    1|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_q0         |   in|   32|   ap_memory|                                                  p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag4_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag4_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag4|         array|
|p_digitReseversedOutputBuff_M_imag5_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag5|         array|
|p_digitReseversedOutputBuff_M_imag5_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag5|         array|
|p_digitReseversedOutputBuff_M_imag5_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag5|         array|
|p_digitReseversedOutputBuff_M_imag6_address0  |  out|    2|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag6|         array|
|p_digitReseversedOutputBuff_M_imag6_ce0       |  out|    1|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag6|         array|
|p_digitReseversedOutputBuff_M_imag6_q0        |   in|   32|   ap_memory|                                                 p_digitReseversedOutputBuff_M_imag6|         array|
+----------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

