Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Aug 10 13:34:23 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.406        0.000                      0                   51        0.077        0.000                      0                   51        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
xxx/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             4.500        0.000                       0                    14  
xxx/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.169        0.000                      0                   31        0.248        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.406        0.000                      0                   20        0.077        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18  rr/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18  rr/red_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  rr/red_reg[3]_lopt_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18  rr/red_reg[3]_lopt_replica_7/C



---------------------------------------------------------------------------------------------------
From Clock:  xxx/inst/clk_in1
  To Clock:  xxx/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xxx/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.169ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 0.900ns (10.407%)  route 7.748ns (89.593%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           1.311     5.339    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.328     5.667 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.643     6.310    vga/p_0_in__0[6]
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    37.132    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism              0.506    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.062    37.479    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 31.169    

Slack (MET) :             32.420ns  (required time - arrival time)
  Source:                 vga/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 0.963ns (13.028%)  route 6.429ns (86.972%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419    -1.919 r  vga/vcs_reg[4]/Q
                         net (fo=15, routed)          4.911     2.992    vga/vc[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.296     3.288 r  vga/vcs[9]_i_4/O
                         net (fo=1, routed)           0.154     3.442    vga/vcs[9]_i_4_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.850     4.416    vga/vcs[9]_i_2_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.124     4.540 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.514     5.054    vga/p_0_in__0[3]
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    37.132    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism              0.506    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.067    37.474    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 32.420    

Slack (MET) :             32.448ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.900ns (12.061%)  route 6.562ns (87.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.768     4.796    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.328     5.124 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.124    vga/vcs[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    37.132    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism              0.506    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031    37.572    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.572    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 32.448    

Slack (MET) :             33.095ns  (required time - arrival time)
  Source:                 vga/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.963ns (14.086%)  route 5.874ns (85.914%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 37.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419    -1.919 r  vga/vcs_reg[4]/Q
                         net (fo=15, routed)          4.911     2.992    vga/vc[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.296     3.288 r  vga/vcs[9]_i_4/O
                         net (fo=1, routed)           0.154     3.442    vga/vcs[9]_i_4_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.809     4.375    vga/vcs[9]_i_2_n_0
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.499 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     4.499    vga/p_0_in__0[0]
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.514    37.131    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.531    37.662    
                         clock uncertainty           -0.098    37.565    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)        0.029    37.594    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.594    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                 33.095    

Slack (MET) :             33.148ns  (required time - arrival time)
  Source:                 vga/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 0.963ns (14.243%)  route 5.798ns (85.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419    -1.919 r  vga/vcs_reg[4]/Q
                         net (fo=15, routed)          4.911     2.992    vga/vc[0]
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.296     3.288 r  vga/vcs[9]_i_4/O
                         net (fo=1, routed)           0.154     3.442    vga/vcs[9]_i_4_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.733     4.299    vga/vcs[9]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     4.423 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     4.423    vga/p_0_in__0[9]
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    37.132    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism              0.506    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031    37.572    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         37.572    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 33.148    

Slack (MET) :             33.319ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.580ns (8.800%)  route 6.011ns (91.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 37.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          6.011     4.129    vga/vcs_reg[3]_0[2]
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.253 r  vga/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.253    vga/vcs[5]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  vga/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    37.133    vga/clk_out1
    SLICE_X5Y8           FDRE                                         r  vga/vcs_reg[5]/C
                         clock pessimism              0.506    37.639    
                         clock uncertainty           -0.098    37.542    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.031    37.573    vga/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.573    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                 33.319    

Slack (MET) :             34.216ns  (required time - arrival time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.732ns (12.821%)  route 4.977ns (87.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[0]/Q
                         net (fo=16, routed)          3.895     2.013    vga/vcs_reg[3]_0[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.124     2.137 r  vga/vcs[9]_i_3/O
                         net (fo=2, routed)           1.082     3.219    vga/vcs[9]_i_3_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I2_O)        0.152     3.371 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.371    vga/p_0_in__0[8]
    SLICE_X5Y10          FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    37.132    vga/clk_out1
    SLICE_X5Y10          FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.506    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.047    37.588    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 34.216    

Slack (MET) :             34.718ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.642ns (12.410%)  route 4.531ns (87.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.633    -2.337    vga/clk_out1
    SLICE_X2Y14          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518    -1.819 r  vga/hcs_reg[8]/Q
                         net (fo=13, routed)          4.531     2.712    vga/hc[8]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.836 r  vga/vsenable_i_1/O
                         net (fo=1, routed)           0.000     2.836    vga/load
    SLICE_X4Y12          FDRE                                         r  vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.513    37.130    vga/clk_out1
    SLICE_X4Y12          FDRE                                         r  vga/vsenable_reg/C
                         clock pessimism              0.493    37.623    
                         clock uncertainty           -0.098    37.526    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.029    37.555    vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 34.718    

Slack (MET) :             34.720ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.642ns (12.409%)  route 4.532ns (87.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.633    -2.337    vga/clk_out1
    SLICE_X2Y14          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518    -1.819 f  vga/hcs_reg[8]/Q
                         net (fo=13, routed)          4.532     2.713    vga/hc[8]
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     2.837 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     2.837    vga/p_0_in[5]
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    37.129    vga/clk_out1
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.098    37.525    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.032    37.557    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.557    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 34.720    

Slack (MET) :             35.019ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.642ns (13.173%)  route 4.232ns (86.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.633    -2.337    vga/clk_out1
    SLICE_X2Y14          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518    -1.819 r  vga/hcs_reg[8]/Q
                         net (fo=13, routed)          4.232     2.413    vga/hc[8]
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.124     2.537 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     2.537    vga/hcs[9]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162    41.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    37.129    vga/clk_out1
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism              0.493    37.622    
                         clock uncertainty           -0.098    37.525    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.031    37.556    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         37.556    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 35.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X5Y10          FDRE                                         r  vga/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/vcs_reg[8]/Q
                         net (fo=10, routed)          0.170    -0.505    vga/vc[4]
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.042    -0.463 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.463    vga/p_0_in__0[8]
    SLICE_X5Y10          FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X5Y10          FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.105    -0.712    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592    -0.816    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.652 r  vga/hcs_reg[2]/Q
                         net (fo=13, routed)          0.177    -0.474    vga/hc[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.043    -0.431 r  vga/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    vga/hcs[3]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[3]/C
                         clock pessimism              0.426    -0.816    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.131    -0.685    vga/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/vcs_reg[0]/Q
                         net (fo=16, routed)          0.182    -0.494    vga/vcs_reg[3]_0[0]
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.042    -0.452 r  vga/vcs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    vga/p_0_in__0[1]
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[1]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.107    -0.710    vga/vcs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/vcs_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.492    vga/vcs_reg[3]_0[0]
    SLICE_X5Y11          LUT5 (Prop_lut5_I2_O)        0.043    -0.449 r  vga/vcs[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    vga/p_0_in__0[4]
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[4]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.107    -0.710    vga/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X6Y11          FDRE                                         r  vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  vga/hcs_reg[1]/Q
                         net (fo=18, routed)          0.190    -0.463    vga/hc[1]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.043    -0.420 r  vga/hcs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    vga/p_0_in[1]
    SLICE_X6Y11          FDRE                                         r  vga/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X6Y11          FDRE                                         r  vga/hcs_reg[1]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.133    -0.684    vga/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592    -0.816    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.652 r  vga/hcs_reg[2]/Q
                         net (fo=13, routed)          0.177    -0.474    vga/hc[2]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.045    -0.429 r  vga/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.429    vga/hcs[2]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[2]/C
                         clock pessimism              0.426    -0.816    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.696    vga/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592    -0.816    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  vga/vcs_reg[3]/Q
                         net (fo=18, routed)          0.172    -0.502    vga/vcs_reg[3]_0[3]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.457 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.457    vga/vcs[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863    -1.241    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.092    -0.724    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589    -0.819    vga/clk_out1
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  vga/hcs_reg[5]/Q
                         net (fo=15, routed)          0.173    -0.505    vga/hc[5]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045    -0.460 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    vga/p_0_in[5]
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.859    -1.245    vga/clk_out1
    SLICE_X4Y13          FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism              0.426    -0.819    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.727    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.676 f  vga/vcs_reg[0]/Q
                         net (fo=16, routed)          0.182    -0.494    vga/vcs_reg[3]_0[0]
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.045    -0.449 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    vga/p_0_in__0[0]
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091    -0.726    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.440     0.440    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.591    -0.817    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  vga/vcs_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.492    vga/vcs_reg[3]_0[0]
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.045    -0.447 r  vga/vcs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    vga/p_0_in__0[2]
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          0.480     0.480    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862    -1.242    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.092    -0.725    vga/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    xxx/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y13      vga/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y11      vga/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y12      vga/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y12      vga/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y13      vga/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y13      vga/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      vga/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      vga/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      vga/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      vga/hcs_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      vga/hcs_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      vga/hcs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      vga/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      vga/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      vga/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y11      vga/vcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y11      vga/vcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y11      vga/vcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y11      vga/vcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y8       vga/vcs_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      vga/hcs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    xxx/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 1.148ns (7.554%)  route 14.048ns (92.446%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.379    12.858    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.067    13.264    rr/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.186ns  (logic 1.148ns (7.559%)  route 14.038ns (92.441%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.369    12.848    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.069    13.262    rr/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.186ns  (logic 1.148ns (7.559%)  route 14.038ns (92.441%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.369    12.848    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.057    13.274    rr/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.000ns  (logic 1.148ns (7.653%)  route 13.852ns (92.347%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.183    12.662    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.066    13.265    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 1.148ns (7.655%)  route 13.849ns (92.345%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.180    12.659    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.058    13.273    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.000ns  (logic 1.148ns (7.653%)  route 13.852ns (92.347%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          3.183    12.662    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.054    13.277    rr/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.803ns  (logic 1.148ns (7.755%)  route 13.655ns (92.245%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.986    12.465    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.075    13.256    rr/red_reg[3]
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.803ns  (logic 1.148ns (7.755%)  route 13.655ns (92.245%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.986    12.465    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.063    13.268    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.784ns  (logic 1.148ns (7.765%)  route 13.636ns (92.235%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.967    12.446    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.061    13.270    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.755ns  (logic 1.148ns (7.781%)  route 13.607ns (92.219%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        5.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 13.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.233     1.233    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.632    -2.338    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  vga/vcs_reg[2]/Q
                         net (fo=16, routed)          5.794     3.912    vga/vcs_reg[3]_0[2]
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.116     4.028 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.972     5.000    vga/vcs[7]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.328     5.328 r  vga/R_reg_i_11/O
                         net (fo=1, routed)           1.563     6.891    vga/R_reg_i_11_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     7.015 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.340     9.355    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.938    12.417    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.145    13.533    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000    13.533    
                         clock uncertainty           -0.202    13.331    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.089    13.242    rr/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 0.337ns (4.634%)  route 6.935ns (95.366%))
  Logic Levels:           0  
  Clock Path Skew:        6.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns
    Source Clock Delay      (SCD):    -2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.514    -2.869    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.337    -2.532 r  vga/vcs_reg[1]/Q
                         net (fo=16, routed)          6.935     4.403    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y4          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.447     3.905    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     3.905    
                         clock uncertainty            0.202     4.107    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.219     4.326    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -4.326    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 0.337ns (4.634%)  route 6.935ns (95.366%))
  Logic Levels:           0  
  Clock Path Skew:        6.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns
    Source Clock Delay      (SCD):    -2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.514    -2.869    vga/clk_out1
    SLICE_X5Y11          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.337    -2.532 r  vga/vcs_reg[1]/Q
                         net (fo=16, routed)          6.935     4.403    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y4          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.444     3.903    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     3.903    
                         clock uncertainty            0.202     4.105    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.219     4.324    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.567ns (7.694%)  route 6.802ns (92.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.578     4.501    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.196     4.338    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.567ns (7.711%)  route 6.786ns (92.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.562     4.485    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.180     4.322    rr/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.567ns (7.711%)  route 6.786ns (92.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.562     4.485    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.174     4.316    rr/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.567ns (7.711%)  route 6.786ns (92.289%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.562     4.485    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.167     4.309    rr/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.567ns (7.680%)  route 6.816ns (92.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.591     4.515    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.186     4.328    rr/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.567ns (7.680%)  route 6.816ns (92.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.591     4.515    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.178     4.320    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -4.320    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.567ns (7.517%)  route 6.976ns (92.483%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.751     4.674    rr/vcs_reg[9]
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X1Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.199     4.341    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.567ns (7.514%)  route 6.979ns (92.486%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=15, routed)          1.162     1.162    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    -2.868    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.367    -2.501 f  vga/vcs_reg[9]/Q
                         net (fo=8, routed)           2.220    -0.281    vga/vc[5]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.100    -0.181 r  vga/R_reg_i_7/O
                         net (fo=2, routed)           2.004     1.823    vga/red_reg[3]_1
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.100     1.923 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.754     4.677    rr/vcs_reg[9]
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=15, routed)          2.482     3.941    rr/clk
    SLICE_X0Y18          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.202     4.142    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.193     4.335    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  0.342    





