vendor_name = ModelSim
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/display_converter.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/mux_10to1.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/xor_module.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/or_module.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/and_module.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/deco_2_4.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/adder_nbits.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_adder.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_substractor.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/substractor_nbits.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/shifter_nbits.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_tb.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_multiplicator.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/multiplicator_nbits.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_divider.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_moduler.sv
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/moduler_nbits.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_divide_1am.tdf
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/db/alt_u_div_kse.tdf
source_file = 1, C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_divide_42m.tdf
design_name = ALU
instance = comp, \neg_flag~output , neg_flag~output, ALU, 1
instance = comp, \zr_flag~output , zr_flag~output, ALU, 1
instance = comp, \cry_flag~output , cry_flag~output, ALU, 1
instance = comp, \of_flag~output , of_flag~output, ALU, 1
instance = comp, \result[0]~output , result[0]~output, ALU, 1
instance = comp, \result[1]~output , result[1]~output, ALU, 1
instance = comp, \result[2]~output , result[2]~output, ALU, 1
instance = comp, \result[3]~output , result[3]~output, ALU, 1
instance = comp, \led_disp1[0]~output , led_disp1[0]~output, ALU, 1
instance = comp, \led_disp1[1]~output , led_disp1[1]~output, ALU, 1
instance = comp, \led_disp1[2]~output , led_disp1[2]~output, ALU, 1
instance = comp, \led_disp1[3]~output , led_disp1[3]~output, ALU, 1
instance = comp, \led_disp1[4]~output , led_disp1[4]~output, ALU, 1
instance = comp, \led_disp1[5]~output , led_disp1[5]~output, ALU, 1
instance = comp, \led_disp1[6]~output , led_disp1[6]~output, ALU, 1
instance = comp, \led_disp2[0]~output , led_disp2[0]~output, ALU, 1
instance = comp, \led_disp2[1]~output , led_disp2[1]~output, ALU, 1
instance = comp, \led_disp2[2]~output , led_disp2[2]~output, ALU, 1
instance = comp, \led_disp2[3]~output , led_disp2[3]~output, ALU, 1
instance = comp, \led_disp2[4]~output , led_disp2[4]~output, ALU, 1
instance = comp, \led_disp2[5]~output , led_disp2[5]~output, ALU, 1
instance = comp, \led_disp2[6]~output , led_disp2[6]~output, ALU, 1
instance = comp, \s[3]~input , s[3]~input, ALU, 1
instance = comp, \b[3]~input , b[3]~input, ALU, 1
instance = comp, \a[3]~input , a[3]~input, ALU, 1
instance = comp, \a[0]~input , a[0]~input, ALU, 1
instance = comp, \a[1]~input , a[1]~input, ALU, 1
instance = comp, \b[0]~input , b[0]~input, ALU, 1
instance = comp, \b[1]~input , b[1]~input, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[1].f|or1 , adder|generate_N_bit_Adder[1].f|or1, ALU, 1
instance = comp, \b[2]~input , b[2]~input, ALU, 1
instance = comp, \a[2]~input , a[2]~input, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[2].f|or1 , adder|generate_N_bit_Adder[2].f|or1, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[3].f|xor2 , adder|generate_N_bit_Adder[3].f|xor2, ALU, 1
instance = comp, \s[2]~input , s[2]~input, ALU, 1
instance = comp, \s[1]~input , s[1]~input, ALU, 1
instance = comp, \s[0]~input , s[0]~input, ALU, 1
instance = comp, \shifter|generate_shifter_nbits[0].or0~0 , shifter|generate_shifter_nbits[0].or0~0, ALU, 1
instance = comp, \mux_neg_flag|Mux3~1 , mux_neg_flag|Mux3~1, ALU, 1
instance = comp, \multiplicator|Add1~33 , multiplicator|Add1~33, ALU, 1
instance = comp, \multiplicator|Add1~29 , multiplicator|Add1~29, ALU, 1
instance = comp, \multiplicator|Add0~1 , multiplicator|Add0~1, ALU, 1
instance = comp, \multiplicator|Add1~5 , multiplicator|Add1~5, ALU, 1
instance = comp, \multiplicator|Add1~9 , multiplicator|Add1~9, ALU, 1
instance = comp, \multiplicator|Add1~1 , multiplicator|Add1~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[0] , divider|Div0|auto_generated|divider|divider|selnose[0], ALU, 1
instance = comp, \divider|Equal0~0 , divider|Equal0~0, ALU, 1
instance = comp, \substractor|generate_N_bit_Adder[1].f|u7 , substractor|generate_N_bit_Adder[1].f|u7, ALU, 1
instance = comp, \substractor|generate_N_bit_Adder[2].f|u7 , substractor|generate_N_bit_Adder[2].f|u7, ALU, 1
instance = comp, \substractor|generate_N_bit_Adder[3].f|u2 , substractor|generate_N_bit_Adder[3].f|u2, ALU, 1
instance = comp, \mux_neg_flag|Mux3~9 , mux_neg_flag|Mux3~9, ALU, 1
instance = comp, \mux_neg_flag|Mux3~0 , mux_neg_flag|Mux3~0, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , moduler|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , moduler|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|selnose[0] , moduler|Mod0|auto_generated|divider|divider|selnose[0], ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1 , moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~1, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5 , moduler|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~5, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|StageOut[5]~0 , moduler|Mod0|auto_generated|divider|divider|StageOut[5]~0, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|StageOut[0]~1 , moduler|Mod0|auto_generated|divider|divider|StageOut[0]~1, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|selnose[5] , moduler|Mod0|auto_generated|divider|divider|selnose[5], ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , moduler|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|selnose[10] , moduler|Mod0|auto_generated|divider|divider|selnose[10], ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|StageOut[5]~2 , moduler|Mod0|auto_generated|divider|divider|StageOut[5]~2, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|StageOut[4]~3 , moduler|Mod0|auto_generated|divider|divider|StageOut[4]~3, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~22 , moduler|Mod0|auto_generated|divider|divider|op_4~22, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~9 , moduler|Mod0|auto_generated|divider|divider|op_4~9, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~17 , moduler|Mod0|auto_generated|divider|divider|op_4~17, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~13 , moduler|Mod0|auto_generated|divider|divider|op_4~13, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~1 , moduler|Mod0|auto_generated|divider|divider|op_4~1, ALU, 1
instance = comp, \moduler|Mod0|auto_generated|divider|divider|op_4~5 , moduler|Mod0|auto_generated|divider|divider|op_4~5, ALU, 1
instance = comp, \moduler|result[3]~0 , moduler|result[3]~0, ALU, 1
instance = comp, \mux_neg_flag|Mux3~5 , mux_neg_flag|Mux3~5, ALU, 1
instance = comp, \mux_neg_flag|Mux3~2 , mux_neg_flag|Mux3~2, ALU, 1
instance = comp, \shifter|rs_or~0 , shifter|rs_or~0, ALU, 1
instance = comp, \mux_zr_flag|Mux3~2 , mux_zr_flag|Mux3~2, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[2].f|xor1 , adder|generate_N_bit_Adder[2].f|xor1, ALU, 1
instance = comp, \adder|Equal0~0 , adder|Equal0~0, ALU, 1
instance = comp, \mux_zr_flag|Mux3~3 , mux_zr_flag|Mux3~3, ALU, 1
instance = comp, \mux_zr_flag|Mux3~0 , mux_zr_flag|Mux3~0, ALU, 1
instance = comp, \mux_zr_flag|Mux3~1 , mux_zr_flag|Mux3~1, ALU, 1
instance = comp, \moduler|remainder[1]~1 , moduler|remainder[1]~1, ALU, 1
instance = comp, \moduler|remainder[2]~0 , moduler|remainder[2]~0, ALU, 1
instance = comp, \moduler|Equal1~0 , moduler|Equal1~0, ALU, 1
instance = comp, \moduler|result[3]~1 , moduler|result[3]~1, ALU, 1
instance = comp, \moduler|Equal1~1 , moduler|Equal1~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[0]~0 , divider|Div0|auto_generated|divider|divider|StageOut[0]~0, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[5] , divider|Div0|auto_generated|divider|divider|selnose[5], ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[10] , divider|Div0|auto_generated|divider|divider|selnose[10], ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[5]~1 , divider|Div0|auto_generated|divider|divider|StageOut[5]~1, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[5]~2 , divider|Div0|auto_generated|divider|divider|StageOut[5]~2, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[4]~3 , divider|Div0|auto_generated|divider|divider|StageOut[4]~3, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~22 , divider|Div0|auto_generated|divider|divider|op_4~22, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~18 , divider|Div0|auto_generated|divider|divider|op_4~18, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~14 , divider|Div0|auto_generated|divider|divider|op_4~14, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~10 , divider|Div0|auto_generated|divider|divider|op_4~10, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~6 , divider|Div0|auto_generated|divider|divider|op_4~6, ALU, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~1 , divider|Div0|auto_generated|divider|divider|op_4~1, ALU, 1
instance = comp, \divider|Equal1~0 , divider|Equal1~0, ALU, 1
instance = comp, \multiplicator|Equal0~0 , multiplicator|Equal0~0, ALU, 1
instance = comp, \mux_zr_flag|Mux3~4 , mux_zr_flag|Mux3~4, ALU, 1
instance = comp, \mux_zr_flag|Mux3~5 , mux_zr_flag|Mux3~5, ALU, 1
instance = comp, \multiplicator|Add0~5 , multiplicator|Add0~5, ALU, 1
instance = comp, \multiplicator|Add0~9 , multiplicator|Add0~9, ALU, 1
instance = comp, \multiplicator|Add1~37 , multiplicator|Add1~37, ALU, 1
instance = comp, \multiplicator|Add1~41 , multiplicator|Add1~41, ALU, 1
instance = comp, \multiplicator|Add1~13 , multiplicator|Add1~13, ALU, 1
instance = comp, \multiplicator|Add1~17 , multiplicator|Add1~17, ALU, 1
instance = comp, \multiplicator|Add0~13 , multiplicator|Add0~13, ALU, 1
instance = comp, \multiplicator|Add0~17 , multiplicator|Add0~17, ALU, 1
instance = comp, \multiplicator|Add1~45 , multiplicator|Add1~45, ALU, 1
instance = comp, \multiplicator|Add1~21 , multiplicator|Add1~21, ALU, 1
instance = comp, \multiplicator|Add1~25 , multiplicator|Add1~25, ALU, 1
instance = comp, \mux_cry_flag|Mux3~2 , mux_cry_flag|Mux3~2, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[3].f|or1 , adder|generate_N_bit_Adder[3].f|or1, ALU, 1
instance = comp, \mux_cry_flag|Mux3~3 , mux_cry_flag|Mux3~3, ALU, 1
instance = comp, \mux_cry_flag|Mux3~1 , mux_cry_flag|Mux3~1, ALU, 1
instance = comp, \mux_cry_flag|Mux3~0 , mux_cry_flag|Mux3~0, ALU, 1
instance = comp, \mux_cry_flag|Mux3~4 , mux_cry_flag|Mux3~4, ALU, 1
instance = comp, \mux_of_flag|Mux3~0 , mux_of_flag|Mux3~0, ALU, 1
instance = comp, \mux_of_flag|Mux3~1 , mux_of_flag|Mux3~1, ALU, 1
instance = comp, \muxresult|Mux3~3 , muxresult|Mux3~3, ALU, 1
instance = comp, \muxresult|Mux3~0 , muxresult|Mux3~0, ALU, 1
instance = comp, \muxresult|Mux3~1 , muxresult|Mux3~1, ALU, 1
instance = comp, \muxresult|Mux3~2 , muxresult|Mux3~2, ALU, 1
instance = comp, \adder|generate_N_bit_Adder[0].f|xor1 , adder|generate_N_bit_Adder[0].f|xor1, ALU, 1
instance = comp, \muxresult|Mux3~4 , muxresult|Mux3~4, ALU, 1
instance = comp, \muxresult|Mux3~5 , muxresult|Mux3~5, ALU, 1
instance = comp, \and_decoder0~0 , and_decoder0~0, ALU, 1
instance = comp, \muxresult|Mux2~0 , muxresult|Mux2~0, ALU, 1
instance = comp, \muxresult|Mux2~2 , muxresult|Mux2~2, ALU, 1
instance = comp, \muxresult|Mux2~8 , muxresult|Mux2~8, ALU, 1
instance = comp, \muxresult|Mux2~7 , muxresult|Mux2~7, ALU, 1
instance = comp, \muxresult|Mux2~1 , muxresult|Mux2~1, ALU, 1
instance = comp, \muxresult|Mux2~3 , muxresult|Mux2~3, ALU, 1
instance = comp, \muxresult|Mux2~4 , muxresult|Mux2~4, ALU, 1
instance = comp, \muxresult|Mux2~5 , muxresult|Mux2~5, ALU, 1
instance = comp, \muxresult|Mux2~6 , muxresult|Mux2~6, ALU, 1
instance = comp, \muxresult|Mux2~9 , muxresult|Mux2~9, ALU, 1
instance = comp, \muxresult|Mux1~2 , muxresult|Mux1~2, ALU, 1
instance = comp, \muxresult|Mux1~3 , muxresult|Mux1~3, ALU, 1
instance = comp, \muxresult|Mux1~0 , muxresult|Mux1~0, ALU, 1
instance = comp, \muxresult|Mux1~1 , muxresult|Mux1~1, ALU, 1
instance = comp, \muxresult|Mux1~4 , muxresult|Mux1~4, ALU, 1
instance = comp, \muxresult|Mux1~5 , muxresult|Mux1~5, ALU, 1
instance = comp, \mux_neg_flag|Mux3~4 , mux_neg_flag|Mux3~4, ALU, 1
instance = comp, \mux_neg_flag|Mux3~3 , mux_neg_flag|Mux3~3, ALU, 1
instance = comp, \muxresult|Mux0~0 , muxresult|Mux0~0, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
