// Seed: 3491703028
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7
    , id_12,
    input supply1 id_8,
    input wand id_9,
    input wor id_10
);
  wire [1 : 1 'h0] id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd27,
    parameter id_5 = 32'd4
) (
    output tri1 id_0
    , id_8,
    input tri id_1,
    input tri0 _id_2,
    output wand id_3,
    input tri0 id_4,
    input supply0 _id_5,
    input tri0 id_6
);
  logic [id_5 : id_2] id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_3,
      id_3,
      id_4,
      id_1,
      id_0,
      id_1,
      id_6,
      id_4
  );
endmodule
