
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.50

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency clk_counter[19]$_DFFE_PN0P_/CLK ^
  -0.35 target latency data_out[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ rx_sync$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.89   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.35 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.15    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.35 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     1    0.00    0.03    0.36    0.71 v rx_meta$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         rx_meta (net)
                  0.03    0.00    0.71 v rx_sync$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.35 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.35   clock reconvergence pessimism
                          0.00    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    57    0.29    0.30    0.31    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.30    0.00    1.20 ^ bit_index[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ bit_index[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.14    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.17    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.07    0.00    0.34 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.70 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[7] (net)
                  0.04    0.00    0.70 v _337_/A (sky130_fd_sc_hd__buf_4)
     9    0.03    0.06    0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.06    0.00    0.87 v _338_/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.57    0.53    1.39 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
                                         _062_ (net)
                  0.57    0.00    1.39 ^ _339_/D (sky130_fd_sc_hd__nand4_4)
     4    0.02    0.17    0.21    1.60 v _339_/Y (sky130_fd_sc_hd__nand4_4)
                                         _063_ (net)
                  0.17    0.00    1.60 v _353_/A (sky130_fd_sc_hd__nor4_4)
     9    0.05    0.74    0.73    2.34 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
                                         _000_ (net)
                  0.74    0.00    2.34 ^ _597_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.39    2.72 v _597_/X (sky130_fd_sc_hd__mux2_1)
                                         _040_ (net)
                  0.06    0.00    2.72 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.72   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.12    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    57    0.29    0.30    0.31    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.30    0.00    1.20 ^ bit_index[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ bit_index[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.14    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.17    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.07    0.00    0.34 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.70 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[7] (net)
                  0.04    0.00    0.70 v _337_/A (sky130_fd_sc_hd__buf_4)
     9    0.03    0.06    0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.06    0.00    0.87 v _338_/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.57    0.53    1.39 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
                                         _062_ (net)
                  0.57    0.00    1.39 ^ _339_/D (sky130_fd_sc_hd__nand4_4)
     4    0.02    0.17    0.21    1.60 v _339_/Y (sky130_fd_sc_hd__nand4_4)
                                         _063_ (net)
                  0.17    0.00    1.60 v _353_/A (sky130_fd_sc_hd__nor4_4)
     9    0.05    0.74    0.73    2.34 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
                                         _000_ (net)
                  0.74    0.00    2.34 ^ _597_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.39    2.72 v _597_/X (sky130_fd_sc_hd__mux2_1)
                                         _040_ (net)
                  0.06    0.00    2.72 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.72   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.34 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.34   clock reconvergence pessimism
                         -0.12    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7479157447814941

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5024

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.024366840720176697

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6652

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.34 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.34 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.70 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
   0.53    1.39 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
   0.21    1.60 v _339_/Y (sky130_fd_sc_hd__nand4_4)
   0.73    2.34 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
   0.39    2.72 v _597_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.72 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.72   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.34 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.34   clock reconvergence pessimism
  -0.12    5.22   library setup time
           5.22   data required time
---------------------------------------------------------
           5.22   data required time
          -2.72   data arrival time
---------------------------------------------------------
           2.50   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.36    0.71 v rx_meta$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
   0.00    0.71 v rx_sync$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
           0.71   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.35 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.35   clock reconvergence pessimism
   0.00    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.71   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3384

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3461

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.7243

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.4978

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
91.685938

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.30e-04   6.33e-05   7.85e-10   5.93e-04  37.7%
Combinational          1.86e-04   3.19e-04   9.46e-10   5.05e-04  32.1%
Clock                  2.85e-04   1.90e-04   1.10e-10   4.75e-04  30.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.00e-03   5.72e-04   1.84e-09   1.57e-03 100.0%
                          63.6%      36.4%       0.0%
