// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/03/2020 18:10:19"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Demo (
	VGA_CLK,
	CLOCK_50,
	KEY,
	VGA_BLANK_N,
	VGA_HS,
	VGA_VS,
	VGA_SYNC_N,
	VGA_B,
	VGA_G,
	VGA_R);
output 	VGA_CLK;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	VGA_BLANK_N;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_SYNC_N;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst|Add4~0_combout ;
wire \inst|Add4~6_combout ;
wire \inst|Add4~12_combout ;
wire \inst|Add5~4_combout ;
wire \inst|Add5~6_combout ;
wire \inst|Add5~10_combout ;
wire \inst|Add5~12_combout ;
wire \inst|Add5~21 ;
wire \inst|Add5~22_combout ;
wire \inst|Add2~10_combout ;
wire \inst|Add2~14_combout ;
wire \inst|Add3~2_combout ;
wire \inst|Add3~4_combout ;
wire \inst|Add3~6_combout ;
wire \inst|Add3~8_combout ;
wire \inst|Add3~12_combout ;
wire \inst|Add3~16_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Mult1|auto_generated|mac_out2~dataout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_out2~0 ;
wire \inst|Mult1|auto_generated|mac_out2~1 ;
wire \inst|Mult1|auto_generated|mac_out2~2 ;
wire \inst|Mult1|auto_generated|mac_out2~3 ;
wire \inst|Mult1|auto_generated|mac_out2~4 ;
wire \inst|Mult1|auto_generated|mac_out2~5 ;
wire \inst|Mult1|auto_generated|mac_out2~6 ;
wire \inst|Mult1|auto_generated|mac_out2~7 ;
wire \inst|Mult1|auto_generated|mac_out2~8 ;
wire \inst|Mult1|auto_generated|mac_out2~9 ;
wire \inst|Mult1|auto_generated|mac_out2~10 ;
wire \inst|Mult1|auto_generated|mac_out2~11 ;
wire \inst|Mult1|auto_generated|mac_out2~12 ;
wire \inst|Mult1|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_out2~0 ;
wire \inst|Mult0|auto_generated|mac_out2~1 ;
wire \inst|Mult0|auto_generated|mac_out2~2 ;
wire \inst|Mult0|auto_generated|mac_out2~3 ;
wire \inst|Mult0|auto_generated|mac_out2~4 ;
wire \inst|Mult0|auto_generated|mac_out2~5 ;
wire \inst|Mult0|auto_generated|mac_out2~6 ;
wire \inst|Mult0|auto_generated|mac_out2~7 ;
wire \inst|Mult0|auto_generated|mac_out2~8 ;
wire \inst|Mult0|auto_generated|mac_out2~9 ;
wire \inst|Mult0|auto_generated|mac_out2~10 ;
wire \inst|Mult0|auto_generated|mac_out2~11 ;
wire \inst|Mult0|auto_generated|mac_out2~12 ;
wire \inst|Mult0|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~14 ;
wire \inst|Mult0|auto_generated|mac_out2~15 ;
wire \inst|Add1~6_combout ;
wire \inst|Add1~14_combout ;
wire \inst|Add1~16_combout ;
wire \inst|Add1~18_combout ;
wire \inst|Add1~26_combout ;
wire \inst|Add1~32_combout ;
wire \inst|Add10~5_combout ;
wire \inst|Add10~12 ;
wire \inst|Add8~13_combout ;
wire \inst|Add10~14_combout ;
wire \inst|Add8~18 ;
wire \inst|Add8~21_combout ;
wire \inst|LSPflag~0_combout ;
wire \inst|LSPflag:romID[1]~2_combout ;
wire \inst|LessThan13~1_combout ;
wire \inst|VGA_B[7]~0_combout ;
wire \inst|VGA_B[7]~1_combout ;
wire \inst|VGA_G[4]~5_combout ;
wire \inst|VGA_G[4]~6_combout ;
wire \inst_gen|gen~2_combout ;
wire \inst_gen|gen~4_combout ;
wire \inst|Add8~0_combout ;
wire \inst|Add7~0_combout ;
wire \inst|Add10~7_combout ;
wire \inst|Add8~8_combout ;
wire \inst|Add7~2_combout ;
wire \inst|Add8~12_combout ;
wire \inst|Add10~16_combout ;
wire \inst|Add8~20_combout ;
wire \inst_gen|LessThan6~0_combout ;
wire \inst_gen|LessThan6~1_combout ;
wire \inst|VGA_G[5]~8_combout ;
wire \VGA_CLK~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \inst_gen|gen:xcounter[0]~1_combout ;
wire \inst_gen|gen:xcounter[0]~2 ;
wire \inst_gen|gen:xcounter[1]~2 ;
wire \inst_gen|gen:xcounter[2]~1_combout ;
wire \KEY[0]~input_o ;
wire \inst_gen|gen:xcounter[2]~q ;
wire \inst_gen|gen:xcounter[2]~2 ;
wire \inst_gen|gen:xcounter[3]~2 ;
wire \inst_gen|gen:xcounter[4]~2 ;
wire \inst_gen|gen:xcounter[5]~1_combout ;
wire \inst_gen|gen:xcounter[5]~q ;
wire \inst_gen|gen:xcounter[5]~2 ;
wire \inst_gen|gen:xcounter[6]~1_combout ;
wire \inst_gen|gen:xcounter[6]~q ;
wire \inst_gen|gen:xcounter[6]~2 ;
wire \inst_gen|gen:xcounter[7]~1_combout ;
wire \inst_gen|gen:xcounter[7]~q ;
wire \inst_gen|gen:xcounter[7]~2 ;
wire \inst_gen|gen:xcounter[8]~1_combout ;
wire \inst_gen|gen:xcounter[8]~q ;
wire \inst_gen|LessThan6~2_combout ;
wire \inst_gen|gen:xcounter[8]~2 ;
wire \inst_gen|gen:xcounter[9]~1_combout ;
wire \inst_gen|gen:xcounter[9]~q ;
wire \inst_gen|gen:xcounter[9]~2 ;
wire \inst_gen|gen:xcounter[10]~1_combout ;
wire \inst_gen|gen:xcounter[10]~q ;
wire \inst_gen|LessThan6~3_combout ;
wire \inst_gen|gen:xcounter[0]~q ;
wire \inst_gen|VGA_CLK~feeder_combout ;
wire \inst_gen|VGA_CLK~q ;
wire \inst1|VGA_CLK~0_combout ;
wire \inst1|VGA_CLK~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \inst_gen|gen:yr[0]~2 ;
wire \inst_gen|gen:yr[1]~2 ;
wire \inst_gen|gen:yr[2]~1_combout ;
wire \inst_gen|gen:yr[8]~1_combout ;
wire \inst_gen|gen:yr[8]~q ;
wire \inst_gen|LessThan7~1_combout ;
wire \inst_gen|LessThan7~0_combout ;
wire \inst_gen|LessThan7~2_combout ;
wire \inst_gen|gen:yr[2]~q ;
wire \inst_gen|gen:yr[2]~2 ;
wire \inst_gen|gen:yr[3]~1_combout ;
wire \inst_gen|gen:yr[3]~q ;
wire \inst_gen|gen:yr[3]~2 ;
wire \inst_gen|gen:yr[4]~1_combout ;
wire \inst_gen|gen:yr[4]~q ;
wire \inst_gen|gen:yr[4]~2 ;
wire \inst_gen|gen:yr[5]~1_combout ;
wire \inst_gen|gen:yr[5]~q ;
wire \inst_gen|gen:yr[5]~2 ;
wire \inst_gen|gen:yr[6]~2 ;
wire \inst_gen|gen:yr[7]~1_combout ;
wire \inst_gen|gen:yr[7]~q ;
wire \inst_gen|gen:yr[7]~2 ;
wire \inst_gen|gen:yr[8]~2 ;
wire \inst_gen|gen:yr[9]~1_combout ;
wire \inst_gen|gen:yr[9]~q ;
wire \inst_gen|gen~0_combout ;
wire \inst_gen|gen:yr[6]~1_combout ;
wire \inst_gen|gen:yr[6]~q ;
wire \inst_gen|LessThan5~0_combout ;
wire \inst_gen|gen~1_combout ;
wire \inst_gen|VGA_BLANK~q ;
wire \inst1|VGA_BLANK_N~feeder_combout ;
wire \inst1|VGA_BLANK_N~q ;
wire \inst_gen|gen~3_combout ;
wire \inst_gen|VGA_HS~q ;
wire \inst1|VGA_HS~feeder_combout ;
wire \inst1|VGA_HS~q ;
wire \inst_gen|gen:yr[1]~1_combout ;
wire \inst_gen|gen:yr[1]~q ;
wire \inst_gen|gen~5_combout ;
wire \inst_gen|VGA_VS~q ;
wire \inst1|VGA_VS~feeder_combout ;
wire \inst1|VGA_VS~q ;
wire \inst_gen|VGA_SYNC~0_combout ;
wire \inst_gen|VGA_SYNC~q ;
wire \inst1|VGA_SYNC_N~feeder_combout ;
wire \inst1|VGA_SYNC_N~q ;
wire \inst_gen|VGA_CLK~clkctrl_outclk ;
wire \inst_gen|gen:yr[0]~1_combout ;
wire \inst_gen|gen:yr[0]~q ;
wire \inst_gen|gen:xcounter[1]~1_combout ;
wire \inst_gen|gen:xcounter[1]~q ;
wire \inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ;
wire \inst_gen|xcolumn[0]~_Duplicate_2_q ;
wire \inst_gen|xcolumn[7]~_Duplicate_2_q ;
wire \inst_gen|xcolumn[6]~_Duplicate_2_q ;
wire \inst_gen|xcolumn[5]~_Duplicate_2_q ;
wire \inst_gen|xcolumn[8]~_Duplicate_2_q ;
wire \inst|LSPflag~3_combout ;
wire \inst|LSPflag~4_combout ;
wire \inst|Mux11~0_combout ;
wire \inst_gen|xcolumn[1]~_Duplicate_2_q ;
wire \inst|Mux10~0_combout ;
wire \inst_gen|xcolumn[4]~_Duplicate_2_q ;
wire \inst|LSPflag:romID[1]~0_combout ;
wire \inst|LSPflag:romID[1]~1_combout ;
wire \inst|LSPflag:romID[1]~3_combout ;
wire \inst_gen|gen:xcounter[3]~1_combout ;
wire \inst_gen|gen:xcounter[3]~q ;
wire \inst_gen|xcolumn[2]~_Duplicate_2_q ;
wire \inst|Mux9~0_combout ;
wire \inst_gen|yrow[3]~feeder_combout ;
wire \inst_gen|gen:xcounter[4]~1_combout ;
wire \inst_gen|gen:xcounter[4]~q ;
wire \inst_gen|xcolumn[3]~_Duplicate_2_q ;
wire \inst|Mux8~0_combout ;
wire \inst_gen|yrow[4]~feeder_combout ;
wire \inst|Mux7~0_combout ;
wire \inst|Add10~0_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Add10~1 ;
wire \inst|Add10~2_combout ;
wire \inst|Add10~4_combout ;
wire \inst|Add8~1_combout ;
wire \inst|LSPflag~6_combout ;
wire \inst|Add8~3_combout ;
wire \inst|Add8~4_combout ;
wire \inst|Add8~2 ;
wire \inst|Add8~5_combout ;
wire \inst|Add8~7_combout ;
wire \inst|Add7~1_combout ;
wire \inst|Add10~3 ;
wire \inst|Add10~6 ;
wire \inst|Add10~8_combout ;
wire \inst|Add10~10_combout ;
wire \inst|Add8~6 ;
wire \inst|Add8~9_combout ;
wire \inst|Add8~11_combout ;
wire \inst|Add8~15_combout ;
wire \inst|Add8~16_combout ;
wire \inst_gen|xcolumn[9]~_Duplicate_2_q ;
wire \inst|Add10~9 ;
wire \inst|Add10~11_combout ;
wire \inst|Add10~13_combout ;
wire \inst|Add8~10 ;
wire \inst|Add8~14 ;
wire \inst|Add8~17_combout ;
wire \inst|Add8~19_combout ;
wire \inst|Add8~23_combout ;
wire \inst|LSPflag~5_combout ;
wire \inst|LessThan11~0_combout ;
wire \inst|LSPflag~1_combout ;
wire \inst|LSPflag~2_combout ;
wire \inst|VGA_B[7]~2_combout ;
wire \inst1|VGA_B[7]~feeder_combout ;
wire \inst|RGB~2_combout ;
wire \inst|VGA_B[4]~3_combout ;
wire \inst1|VGA_B[4]~feeder_combout ;
wire \inst1|VGA_B[3]~feeder_combout ;
wire \inst|VGA_B[2]~4_combout ;
wire \inst|VGA_B[2]~5_combout ;
wire \inst1|VGA_B[1]~feeder_combout ;
wire \inst|Add4~1 ;
wire \inst|Add4~3 ;
wire \inst|Add4~5 ;
wire \inst|Add4~7 ;
wire \inst|Add4~9 ;
wire \inst|Add4~11 ;
wire \inst|Add4~13 ;
wire \inst|Add4~15 ;
wire \inst|Add4~17 ;
wire \inst|Add4~18_combout ;
wire \inst|Add4~16_combout ;
wire \inst|Add4~10_combout ;
wire \inst|Add4~4_combout ;
wire \inst|Add4~2_combout ;
wire \inst|Add3~1_cout ;
wire \inst|Add3~3 ;
wire \inst|Add3~5 ;
wire \inst|Add3~7 ;
wire \inst|Add3~9 ;
wire \inst|Add3~11 ;
wire \inst|Add3~13 ;
wire \inst|Add3~15 ;
wire \inst|Add3~17 ;
wire \inst|Add3~19 ;
wire \inst|Add3~21 ;
wire \inst|Add3~22_combout ;
wire \inst|Add4~19 ;
wire \inst|Add4~20_combout ;
wire \inst|Add4~14_combout ;
wire \inst|Add4~8_combout ;
wire \inst|Add5~1_cout ;
wire \inst|Add5~3 ;
wire \inst|Add5~5 ;
wire \inst|Add5~7 ;
wire \inst|Add5~9 ;
wire \inst|Add5~11 ;
wire \inst|Add5~13 ;
wire \inst|Add5~15 ;
wire \inst|Add5~17 ;
wire \inst|Add5~19 ;
wire \inst|Add5~20_combout ;
wire \inst|Add5~18_combout ;
wire \inst|Add5~16_combout ;
wire \inst|Add5~14_combout ;
wire \inst|Add5~8_combout ;
wire \inst|Add5~2_combout ;
wire \inst|LessThan15~0_combout ;
wire \inst|LessThan15~2_cout ;
wire \inst|LessThan15~4_cout ;
wire \inst|LessThan15~6_cout ;
wire \inst|LessThan15~8_cout ;
wire \inst|LessThan15~10_cout ;
wire \inst|LessThan15~12_cout ;
wire \inst|LessThan15~14_cout ;
wire \inst|LessThan15~16_cout ;
wire \inst|LessThan15~18_cout ;
wire \inst|LessThan15~20_cout ;
wire \inst|LessThan15~21_combout ;
wire \inst|Add3~20_combout ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~13 ;
wire \inst|Add2~15 ;
wire \inst|Add2~17 ;
wire \inst|Add2~19 ;
wire \inst|Add2~20_combout ;
wire \inst|Add2~18_combout ;
wire \inst|Add2~16_combout ;
wire \inst|Add3~14_combout ;
wire \inst|Add2~12_combout ;
wire \inst|Add3~10_combout ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~6_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~0_combout ;
wire \inst|LessThan14~1_cout ;
wire \inst|LessThan14~3_cout ;
wire \inst|LessThan14~5_cout ;
wire \inst|LessThan14~7_cout ;
wire \inst|LessThan14~9_cout ;
wire \inst|LessThan14~11_cout ;
wire \inst|LessThan14~13_cout ;
wire \inst|LessThan14~15_cout ;
wire \inst|LessThan14~17_cout ;
wire \inst|LessThan14~19_cout ;
wire \inst|LessThan14~21_cout ;
wire \inst|LessThan14~22_combout ;
wire \inst|RGB~6_combout ;
wire \inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|Mult0|auto_generated|mac_mult1~14 ;
wire \inst|Mult0|auto_generated|mac_mult1~15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~5_combout ;
wire \inst|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_mult1~0 ;
wire \inst|Mult1|auto_generated|mac_mult1~1 ;
wire \inst|Mult1|auto_generated|mac_mult1~2 ;
wire \inst|Mult1|auto_generated|mac_mult1~3 ;
wire \inst|Mult1|auto_generated|mac_mult1~4 ;
wire \inst|Mult1|auto_generated|mac_mult1~5 ;
wire \inst|Mult1|auto_generated|mac_mult1~6 ;
wire \inst|Mult1|auto_generated|mac_mult1~7 ;
wire \inst|Mult1|auto_generated|mac_mult1~8 ;
wire \inst|Mult1|auto_generated|mac_mult1~9 ;
wire \inst|Mult1|auto_generated|mac_mult1~10 ;
wire \inst|Mult1|auto_generated|mac_mult1~11 ;
wire \inst|Mult1|auto_generated|mac_mult1~12 ;
wire \inst|Mult1|auto_generated|mac_mult1~13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Add1~1_cout ;
wire \inst|Add1~3_cout ;
wire \inst|Add1~5 ;
wire \inst|Add1~7 ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~13 ;
wire \inst|Add1~15 ;
wire \inst|Add1~17 ;
wire \inst|Add1~19 ;
wire \inst|Add1~21 ;
wire \inst|Add1~23 ;
wire \inst|Add1~25 ;
wire \inst|Add1~27 ;
wire \inst|Add1~29 ;
wire \inst|Add1~31 ;
wire \inst|Add1~33 ;
wire \inst|Add1~34_combout ;
wire \inst|Add1~28_combout ;
wire \inst|Add1~30_combout ;
wire \inst|LessThan13~4_combout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|Add1~35 ;
wire \inst|Add1~37 ;
wire \inst|Add1~38_combout ;
wire \inst|Add1~36_combout ;
wire \inst|LessThan13~5_combout ;
wire \inst|Add1~12_combout ;
wire \inst|Add1~4_combout ;
wire \inst|Add1~10_combout ;
wire \inst|Add1~8_combout ;
wire \inst|LessThan13~2_combout ;
wire \inst|Add1~22_combout ;
wire \inst|Add1~24_combout ;
wire \inst|Add1~20_combout ;
wire \inst|LessThan13~0_combout ;
wire \inst|LessThan13~3_combout ;
wire \inst|LessThan13~6_combout ;
wire \inst|VGA_G[7]~2_combout ;
wire \inst|LessThan14~24_combout ;
wire \inst|VGA_G[6]~3_combout ;
wire \inst|VGA_G[5]~4_combout ;
wire \inst|VGA_G[4]~7_combout ;
wire \inst1|VGA_G[4]~feeder_combout ;
wire \inst1|VGA_G[3]~feeder_combout ;
wire \inst1|VGA_G[2]~feeder_combout ;
wire \inst1|VGA_G[1]~feeder_combout ;
wire \inst1|VGA_G[0]~feeder_combout ;
wire \inst|RGB~3_combout ;
wire \inst|Add1~39 ;
wire \inst|Add1~40_combout ;
wire \inst|RGB~4_combout ;
wire \inst|RGB~5_combout ;
wire \inst|VGA_R[7]~0_combout ;
wire \inst|VGA_R[6]~1_combout ;
wire \inst1|VGA_R[5]~feeder_combout ;
wire \inst1|VGA_R[4]~feeder_combout ;
wire \inst1|VGA_R[3]~feeder_combout ;
wire \inst|VGA_R[2]~2_combout ;
wire \inst1|VGA_R[0]~feeder_combout ;
wire [7:0] \inst1|VGA_R ;
wire [7:0] \inst1|VGA_G ;
wire [7:0] \inst1|VGA_B ;
wire [9:0] \inst_gen|yrow ;
wire [1:0] \inst|rom_inst|altsyncram_component|auto_generated|q_a ;

wire [1:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \inst|rom_inst|altsyncram_component|auto_generated|q_a [0] = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|rom_inst|altsyncram_component|auto_generated|q_a [1] = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \inst|Mult1|auto_generated|mac_out2~0  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_out2~1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_out2~2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_out2~3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_out2~4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_out2~5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_out2~6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_out2~7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_out2~8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_out2~9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_out2~10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_out2~11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_out2~12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_out2~13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_out2~dataout  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_out2~0  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_out2~1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_out2~2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_out2~3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_out2~4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_out2~5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_out2~6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_out2~7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_out2~8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_out2~9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_out2~10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_out2~11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_out2~12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_out2~13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_out2~14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_out2~15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_out2~dataout  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult1|auto_generated|mac_mult1~0  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_mult1~1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_mult1~2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_mult1~3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_mult1~4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_mult1~5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_mult1~6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_mult1~7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_mult1~8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_mult1~9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_mult1~10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_mult1~11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_mult1~12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_mult1~13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_mult1~dataout  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_mult1~0  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_mult1~1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_mult1~2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_mult1~3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_mult1~4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_mult1~5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_mult1~6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_mult1~7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_mult1~8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_mult1~9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_mult1~10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_mult1~11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_mult1~12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_mult1~13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_mult1~14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_mult1~15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_mult1~dataout  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X42_Y52_N8
cycloneive_lcell_comb \inst|Add4~0 (
// Equation(s):
// \inst|Add4~0_combout  = (\inst_gen|xcolumn[1]~_Duplicate_2_q  & (\inst_gen|xcolumn[0]~_Duplicate_2_q  $ (VCC))) # (!\inst_gen|xcolumn[1]~_Duplicate_2_q  & (\inst_gen|xcolumn[0]~_Duplicate_2_q  & VCC))
// \inst|Add4~1  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_q  & \inst_gen|xcolumn[0]~_Duplicate_2_q ))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add4~0_combout ),
	.cout(\inst|Add4~1 ));
// synopsys translate_off
defparam \inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N14
cycloneive_lcell_comb \inst|Add4~6 (
// Equation(s):
// \inst|Add4~6_combout  = (\inst_gen|xcolumn[3]~_Duplicate_2_q  & ((\inst_gen|xcolumn[4]~_Duplicate_2_q  & (\inst|Add4~5  & VCC)) # (!\inst_gen|xcolumn[4]~_Duplicate_2_q  & (!\inst|Add4~5 )))) # (!\inst_gen|xcolumn[3]~_Duplicate_2_q  & 
// ((\inst_gen|xcolumn[4]~_Duplicate_2_q  & (!\inst|Add4~5 )) # (!\inst_gen|xcolumn[4]~_Duplicate_2_q  & ((\inst|Add4~5 ) # (GND)))))
// \inst|Add4~7  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_q  & (!\inst_gen|xcolumn[4]~_Duplicate_2_q  & !\inst|Add4~5 )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_q  & ((!\inst|Add4~5 ) # (!\inst_gen|xcolumn[4]~_Duplicate_2_q ))))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~5 ),
	.combout(\inst|Add4~6_combout ),
	.cout(\inst|Add4~7 ));
// synopsys translate_off
defparam \inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N20
cycloneive_lcell_comb \inst|Add4~12 (
// Equation(s):
// \inst|Add4~12_combout  = ((\inst_gen|xcolumn[7]~_Duplicate_2_q  $ (\inst_gen|xcolumn[6]~_Duplicate_2_q  $ (!\inst|Add4~11 )))) # (GND)
// \inst|Add4~13  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_q  & ((\inst_gen|xcolumn[6]~_Duplicate_2_q ) # (!\inst|Add4~11 ))) # (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & (\inst_gen|xcolumn[6]~_Duplicate_2_q  & !\inst|Add4~11 )))

	.dataa(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~11 ),
	.combout(\inst|Add4~12_combout ),
	.cout(\inst|Add4~13 ));
// synopsys translate_off
defparam \inst|Add4~12 .lut_mask = 16'h698E;
defparam \inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N8
cycloneive_lcell_comb \inst|Add5~4 (
// Equation(s):
// \inst|Add5~4_combout  = (\inst|Add4~4_combout  & (!\inst|Add5~3  & VCC)) # (!\inst|Add4~4_combout  & (\inst|Add5~3  $ (GND)))
// \inst|Add5~5  = CARRY((!\inst|Add4~4_combout  & !\inst|Add5~3 ))

	.dataa(\inst|Add4~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~3 ),
	.combout(\inst|Add5~4_combout ),
	.cout(\inst|Add5~5 ));
// synopsys translate_off
defparam \inst|Add5~4 .lut_mask = 16'h5A05;
defparam \inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N10
cycloneive_lcell_comb \inst|Add5~6 (
// Equation(s):
// \inst|Add5~6_combout  = (\inst|Add4~6_combout  & ((\inst|Add5~5 ) # (GND))) # (!\inst|Add4~6_combout  & (!\inst|Add5~5 ))
// \inst|Add5~7  = CARRY((\inst|Add4~6_combout ) # (!\inst|Add5~5 ))

	.dataa(\inst|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~5 ),
	.combout(\inst|Add5~6_combout ),
	.cout(\inst|Add5~7 ));
// synopsys translate_off
defparam \inst|Add5~6 .lut_mask = 16'hA5AF;
defparam \inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N14
cycloneive_lcell_comb \inst|Add5~10 (
// Equation(s):
// \inst|Add5~10_combout  = (\inst|Add4~10_combout  & ((\inst|Add5~9 ) # (GND))) # (!\inst|Add4~10_combout  & (!\inst|Add5~9 ))
// \inst|Add5~11  = CARRY((\inst|Add4~10_combout ) # (!\inst|Add5~9 ))

	.dataa(gnd),
	.datab(\inst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~9 ),
	.combout(\inst|Add5~10_combout ),
	.cout(\inst|Add5~11 ));
// synopsys translate_off
defparam \inst|Add5~10 .lut_mask = 16'hC3CF;
defparam \inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N16
cycloneive_lcell_comb \inst|Add5~12 (
// Equation(s):
// \inst|Add5~12_combout  = (\inst|Add4~12_combout  & (\inst|Add5~11  $ (GND))) # (!\inst|Add4~12_combout  & ((GND) # (!\inst|Add5~11 )))
// \inst|Add5~13  = CARRY((!\inst|Add5~11 ) # (!\inst|Add4~12_combout ))

	.dataa(\inst|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~11 ),
	.combout(\inst|Add5~12_combout ),
	.cout(\inst|Add5~13 ));
// synopsys translate_off
defparam \inst|Add5~12 .lut_mask = 16'hA55F;
defparam \inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N24
cycloneive_lcell_comb \inst|Add5~20 (
// Equation(s):
// \inst|Add5~20_combout  = (\inst|Add4~20_combout  & (!\inst|Add5~19  & VCC)) # (!\inst|Add4~20_combout  & (\inst|Add5~19  $ (GND)))
// \inst|Add5~21  = CARRY((!\inst|Add4~20_combout  & !\inst|Add5~19 ))

	.dataa(gnd),
	.datab(\inst|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~19 ),
	.combout(\inst|Add5~20_combout ),
	.cout(\inst|Add5~21 ));
// synopsys translate_off
defparam \inst|Add5~20 .lut_mask = 16'h3C03;
defparam \inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N26
cycloneive_lcell_comb \inst|Add5~22 (
// Equation(s):
// \inst|Add5~22_combout  = \inst|Add5~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add5~21 ),
	.combout(\inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N16
cycloneive_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (\inst|Add2~9  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|Add2~9 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (!\inst|Add2~9 )) # (!\inst_gen|yrow [7] & ((\inst|Add2~9 ) # 
// (GND)))))
// \inst|Add2~11  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [7] & !\inst|Add2~9 )) # (!\inst_gen|yrow [5] & ((!\inst|Add2~9 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N20
cycloneive_lcell_comb \inst|Add2~14 (
// Equation(s):
// \inst|Add2~14_combout  = (\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (\inst|Add2~13  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|Add2~13 )))) # (!\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (!\inst|Add2~13 )) # (!\inst_gen|yrow [7] & ((\inst|Add2~13 ) # 
// (GND)))))
// \inst|Add2~15  = CARRY((\inst_gen|yrow [9] & (!\inst_gen|yrow [7] & !\inst|Add2~13 )) # (!\inst_gen|yrow [9] & ((!\inst|Add2~13 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [9]),
	.datab(\inst_gen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~13 ),
	.combout(\inst|Add2~14_combout ),
	.cout(\inst|Add2~15 ));
// synopsys translate_off
defparam \inst|Add2~14 .lut_mask = 16'h9617;
defparam \inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N10
cycloneive_lcell_comb \inst|Add3~2 (
// Equation(s):
// \inst|Add3~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add3~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add3~1_cout ))
// \inst|Add3~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add3~1_cout ))

	.dataa(gnd),
	.datab(\inst|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~1_cout ),
	.combout(\inst|Add3~2_combout ),
	.cout(\inst|Add3~3 ));
// synopsys translate_off
defparam \inst|Add3~2 .lut_mask = 16'hC3CF;
defparam \inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N12
cycloneive_lcell_comb \inst|Add3~4 (
// Equation(s):
// \inst|Add3~4_combout  = (\inst|Add4~4_combout  & (\inst|Add3~3  $ (GND))) # (!\inst|Add4~4_combout  & ((GND) # (!\inst|Add3~3 )))
// \inst|Add3~5  = CARRY((!\inst|Add3~3 ) # (!\inst|Add4~4_combout ))

	.dataa(gnd),
	.datab(\inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~3 ),
	.combout(\inst|Add3~4_combout ),
	.cout(\inst|Add3~5 ));
// synopsys translate_off
defparam \inst|Add3~4 .lut_mask = 16'hC33F;
defparam \inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N14
cycloneive_lcell_comb \inst|Add3~6 (
// Equation(s):
// \inst|Add3~6_combout  = (\inst|Add4~6_combout  & (!\inst|Add3~5 )) # (!\inst|Add4~6_combout  & (\inst|Add3~5  & VCC))
// \inst|Add3~7  = CARRY((\inst|Add4~6_combout  & !\inst|Add3~5 ))

	.dataa(\inst|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~5 ),
	.combout(\inst|Add3~6_combout ),
	.cout(\inst|Add3~7 ));
// synopsys translate_off
defparam \inst|Add3~6 .lut_mask = 16'h5A0A;
defparam \inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N16
cycloneive_lcell_comb \inst|Add3~8 (
// Equation(s):
// \inst|Add3~8_combout  = (\inst|Add4~8_combout  & (!\inst|Add3~7  & VCC)) # (!\inst|Add4~8_combout  & (\inst|Add3~7  $ (GND)))
// \inst|Add3~9  = CARRY((!\inst|Add4~8_combout  & !\inst|Add3~7 ))

	.dataa(\inst|Add4~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~7 ),
	.combout(\inst|Add3~8_combout ),
	.cout(\inst|Add3~9 ));
// synopsys translate_off
defparam \inst|Add3~8 .lut_mask = 16'h5A05;
defparam \inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N20
cycloneive_lcell_comb \inst|Add3~12 (
// Equation(s):
// \inst|Add3~12_combout  = (\inst|Add4~12_combout  & (!\inst|Add3~11  & VCC)) # (!\inst|Add4~12_combout  & (\inst|Add3~11  $ (GND)))
// \inst|Add3~13  = CARRY((!\inst|Add4~12_combout  & !\inst|Add3~11 ))

	.dataa(\inst|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~11 ),
	.combout(\inst|Add3~12_combout ),
	.cout(\inst|Add3~13 ));
// synopsys translate_off
defparam \inst|Add3~12 .lut_mask = 16'h5A05;
defparam \inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N24
cycloneive_lcell_comb \inst|Add3~16 (
// Equation(s):
// \inst|Add3~16_combout  = (\inst|Add4~16_combout  & (\inst|Add3~15  $ (GND))) # (!\inst|Add4~16_combout  & ((GND) # (!\inst|Add3~15 )))
// \inst|Add3~17  = CARRY((!\inst|Add3~15 ) # (!\inst|Add4~16_combout ))

	.dataa(gnd),
	.datab(\inst|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~15 ),
	.combout(\inst|Add3~16_combout ),
	.cout(\inst|Add3~17 ));
// synopsys translate_off
defparam \inst|Add3~16 .lut_mask = 16'hC33F;
defparam \inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N26
cycloneive_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (\inst|Add4~18_combout  & ((\inst|Add3~17 ) # (GND))) # (!\inst|Add4~18_combout  & (!\inst|Add3~17 ))
// \inst|Add3~19  = CARRY((\inst|Add4~18_combout ) # (!\inst|Add3~17 ))

	.dataa(gnd),
	.datab(\inst|Add4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~17 ),
	.combout(\inst|Add3~18_combout ),
	.cout(\inst|Add3~19 ));
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'hC3CF;
defparam \inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X44_Y55_N2
cycloneive_mac_out \inst|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult1|auto_generated|mac_mult1~dataout ,\inst|Mult1|auto_generated|mac_mult1~13 ,\inst|Mult1|auto_generated|mac_mult1~12 ,\inst|Mult1|auto_generated|mac_mult1~11 ,\inst|Mult1|auto_generated|mac_mult1~10 ,
\inst|Mult1|auto_generated|mac_mult1~9 ,\inst|Mult1|auto_generated|mac_mult1~8 ,\inst|Mult1|auto_generated|mac_mult1~7 ,\inst|Mult1|auto_generated|mac_mult1~6 ,\inst|Mult1|auto_generated|mac_mult1~5 ,\inst|Mult1|auto_generated|mac_mult1~4 ,
\inst|Mult1|auto_generated|mac_mult1~3 ,\inst|Mult1|auto_generated|mac_mult1~2 ,\inst|Mult1|auto_generated|mac_mult1~1 ,\inst|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y54_N2
cycloneive_mac_out \inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult0|auto_generated|mac_mult1~dataout ,
\inst|Mult0|auto_generated|mac_mult1~15 ,\inst|Mult0|auto_generated|mac_mult1~14 ,\inst|Mult0|auto_generated|mac_mult1~13 ,\inst|Mult0|auto_generated|mac_mult1~12 ,\inst|Mult0|auto_generated|mac_mult1~11 ,\inst|Mult0|auto_generated|mac_mult1~10 ,
\inst|Mult0|auto_generated|mac_mult1~9 ,\inst|Mult0|auto_generated|mac_mult1~8 ,\inst|Mult0|auto_generated|mac_mult1~7 ,\inst|Mult0|auto_generated|mac_mult1~6 ,\inst|Mult0|auto_generated|mac_mult1~5 ,\inst|Mult0|auto_generated|mac_mult1~4 ,
\inst|Mult0|auto_generated|mac_mult1~3 ,\inst|Mult0|auto_generated|mac_mult1~2 ,\inst|Mult0|auto_generated|mac_mult1~1 ,\inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N18
cycloneive_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (\inst|Add1~5  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add1~5 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add1~5 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst|Add1~5 ) # (GND)))))
// \inst|Add1~7  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & !\inst|Add1~5 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\inst|Add1~5 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h9617;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N26
cycloneive_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (\inst|Add1~13  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Add1~13 ) # (GND)))))
// \inst|Add1~15  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & !\inst|Add1~13 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\inst|Add1~13 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h9617;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N28
cycloneive_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst|Add1~15 )))) # (GND)
// \inst|Add1~17  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|Add1~15 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// !\inst|Add1~15 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout(\inst|Add1~17 ));
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'h698E;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N30
cycloneive_lcell_comb \inst|Add1~18 (
// Equation(s):
// \inst|Add1~18_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (\inst|Add1~17  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Add1~17 ) # (GND)))))
// \inst|Add1~19  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & !\inst|Add1~17 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\inst|Add1~17 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~17 ),
	.combout(\inst|Add1~18_combout ),
	.cout(\inst|Add1~19 ));
// synopsys translate_off
defparam \inst|Add1~18 .lut_mask = 16'h9617;
defparam \inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N6
cycloneive_lcell_comb \inst|Add1~26 (
// Equation(s):
// \inst|Add1~26_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (\inst|Add1~25  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Add1~25 ) # (GND)))))
// \inst|Add1~27  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & !\inst|Add1~25 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((!\inst|Add1~25 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~25 ),
	.combout(\inst|Add1~26_combout ),
	.cout(\inst|Add1~27 ));
// synopsys translate_off
defparam \inst|Add1~26 .lut_mask = 16'h9617;
defparam \inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N12
cycloneive_lcell_comb \inst|Add1~32 (
// Equation(s):
// \inst|Add1~32_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  $ (!\inst|Add1~31 )))) # (GND)
// \inst|Add1~33  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|Add1~31 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// !\inst|Add1~31 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~31 ),
	.combout(\inst|Add1~32_combout ),
	.cout(\inst|Add1~33 ));
// synopsys translate_off
defparam \inst|Add1~32 .lut_mask = 16'h698E;
defparam \inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N24
cycloneive_lcell_comb \inst|Add10~5 (
// Equation(s):
// \inst|Add10~5_combout  = (\inst_gen|yrow [7] & (\inst|Add10~3  $ (GND))) # (!\inst_gen|yrow [7] & (!\inst|Add10~3  & VCC))
// \inst|Add10~6  = CARRY((\inst_gen|yrow [7] & !\inst|Add10~3 ))

	.dataa(gnd),
	.datab(\inst_gen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~3 ),
	.combout(\inst|Add10~5_combout ),
	.cout(\inst|Add10~6 ));
// synopsys translate_off
defparam \inst|Add10~5 .lut_mask = 16'hC30C;
defparam \inst|Add10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N28
cycloneive_lcell_comb \inst|Add10~11 (
// Equation(s):
// \inst|Add10~11_combout  = (\inst_gen|yrow [9] & ((GND) # (!\inst|Add10~9 ))) # (!\inst_gen|yrow [9] & (\inst|Add10~9  $ (GND)))
// \inst|Add10~12  = CARRY((\inst_gen|yrow [9]) # (!\inst|Add10~9 ))

	.dataa(gnd),
	.datab(\inst_gen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~9 ),
	.combout(\inst|Add10~11_combout ),
	.cout(\inst|Add10~12 ));
// synopsys translate_off
defparam \inst|Add10~11 .lut_mask = 16'h3CCF;
defparam \inst|Add10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N6
cycloneive_lcell_comb \inst|Add8~13 (
// Equation(s):
// \inst|Add8~13_combout  = (\inst|Add8~12_combout  & ((\inst|Add10~13_combout  & (\inst|Add8~10  & VCC)) # (!\inst|Add10~13_combout  & (!\inst|Add8~10 )))) # (!\inst|Add8~12_combout  & ((\inst|Add10~13_combout  & (!\inst|Add8~10 )) # 
// (!\inst|Add10~13_combout  & ((\inst|Add8~10 ) # (GND)))))
// \inst|Add8~14  = CARRY((\inst|Add8~12_combout  & (!\inst|Add10~13_combout  & !\inst|Add8~10 )) # (!\inst|Add8~12_combout  & ((!\inst|Add8~10 ) # (!\inst|Add10~13_combout ))))

	.dataa(\inst|Add8~12_combout ),
	.datab(\inst|Add10~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~10 ),
	.combout(\inst|Add8~13_combout ),
	.cout(\inst|Add8~14 ));
// synopsys translate_off
defparam \inst|Add8~13 .lut_mask = 16'h9617;
defparam \inst|Add8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N30
cycloneive_lcell_comb \inst|Add10~14 (
// Equation(s):
// \inst|Add10~14_combout  = !\inst|Add10~12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add10~12 ),
	.combout(\inst|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~14 .lut_mask = 16'h0F0F;
defparam \inst|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N8
cycloneive_lcell_comb \inst|Add8~17 (
// Equation(s):
// \inst|Add8~17_combout  = ((\inst|Add10~16_combout  $ (\inst|Add8~16_combout  $ (!\inst|Add8~14 )))) # (GND)
// \inst|Add8~18  = CARRY((\inst|Add10~16_combout  & ((\inst|Add8~16_combout ) # (!\inst|Add8~14 ))) # (!\inst|Add10~16_combout  & (\inst|Add8~16_combout  & !\inst|Add8~14 )))

	.dataa(\inst|Add10~16_combout ),
	.datab(\inst|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~14 ),
	.combout(\inst|Add8~17_combout ),
	.cout(\inst|Add8~18 ));
// synopsys translate_off
defparam \inst|Add8~17 .lut_mask = 16'h698E;
defparam \inst|Add8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N10
cycloneive_lcell_comb \inst|Add8~21 (
// Equation(s):
// \inst|Add8~21_combout  = \inst|Add8~20_combout  $ (\inst|Add8~18  $ (!\inst|Add10~16_combout ))

	.dataa(gnd),
	.datab(\inst|Add8~20_combout ),
	.datac(gnd),
	.datad(\inst|Add10~16_combout ),
	.cin(\inst|Add8~18 ),
	.combout(\inst|Add8~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~21 .lut_mask = 16'h3CC3;
defparam \inst|Add8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N20
cycloneive_lcell_comb \inst|LSPflag~0 (
// Equation(s):
// \inst|LSPflag~0_combout  = (\inst_gen|xcolumn[8]~_Duplicate_2_q  & ((\inst_gen|xcolumn[6]~_Duplicate_2_q ) # (\inst_gen|xcolumn[7]~_Duplicate_2_q )))

	.dataa(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~0 .lut_mask = 16'hAA88;
defparam \inst|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N16
cycloneive_lcell_comb \inst|LSPflag:romID[1]~2 (
// Equation(s):
// \inst|LSPflag:romID[1]~2_combout  = (\inst|LSPflag~1_combout  & (\inst_gen|yrow [5] $ (\inst_gen|yrow [6])))

	.dataa(\inst|LSPflag~1_combout ),
	.datab(\inst_gen|yrow [5]),
	.datac(gnd),
	.datad(\inst_gen|yrow [6]),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~2 .lut_mask = 16'h2288;
defparam \inst|LSPflag:romID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N2
cycloneive_lcell_comb \inst|LessThan13~1 (
// Equation(s):
// \inst|LessThan13~1_combout  = ((!\inst|Add1~16_combout ) # (!\inst|Add1~18_combout )) # (!\inst|Add1~14_combout )

	.dataa(\inst|Add1~14_combout ),
	.datab(gnd),
	.datac(\inst|Add1~18_combout ),
	.datad(\inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~1 .lut_mask = 16'h5FFF;
defparam \inst|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N22
cycloneive_lcell_comb \inst|VGA_B[7]~0 (
// Equation(s):
// \inst|VGA_B[7]~0_combout  = (\inst|Add1~40_combout ) # ((\inst|LessThan13~4_combout  & (\inst|LessThan13~3_combout  & \inst|LessThan13~5_combout )))

	.dataa(\inst|LessThan13~4_combout ),
	.datab(\inst|Add1~40_combout ),
	.datac(\inst|LessThan13~3_combout ),
	.datad(\inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[7]~0 .lut_mask = 16'hECCC;
defparam \inst|VGA_B[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N22
cycloneive_lcell_comb \inst|VGA_B[7]~1 (
// Equation(s):
// \inst|VGA_B[7]~1_combout  = (!\inst|LessThan14~24_combout  & (!\inst|VGA_B[7]~0_combout  & ((!\inst|LessThan15~21_combout ) # (!\inst|Add5~22_combout ))))

	.dataa(\inst|Add5~22_combout ),
	.datab(\inst|LessThan14~24_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(\inst|VGA_B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[7]~1 .lut_mask = 16'h0013;
defparam \inst|VGA_B[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N22
cycloneive_lcell_comb \inst|VGA_G[4]~5 (
// Equation(s):
// \inst|VGA_G[4]~5_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|q_a [1] & (\inst|LSPflag:romID[1]~3_combout  & ((!\inst|LSPflag~4_combout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|q_a [1] & 
// (((\inst|rom_inst|altsyncram_component|auto_generated|q_a [0] & \inst|LSPflag~4_combout ))))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[4]~5 .lut_mask = 16'h0CA0;
defparam \inst|VGA_G[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N0
cycloneive_lcell_comb \inst|VGA_G[4]~6 (
// Equation(s):
// \inst|VGA_G[4]~6_combout  = (\inst|VGA_G[4]~5_combout ) # (\inst|RGB~3_combout )

	.dataa(\inst|VGA_G[4]~5_combout ),
	.datab(gnd),
	.datac(\inst|RGB~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|VGA_G[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[4]~6 .lut_mask = 16'hFAFA;
defparam \inst|VGA_G[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N2
cycloneive_lcell_comb \inst_gen|gen~2 (
// Equation(s):
// \inst_gen|gen~2_combout  = (!\inst_gen|gen:xcounter[9]~q  & (\inst_gen|gen:xcounter[10]~q  & \inst_gen|gen:xcounter[8]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[9]~q ),
	.datac(\inst_gen|gen:xcounter[10]~q ),
	.datad(\inst_gen|gen:xcounter[8]~q ),
	.cin(gnd),
	.combout(\inst_gen|gen~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~2 .lut_mask = 16'h3000;
defparam \inst_gen|gen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N4
cycloneive_lcell_comb \inst_gen|gen~4 (
// Equation(s):
// \inst_gen|gen~4_combout  = (\inst_gen|gen:yr[4]~q ) # ((\inst_gen|gen:yr[9]~q ) # ((\inst_gen|gen:yr[2]~q ) # (!\inst_gen|gen:yr[3]~q )))

	.dataa(\inst_gen|gen:yr[4]~q ),
	.datab(\inst_gen|gen:yr[9]~q ),
	.datac(\inst_gen|gen:yr[2]~q ),
	.datad(\inst_gen|gen:yr[3]~q ),
	.cin(gnd),
	.combout(\inst_gen|gen~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~4 .lut_mask = 16'hFEFF;
defparam \inst_gen|gen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N12
cycloneive_lcell_comb \inst|Add8~0 (
// Equation(s):
// \inst|Add8~0_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((!\inst_gen|xcolumn[0]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [0]))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~0 .lut_mask = 16'h2E2E;
defparam \inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N10
cycloneive_lcell_comb \inst|Add7~0 (
// Equation(s):
// \inst|Add7~0_combout  = \inst_gen|xcolumn[7]~_Duplicate_2_q  $ (((\inst_gen|xcolumn[6]~_Duplicate_2_q ) # (\inst_gen|xcolumn[5]~_Duplicate_2_q )))

	.dataa(gnd),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datac(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~0 .lut_mask = 16'h333C;
defparam \inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N12
cycloneive_lcell_comb \inst|Add10~7 (
// Equation(s):
// \inst|Add10~7_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((\inst|Add10~5_combout ))) # (!\inst|LSPflag:romID[1]~3_combout  & (!\inst|Add7~0_combout ))

	.dataa(\inst|Add7~0_combout ),
	.datab(\inst|Add10~5_combout ),
	.datac(gnd),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Add10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~7 .lut_mask = 16'hCC55;
defparam \inst|Add10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N6
cycloneive_lcell_comb \inst|Add8~8 (
// Equation(s):
// \inst|Add8~8_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((!\inst_gen|xcolumn[2]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [2]))

	.dataa(\inst_gen|yrow [2]),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|xcolumn[2]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~8 .lut_mask = 16'h0AFA;
defparam \inst|Add8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N0
cycloneive_lcell_comb \inst|Add7~2 (
// Equation(s):
// \inst|Add7~2_combout  = (\inst_gen|xcolumn[5]~_Duplicate_2_q ) # ((\inst_gen|xcolumn[7]~_Duplicate_2_q ) # ((\inst_gen|xcolumn[8]~_Duplicate_2_q ) # (\inst_gen|xcolumn[6]~_Duplicate_2_q )))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datac(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.datad(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~2 .lut_mask = 16'hFFFE;
defparam \inst|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N24
cycloneive_lcell_comb \inst|Add8~12 (
// Equation(s):
// \inst|Add8~12_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((!\inst_gen|xcolumn[3]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [3]))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(\inst_gen|xcolumn[3]~_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add8~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~12 .lut_mask = 16'h4E4E;
defparam \inst|Add8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N2
cycloneive_lcell_comb \inst|Add10~16 (
// Equation(s):
// \inst|Add10~16_combout  = (\inst|LSPflag:romID[1]~3_combout  & (((\inst|Add10~14_combout )))) # (!\inst|LSPflag:romID[1]~3_combout  & (!\inst|Add7~2_combout  & (!\inst_gen|xcolumn[9]~_Duplicate_2_q )))

	.dataa(\inst|Add7~2_combout ),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\inst|Add10~14_combout ),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Add10~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~16 .lut_mask = 16'hF011;
defparam \inst|Add10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N18
cycloneive_lcell_comb \inst|Add8~20 (
// Equation(s):
// \inst|Add8~20_combout  = (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[4]~_Duplicate_2_q  $ ((\inst_gen|xcolumn[5]~_Duplicate_2_q )))) # (!\inst|LSPflag:romID[1]~3_combout  & (((\inst_gen|yrow [5]))))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datab(\inst|LSPflag:romID[1]~3_combout ),
	.datac(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\inst_gen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~20 .lut_mask = 16'h7B48;
defparam \inst|Add8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N2
cycloneive_lcell_comb \inst_gen|LessThan6~0 (
// Equation(s):
// \inst_gen|LessThan6~0_combout  = (((!\inst_gen|gen:xcounter[1]~q ) # (!\inst_gen|gen:xcounter[2]~q )) # (!\inst_gen|gen:xcounter[5]~q )) # (!\inst_gen|gen:xcounter[0]~q )

	.dataa(\inst_gen|gen:xcounter[0]~q ),
	.datab(\inst_gen|gen:xcounter[5]~q ),
	.datac(\inst_gen|gen:xcounter[2]~q ),
	.datad(\inst_gen|gen:xcounter[1]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~0 .lut_mask = 16'h7FFF;
defparam \inst_gen|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N26
cycloneive_lcell_comb \inst_gen|LessThan6~1 (
// Equation(s):
// \inst_gen|LessThan6~1_combout  = ((\inst_gen|LessThan6~0_combout ) # (!\inst_gen|gen:xcounter[3]~q )) # (!\inst_gen|gen:xcounter[4]~q )

	.dataa(\inst_gen|gen:xcounter[4]~q ),
	.datab(\inst_gen|LessThan6~0_combout ),
	.datac(gnd),
	.datad(\inst_gen|gen:xcounter[3]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~1 .lut_mask = 16'hDDFF;
defparam \inst_gen|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N30
cycloneive_lcell_comb \inst|VGA_G[5]~8 (
// Equation(s):
// \inst|VGA_G[5]~8_combout  = (\inst|Add5~22_combout  & ((\inst|LessThan15~21_combout ) # ((\inst|Add3~22_combout  & \inst|LessThan14~22_combout )))) # (!\inst|Add5~22_combout  & (\inst|Add3~22_combout  & ((\inst|LessThan14~22_combout ))))

	.dataa(\inst|Add5~22_combout ),
	.datab(\inst|Add3~22_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(\inst|LessThan14~22_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[5]~8 .lut_mask = 16'hECA0;
defparam \inst|VGA_G[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\inst1|VGA_CLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\inst1|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(!\inst1|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(!\inst1|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(!\inst1|VGA_SYNC_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\inst1|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\inst1|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\inst1|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\inst1|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\inst1|VGA_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\inst1|VGA_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\inst1|VGA_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\inst1|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\inst1|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\inst1|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\inst1|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\inst1|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\inst1|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\inst1|VGA_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\inst1|VGA_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\inst1|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\inst1|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\inst1|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\inst1|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\inst1|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\inst1|VGA_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\inst1|VGA_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\inst1|VGA_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N4
cycloneive_lcell_comb \inst_gen|gen:xcounter[0]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[0]~1_combout  = \inst_gen|gen:xcounter[0]~q  $ (VCC)
// \inst_gen|gen:xcounter[0]~2  = CARRY(\inst_gen|gen:xcounter[0]~q )

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:xcounter[0]~1_combout ),
	.cout(\inst_gen|gen:xcounter[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[0]~1 .lut_mask = 16'h33CC;
defparam \inst_gen|gen:xcounter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N6
cycloneive_lcell_comb \inst_gen|gen:xcounter[1]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[1]~1_combout  = (\inst_gen|gen:xcounter[1]~q  & (!\inst_gen|gen:xcounter[0]~2 )) # (!\inst_gen|gen:xcounter[1]~q  & ((\inst_gen|gen:xcounter[0]~2 ) # (GND)))
// \inst_gen|gen:xcounter[1]~2  = CARRY((!\inst_gen|gen:xcounter[0]~2 ) # (!\inst_gen|gen:xcounter[1]~q ))

	.dataa(\inst_gen|gen:xcounter[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[0]~2 ),
	.combout(\inst_gen|gen:xcounter[1]~1_combout ),
	.cout(\inst_gen|gen:xcounter[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N8
cycloneive_lcell_comb \inst_gen|gen:xcounter[2]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[2]~1_combout  = (\inst_gen|gen:xcounter[2]~q  & (\inst_gen|gen:xcounter[1]~2  $ (GND))) # (!\inst_gen|gen:xcounter[2]~q  & (!\inst_gen|gen:xcounter[1]~2  & VCC))
// \inst_gen|gen:xcounter[2]~2  = CARRY((\inst_gen|gen:xcounter[2]~q  & !\inst_gen|gen:xcounter[1]~2 ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[1]~2 ),
	.combout(\inst_gen|gen:xcounter[2]~1_combout ),
	.cout(\inst_gen|gen:xcounter[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[2]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y54_N9
dffeas \inst_gen|gen:xcounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[2] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N10
cycloneive_lcell_comb \inst_gen|gen:xcounter[3]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[3]~1_combout  = (\inst_gen|gen:xcounter[3]~q  & (!\inst_gen|gen:xcounter[2]~2 )) # (!\inst_gen|gen:xcounter[3]~q  & ((\inst_gen|gen:xcounter[2]~2 ) # (GND)))
// \inst_gen|gen:xcounter[3]~2  = CARRY((!\inst_gen|gen:xcounter[2]~2 ) # (!\inst_gen|gen:xcounter[3]~q ))

	.dataa(\inst_gen|gen:xcounter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[2]~2 ),
	.combout(\inst_gen|gen:xcounter[3]~1_combout ),
	.cout(\inst_gen|gen:xcounter[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[3]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N12
cycloneive_lcell_comb \inst_gen|gen:xcounter[4]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[4]~1_combout  = (\inst_gen|gen:xcounter[4]~q  & (\inst_gen|gen:xcounter[3]~2  $ (GND))) # (!\inst_gen|gen:xcounter[4]~q  & (!\inst_gen|gen:xcounter[3]~2  & VCC))
// \inst_gen|gen:xcounter[4]~2  = CARRY((\inst_gen|gen:xcounter[4]~q  & !\inst_gen|gen:xcounter[3]~2 ))

	.dataa(\inst_gen|gen:xcounter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[3]~2 ),
	.combout(\inst_gen|gen:xcounter[4]~1_combout ),
	.cout(\inst_gen|gen:xcounter[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[4]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:xcounter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N14
cycloneive_lcell_comb \inst_gen|gen:xcounter[5]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[5]~1_combout  = (\inst_gen|gen:xcounter[5]~q  & (!\inst_gen|gen:xcounter[4]~2 )) # (!\inst_gen|gen:xcounter[5]~q  & ((\inst_gen|gen:xcounter[4]~2 ) # (GND)))
// \inst_gen|gen:xcounter[5]~2  = CARRY((!\inst_gen|gen:xcounter[4]~2 ) # (!\inst_gen|gen:xcounter[5]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[4]~2 ),
	.combout(\inst_gen|gen:xcounter[5]~1_combout ),
	.cout(\inst_gen|gen:xcounter[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[5]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:xcounter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N15
dffeas \inst_gen|gen:xcounter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[5] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N16
cycloneive_lcell_comb \inst_gen|gen:xcounter[6]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[6]~1_combout  = (\inst_gen|gen:xcounter[6]~q  & (\inst_gen|gen:xcounter[5]~2  $ (GND))) # (!\inst_gen|gen:xcounter[6]~q  & (!\inst_gen|gen:xcounter[5]~2  & VCC))
// \inst_gen|gen:xcounter[6]~2  = CARRY((\inst_gen|gen:xcounter[6]~q  & !\inst_gen|gen:xcounter[5]~2 ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[5]~2 ),
	.combout(\inst_gen|gen:xcounter[6]~1_combout ),
	.cout(\inst_gen|gen:xcounter[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[6]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N17
dffeas \inst_gen|gen:xcounter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[6] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N18
cycloneive_lcell_comb \inst_gen|gen:xcounter[7]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[7]~1_combout  = (\inst_gen|gen:xcounter[7]~q  & (!\inst_gen|gen:xcounter[6]~2 )) # (!\inst_gen|gen:xcounter[7]~q  & ((\inst_gen|gen:xcounter[6]~2 ) # (GND)))
// \inst_gen|gen:xcounter[7]~2  = CARRY((!\inst_gen|gen:xcounter[6]~2 ) # (!\inst_gen|gen:xcounter[7]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[6]~2 ),
	.combout(\inst_gen|gen:xcounter[7]~1_combout ),
	.cout(\inst_gen|gen:xcounter[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[7]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:xcounter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N19
dffeas \inst_gen|gen:xcounter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[7] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N20
cycloneive_lcell_comb \inst_gen|gen:xcounter[8]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[8]~1_combout  = (\inst_gen|gen:xcounter[8]~q  & (\inst_gen|gen:xcounter[7]~2  $ (GND))) # (!\inst_gen|gen:xcounter[8]~q  & (!\inst_gen|gen:xcounter[7]~2  & VCC))
// \inst_gen|gen:xcounter[8]~2  = CARRY((\inst_gen|gen:xcounter[8]~q  & !\inst_gen|gen:xcounter[7]~2 ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[7]~2 ),
	.combout(\inst_gen|gen:xcounter[8]~1_combout ),
	.cout(\inst_gen|gen:xcounter[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[8]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N21
dffeas \inst_gen|gen:xcounter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[8] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N28
cycloneive_lcell_comb \inst_gen|LessThan6~2 (
// Equation(s):
// \inst_gen|LessThan6~2_combout  = (!\inst_gen|gen:xcounter[6]~q  & (!\inst_gen|gen:xcounter[8]~q  & !\inst_gen|gen:xcounter[7]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:xcounter[6]~q ),
	.datac(\inst_gen|gen:xcounter[8]~q ),
	.datad(\inst_gen|gen:xcounter[7]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~2 .lut_mask = 16'h0003;
defparam \inst_gen|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N22
cycloneive_lcell_comb \inst_gen|gen:xcounter[9]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[9]~1_combout  = (\inst_gen|gen:xcounter[9]~q  & (!\inst_gen|gen:xcounter[8]~2 )) # (!\inst_gen|gen:xcounter[9]~q  & ((\inst_gen|gen:xcounter[8]~2 ) # (GND)))
// \inst_gen|gen:xcounter[9]~2  = CARRY((!\inst_gen|gen:xcounter[8]~2 ) # (!\inst_gen|gen:xcounter[9]~q ))

	.dataa(\inst_gen|gen:xcounter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[8]~2 ),
	.combout(\inst_gen|gen:xcounter[9]~1_combout ),
	.cout(\inst_gen|gen:xcounter[9]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[9]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N23
dffeas \inst_gen|gen:xcounter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[9] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N24
cycloneive_lcell_comb \inst_gen|gen:xcounter[10]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[10]~1_combout  = \inst_gen|gen:xcounter[9]~2  $ (!\inst_gen|gen:xcounter[10]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|gen:xcounter[10]~q ),
	.cin(\inst_gen|gen:xcounter[9]~2 ),
	.combout(\inst_gen|gen:xcounter[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:xcounter[10]~1 .lut_mask = 16'hF00F;
defparam \inst_gen|gen:xcounter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y54_N25
dffeas \inst_gen|gen:xcounter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[10] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N30
cycloneive_lcell_comb \inst_gen|LessThan6~3 (
// Equation(s):
// \inst_gen|LessThan6~3_combout  = (\inst_gen|gen:xcounter[9]~q  & (\inst_gen|gen:xcounter[10]~q  & ((!\inst_gen|LessThan6~2_combout ) # (!\inst_gen|LessThan6~1_combout ))))

	.dataa(\inst_gen|LessThan6~1_combout ),
	.datab(\inst_gen|LessThan6~2_combout ),
	.datac(\inst_gen|gen:xcounter[9]~q ),
	.datad(\inst_gen|gen:xcounter[10]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~3 .lut_mask = 16'h7000;
defparam \inst_gen|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y54_N5
dffeas \inst_gen|gen:xcounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[0] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y54_N0
cycloneive_lcell_comb \inst_gen|VGA_CLK~feeder (
// Equation(s):
// \inst_gen|VGA_CLK~feeder_combout  = \inst_gen|gen:xcounter[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_gen|gen:xcounter[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_gen|VGA_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_CLK~feeder .lut_mask = 16'hF0F0;
defparam \inst_gen|VGA_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y54_N1
dffeas \inst_gen|VGA_CLK (
	.clk(!\CLOCK_50~input_o ),
	.d(\inst_gen|VGA_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|VGA_CLK .is_wysiwyg = "true";
defparam \inst_gen|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N0
cycloneive_lcell_comb \inst1|VGA_CLK~0 (
// Equation(s):
// \inst1|VGA_CLK~0_combout  = !\inst_gen|VGA_CLK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|VGA_CLK~q ),
	.cin(gnd),
	.combout(\inst1|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_CLK~0 .lut_mask = 16'h00FF;
defparam \inst1|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y70_N1
dffeas \inst1|VGA_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(\inst1|VGA_CLK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_CLK .is_wysiwyg = "true";
defparam \inst1|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N10
cycloneive_lcell_comb \inst_gen|gen:yr[0]~1 (
// Equation(s):
// \inst_gen|gen:yr[0]~1_combout  = \inst_gen|gen:yr[0]~q  $ (VCC)
// \inst_gen|gen:yr[0]~2  = CARRY(\inst_gen|gen:yr[0]~q )

	.dataa(\inst_gen|gen:yr[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:yr[0]~1_combout ),
	.cout(\inst_gen|gen:yr[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[0]~1 .lut_mask = 16'h55AA;
defparam \inst_gen|gen:yr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N12
cycloneive_lcell_comb \inst_gen|gen:yr[1]~1 (
// Equation(s):
// \inst_gen|gen:yr[1]~1_combout  = (\inst_gen|gen:yr[1]~q  & (!\inst_gen|gen:yr[0]~2 )) # (!\inst_gen|gen:yr[1]~q  & ((\inst_gen|gen:yr[0]~2 ) # (GND)))
// \inst_gen|gen:yr[1]~2  = CARRY((!\inst_gen|gen:yr[0]~2 ) # (!\inst_gen|gen:yr[1]~q ))

	.dataa(\inst_gen|gen:yr[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[0]~2 ),
	.combout(\inst_gen|gen:yr[1]~1_combout ),
	.cout(\inst_gen|gen:yr[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N14
cycloneive_lcell_comb \inst_gen|gen:yr[2]~1 (
// Equation(s):
// \inst_gen|gen:yr[2]~1_combout  = (\inst_gen|gen:yr[2]~q  & (\inst_gen|gen:yr[1]~2  $ (GND))) # (!\inst_gen|gen:yr[2]~q  & (!\inst_gen|gen:yr[1]~2  & VCC))
// \inst_gen|gen:yr[2]~2  = CARRY((\inst_gen|gen:yr[2]~q  & !\inst_gen|gen:yr[1]~2 ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[1]~2 ),
	.combout(\inst_gen|gen:yr[2]~1_combout ),
	.cout(\inst_gen|gen:yr[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[2]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N26
cycloneive_lcell_comb \inst_gen|gen:yr[8]~1 (
// Equation(s):
// \inst_gen|gen:yr[8]~1_combout  = (\inst_gen|gen:yr[8]~q  & (\inst_gen|gen:yr[7]~2  $ (GND))) # (!\inst_gen|gen:yr[8]~q  & (!\inst_gen|gen:yr[7]~2  & VCC))
// \inst_gen|gen:yr[8]~2  = CARRY((\inst_gen|gen:yr[8]~q  & !\inst_gen|gen:yr[7]~2 ))

	.dataa(\inst_gen|gen:yr[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[7]~2 ),
	.combout(\inst_gen|gen:yr[8]~1_combout ),
	.cout(\inst_gen|gen:yr[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[8]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N27
dffeas \inst_gen|gen:yr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[8] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N0
cycloneive_lcell_comb \inst_gen|LessThan7~1 (
// Equation(s):
// \inst_gen|LessThan7~1_combout  = (!\inst_gen|gen:yr[7]~q  & (!\inst_gen|gen:yr[8]~q  & !\inst_gen|gen:yr[4]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[7]~q ),
	.datac(\inst_gen|gen:yr[8]~q ),
	.datad(\inst_gen|gen:yr[4]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~1 .lut_mask = 16'h0003;
defparam \inst_gen|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N30
cycloneive_lcell_comb \inst_gen|LessThan7~0 (
// Equation(s):
// \inst_gen|LessThan7~0_combout  = (!\inst_gen|gen:yr[6]~q  & (!\inst_gen|gen:yr[5]~q  & ((!\inst_gen|gen:yr[3]~q ) # (!\inst_gen|gen:yr[2]~q ))))

	.dataa(\inst_gen|gen:yr[6]~q ),
	.datab(\inst_gen|gen:yr[5]~q ),
	.datac(\inst_gen|gen:yr[2]~q ),
	.datad(\inst_gen|gen:yr[3]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~0 .lut_mask = 16'h0111;
defparam \inst_gen|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N6
cycloneive_lcell_comb \inst_gen|LessThan7~2 (
// Equation(s):
// \inst_gen|LessThan7~2_combout  = (\inst_gen|gen:yr[9]~q  & ((!\inst_gen|LessThan7~0_combout ) # (!\inst_gen|LessThan7~1_combout )))

	.dataa(gnd),
	.datab(\inst_gen|LessThan7~1_combout ),
	.datac(\inst_gen|LessThan7~0_combout ),
	.datad(\inst_gen|gen:yr[9]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~2 .lut_mask = 16'h3F00;
defparam \inst_gen|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y55_N15
dffeas \inst_gen|gen:yr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[2] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N16
cycloneive_lcell_comb \inst_gen|gen:yr[3]~1 (
// Equation(s):
// \inst_gen|gen:yr[3]~1_combout  = (\inst_gen|gen:yr[3]~q  & (!\inst_gen|gen:yr[2]~2 )) # (!\inst_gen|gen:yr[3]~q  & ((\inst_gen|gen:yr[2]~2 ) # (GND)))
// \inst_gen|gen:yr[3]~2  = CARRY((!\inst_gen|gen:yr[2]~2 ) # (!\inst_gen|gen:yr[3]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[2]~2 ),
	.combout(\inst_gen|gen:yr[3]~1_combout ),
	.cout(\inst_gen|gen:yr[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[3]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N17
dffeas \inst_gen|gen:yr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[3] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N18
cycloneive_lcell_comb \inst_gen|gen:yr[4]~1 (
// Equation(s):
// \inst_gen|gen:yr[4]~1_combout  = (\inst_gen|gen:yr[4]~q  & (\inst_gen|gen:yr[3]~2  $ (GND))) # (!\inst_gen|gen:yr[4]~q  & (!\inst_gen|gen:yr[3]~2  & VCC))
// \inst_gen|gen:yr[4]~2  = CARRY((\inst_gen|gen:yr[4]~q  & !\inst_gen|gen:yr[3]~2 ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[3]~2 ),
	.combout(\inst_gen|gen:yr[4]~1_combout ),
	.cout(\inst_gen|gen:yr[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[4]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:yr[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N19
dffeas \inst_gen|gen:yr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[4]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[4] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N20
cycloneive_lcell_comb \inst_gen|gen:yr[5]~1 (
// Equation(s):
// \inst_gen|gen:yr[5]~1_combout  = (\inst_gen|gen:yr[5]~q  & (!\inst_gen|gen:yr[4]~2 )) # (!\inst_gen|gen:yr[5]~q  & ((\inst_gen|gen:yr[4]~2 ) # (GND)))
// \inst_gen|gen:yr[5]~2  = CARRY((!\inst_gen|gen:yr[4]~2 ) # (!\inst_gen|gen:yr[5]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[4]~2 ),
	.combout(\inst_gen|gen:yr[5]~1_combout ),
	.cout(\inst_gen|gen:yr[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[5]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N21
dffeas \inst_gen|gen:yr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[5]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[5] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N22
cycloneive_lcell_comb \inst_gen|gen:yr[6]~1 (
// Equation(s):
// \inst_gen|gen:yr[6]~1_combout  = (\inst_gen|gen:yr[6]~q  & (\inst_gen|gen:yr[5]~2  $ (GND))) # (!\inst_gen|gen:yr[6]~q  & (!\inst_gen|gen:yr[5]~2  & VCC))
// \inst_gen|gen:yr[6]~2  = CARRY((\inst_gen|gen:yr[6]~q  & !\inst_gen|gen:yr[5]~2 ))

	.dataa(\inst_gen|gen:yr[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[5]~2 ),
	.combout(\inst_gen|gen:yr[6]~1_combout ),
	.cout(\inst_gen|gen:yr[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[6]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N24
cycloneive_lcell_comb \inst_gen|gen:yr[7]~1 (
// Equation(s):
// \inst_gen|gen:yr[7]~1_combout  = (\inst_gen|gen:yr[7]~q  & (!\inst_gen|gen:yr[6]~2 )) # (!\inst_gen|gen:yr[7]~q  & ((\inst_gen|gen:yr[6]~2 ) # (GND)))
// \inst_gen|gen:yr[7]~2  = CARRY((!\inst_gen|gen:yr[6]~2 ) # (!\inst_gen|gen:yr[7]~q ))

	.dataa(gnd),
	.datab(\inst_gen|gen:yr[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[6]~2 ),
	.combout(\inst_gen|gen:yr[7]~1_combout ),
	.cout(\inst_gen|gen:yr[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[7]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N25
dffeas \inst_gen|gen:yr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[7] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N28
cycloneive_lcell_comb \inst_gen|gen:yr[9]~1 (
// Equation(s):
// \inst_gen|gen:yr[9]~1_combout  = \inst_gen|gen:yr[8]~2  $ (\inst_gen|gen:yr[9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|gen:yr[9]~q ),
	.cin(\inst_gen|gen:yr[8]~2 ),
	.combout(\inst_gen|gen:yr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:yr[9]~1 .lut_mask = 16'h0FF0;
defparam \inst_gen|gen:yr[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y55_N29
dffeas \inst_gen|gen:yr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[9]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[9] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y55_N8
cycloneive_lcell_comb \inst_gen|gen~0 (
// Equation(s):
// \inst_gen|gen~0_combout  = (!\inst_gen|gen:yr[9]~q  & (((!\inst_gen|gen:xcounter[8]~q  & !\inst_gen|gen:xcounter[9]~q )) # (!\inst_gen|gen:xcounter[10]~q )))

	.dataa(\inst_gen|gen:xcounter[8]~q ),
	.datab(\inst_gen|gen:yr[9]~q ),
	.datac(\inst_gen|gen:xcounter[10]~q ),
	.datad(\inst_gen|gen:xcounter[9]~q ),
	.cin(gnd),
	.combout(\inst_gen|gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~0 .lut_mask = 16'h0313;
defparam \inst_gen|gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y55_N23
dffeas \inst_gen|gen:yr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[6]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[6] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N10
cycloneive_lcell_comb \inst_gen|LessThan5~0 (
// Equation(s):
// \inst_gen|LessThan5~0_combout  = (\inst_gen|gen:yr[8]~q  & (\inst_gen|gen:yr[7]~q  & (\inst_gen|gen:yr[6]~q  & \inst_gen|gen:yr[5]~q )))

	.dataa(\inst_gen|gen:yr[8]~q ),
	.datab(\inst_gen|gen:yr[7]~q ),
	.datac(\inst_gen|gen:yr[6]~q ),
	.datad(\inst_gen|gen:yr[5]~q ),
	.cin(gnd),
	.combout(\inst_gen|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan5~0 .lut_mask = 16'h8000;
defparam \inst_gen|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N16
cycloneive_lcell_comb \inst_gen|gen~1 (
// Equation(s):
// \inst_gen|gen~1_combout  = (\inst_gen|LessThan5~0_combout ) # (!\inst_gen|gen~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_gen|gen~0_combout ),
	.datad(\inst_gen|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~1 .lut_mask = 16'hFF0F;
defparam \inst_gen|gen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N17
dffeas \inst_gen|VGA_BLANK (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|VGA_BLANK .is_wysiwyg = "true";
defparam \inst_gen|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N8
cycloneive_lcell_comb \inst1|VGA_BLANK_N~feeder (
// Equation(s):
// \inst1|VGA_BLANK_N~feeder_combout  = \inst_gen|VGA_BLANK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|VGA_BLANK~q ),
	.cin(gnd),
	.combout(\inst1|VGA_BLANK_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_BLANK_N~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_BLANK_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N9
dffeas \inst1|VGA_BLANK_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_BLANK_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_BLANK_N .is_wysiwyg = "true";
defparam \inst1|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N10
cycloneive_lcell_comb \inst_gen|gen~3 (
// Equation(s):
// \inst_gen|gen~3_combout  = (\inst_gen|gen~2_combout  & ((\inst_gen|gen:xcounter[6]~q  & ((!\inst_gen|gen:xcounter[7]~q ) # (!\inst_gen|gen:xcounter[5]~q ))) # (!\inst_gen|gen:xcounter[6]~q  & ((\inst_gen|gen:xcounter[5]~q ) # (\inst_gen|gen:xcounter[7]~q 
// )))))

	.dataa(\inst_gen|gen~2_combout ),
	.datab(\inst_gen|gen:xcounter[6]~q ),
	.datac(\inst_gen|gen:xcounter[5]~q ),
	.datad(\inst_gen|gen:xcounter[7]~q ),
	.cin(gnd),
	.combout(\inst_gen|gen~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~3 .lut_mask = 16'h2AA8;
defparam \inst_gen|gen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N11
dffeas \inst_gen|VGA_HS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|VGA_HS .is_wysiwyg = "true";
defparam \inst_gen|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N2
cycloneive_lcell_comb \inst1|VGA_HS~feeder (
// Equation(s):
// \inst1|VGA_HS~feeder_combout  = \inst_gen|VGA_HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|VGA_HS~q ),
	.cin(gnd),
	.combout(\inst1|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N3
dffeas \inst1|VGA_HS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_HS .is_wysiwyg = "true";
defparam \inst1|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y55_N13
dffeas \inst_gen|gen:yr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[1] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N28
cycloneive_lcell_comb \inst_gen|gen~5 (
// Equation(s):
// \inst_gen|gen~5_combout  = (!\inst_gen|gen~4_combout  & (\inst_gen|gen:yr[1]~q  & \inst_gen|LessThan5~0_combout ))

	.dataa(\inst_gen|gen~4_combout ),
	.datab(gnd),
	.datac(\inst_gen|gen:yr[1]~q ),
	.datad(\inst_gen|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~5 .lut_mask = 16'h5000;
defparam \inst_gen|gen~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N29
dffeas \inst_gen|VGA_VS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|VGA_VS .is_wysiwyg = "true";
defparam \inst_gen|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N20
cycloneive_lcell_comb \inst1|VGA_VS~feeder (
// Equation(s):
// \inst1|VGA_VS~feeder_combout  = \inst_gen|VGA_VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|VGA_VS~q ),
	.cin(gnd),
	.combout(\inst1|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N21
dffeas \inst1|VGA_VS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_VS .is_wysiwyg = "true";
defparam \inst1|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N6
cycloneive_lcell_comb \inst_gen|VGA_SYNC~0 (
// Equation(s):
// \inst_gen|VGA_SYNC~0_combout  = (\inst_gen|gen~3_combout ) # ((!\inst_gen|gen~4_combout  & (\inst_gen|gen:yr[1]~q  & \inst_gen|LessThan5~0_combout )))

	.dataa(\inst_gen|gen~4_combout ),
	.datab(\inst_gen|gen~3_combout ),
	.datac(\inst_gen|gen:yr[1]~q ),
	.datad(\inst_gen|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|VGA_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_SYNC~0 .lut_mask = 16'hDCCC;
defparam \inst_gen|VGA_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N7
dffeas \inst_gen|VGA_SYNC (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|VGA_SYNC~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|VGA_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|VGA_SYNC .is_wysiwyg = "true";
defparam \inst_gen|VGA_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N14
cycloneive_lcell_comb \inst1|VGA_SYNC_N~feeder (
// Equation(s):
// \inst1|VGA_SYNC_N~feeder_combout  = \inst_gen|VGA_SYNC~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|VGA_SYNC~q ),
	.cin(gnd),
	.combout(\inst1|VGA_SYNC_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_SYNC_N~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_SYNC_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N15
dffeas \inst1|VGA_SYNC_N (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_SYNC_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_SYNC_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_SYNC_N .is_wysiwyg = "true";
defparam \inst1|VGA_SYNC_N .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \inst_gen|VGA_CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_gen|VGA_CLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_gen|VGA_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_gen|VGA_CLK~clkctrl .clock_type = "global clock";
defparam \inst_gen|VGA_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X41_Y55_N11
dffeas \inst_gen|gen:yr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:yr[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:yr[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:yr[0] .is_wysiwyg = "true";
defparam \inst_gen|gen:yr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y52_N5
dffeas \inst_gen|yrow[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[0] .is_wysiwyg = "true";
defparam \inst_gen|yrow[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y54_N7
dffeas \inst_gen|gen:xcounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[1] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N0
cycloneive_lcell_comb \inst_gen|xcolumn[0]~_Duplicate_2feeder (
// Equation(s):
// \inst_gen|xcolumn[0]~_Duplicate_2feeder_combout  = \inst_gen|gen:xcounter[1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|gen:xcounter[1]~q ),
	.cin(gnd),
	.combout(\inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|xcolumn[0]~_Duplicate_2feeder .lut_mask = 16'hFF00;
defparam \inst_gen|xcolumn[0]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y53_N1
dffeas \inst_gen|xcolumn[0]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N5
dffeas \inst_gen|xcolumn[7]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[8]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N3
dffeas \inst_gen|xcolumn[6]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N7
dffeas \inst_gen|xcolumn[5]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N1
dffeas \inst_gen|xcolumn[8]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[9]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N6
cycloneive_lcell_comb \inst|LSPflag~3 (
// Equation(s):
// \inst|LSPflag~3_combout  = (!\inst_gen|yrow [7] & (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & (\inst_gen|xcolumn[6]~_Duplicate_2_q  $ (\inst_gen|xcolumn[5]~_Duplicate_2_q ))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datac(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~3 .lut_mask = 16'h0014;
defparam \inst|LSPflag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N18
cycloneive_lcell_comb \inst|LSPflag~4 (
// Equation(s):
// \inst|LSPflag~4_combout  = (\inst|LSPflag:romID[1]~2_combout  & (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & \inst|LSPflag~3_combout ))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~4 .lut_mask = 16'h2200;
defparam \inst|LSPflag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N26
cycloneive_lcell_comb \inst|Mux11~0 (
// Equation(s):
// \inst|Mux11~0_combout  = (\inst|LSPflag~4_combout  & (((\inst_gen|xcolumn[0]~_Duplicate_2_q )))) # (!\inst|LSPflag~4_combout  & (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [0])))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|yrow [0]),
	.datac(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~0 .lut_mask = 16'hF088;
defparam \inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y52_N1
dffeas \inst_gen|yrow[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[1] .is_wysiwyg = "true";
defparam \inst_gen|yrow[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N31
dffeas \inst_gen|xcolumn[1]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N2
cycloneive_lcell_comb \inst|Mux10~0 (
// Equation(s):
// \inst|Mux10~0_combout  = (\inst|LSPflag~4_combout  & (((\inst_gen|xcolumn[1]~_Duplicate_2_q )))) # (!\inst|LSPflag~4_combout  & (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [1])))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|yrow [1]),
	.datac(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~0 .lut_mask = 16'hF088;
defparam \inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y55_N17
dffeas \inst_gen|yrow[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[7] .is_wysiwyg = "true";
defparam \inst_gen|yrow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N15
dffeas \inst_gen|xcolumn[4]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N30
cycloneive_lcell_comb \inst|LSPflag:romID[1]~0 (
// Equation(s):
// \inst|LSPflag:romID[1]~0_combout  = (\inst_gen|xcolumn[4]~_Duplicate_2_q  & \inst_gen|xcolumn[5]~_Duplicate_2_q )

	.dataa(gnd),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~0 .lut_mask = 16'hCC00;
defparam \inst|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N2
cycloneive_lcell_comb \inst|LSPflag:romID[1]~1 (
// Equation(s):
// \inst|LSPflag:romID[1]~1_combout  = (\inst_gen|xcolumn[8]~_Duplicate_2_q  & (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & (!\inst_gen|xcolumn[6]~_Duplicate_2_q  & !\inst|LSPflag:romID[1]~0_combout ))) # (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & 
// (\inst_gen|xcolumn[7]~_Duplicate_2_q  & (\inst_gen|xcolumn[6]~_Duplicate_2_q  & \inst|LSPflag:romID[1]~0_combout )))

	.dataa(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datac(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~0_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~1 .lut_mask = 16'h4002;
defparam \inst|LSPflag:romID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N16
cycloneive_lcell_comb \inst|LSPflag:romID[1]~3 (
// Equation(s):
// \inst|LSPflag:romID[1]~3_combout  = (\inst|LSPflag:romID[1]~2_combout  & (\inst_gen|yrow [7] & \inst|LSPflag:romID[1]~1_combout ))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(gnd),
	.datac(\inst_gen|yrow [7]),
	.datad(\inst|LSPflag:romID[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~3 .lut_mask = 16'hA000;
defparam \inst|LSPflag:romID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y54_N11
dffeas \inst_gen|gen:xcounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[3] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N11
dffeas \inst_gen|xcolumn[2]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N26
cycloneive_lcell_comb \inst|Mux9~0 (
// Equation(s):
// \inst|Mux9~0_combout  = (\inst|LSPflag~4_combout  & (((\inst_gen|xcolumn[2]~_Duplicate_2_q )))) # (!\inst|LSPflag~4_combout  & (\inst_gen|yrow [2] & (\inst|LSPflag:romID[1]~3_combout )))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst|LSPflag~4_combout ),
	.datac(\inst|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|xcolumn[2]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~0 .lut_mask = 16'hEC20;
defparam \inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N0
cycloneive_lcell_comb \inst_gen|yrow[3]~feeder (
// Equation(s):
// \inst_gen|yrow[3]~feeder_combout  = \inst_gen|gen:yr[3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|gen:yr[3]~q ),
	.cin(gnd),
	.combout(\inst_gen|yrow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y52_N1
dffeas \inst_gen|yrow[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|yrow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[3] .is_wysiwyg = "true";
defparam \inst_gen|yrow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y54_N13
dffeas \inst_gen|gen:xcounter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|gen:xcounter[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|gen:xcounter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[4] .is_wysiwyg = "true";
defparam \inst_gen|gen:xcounter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y52_N13
dffeas \inst_gen|xcolumn[3]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N4
cycloneive_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|LSPflag~4_combout  & (((\inst_gen|xcolumn[3]~_Duplicate_2_q )))) # (!\inst|LSPflag~4_combout  & (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [3])))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(\inst_gen|xcolumn[3]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'hF088;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N14
cycloneive_lcell_comb \inst_gen|yrow[4]~feeder (
// Equation(s):
// \inst_gen|yrow[4]~feeder_combout  = \inst_gen|gen:yr[4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|gen:yr[4]~q ),
	.cin(gnd),
	.combout(\inst_gen|yrow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y55_N15
dffeas \inst_gen|yrow[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst_gen|yrow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[4] .is_wysiwyg = "true";
defparam \inst_gen|yrow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N28
cycloneive_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (\inst|LSPflag~4_combout  & (((\inst_gen|xcolumn[4]~_Duplicate_2_q )))) # (!\inst|LSPflag~4_combout  & (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [4])))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst_gen|yrow [4]),
	.datac(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'hF088;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N20
cycloneive_lcell_comb \inst|Add10~0 (
// Equation(s):
// \inst|Add10~0_combout  = \inst_gen|yrow [5] $ (VCC)
// \inst|Add10~1  = CARRY(\inst_gen|yrow [5])

	.dataa(\inst_gen|yrow [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add10~0_combout ),
	.cout(\inst|Add10~1 ));
// synopsys translate_off
defparam \inst|Add10~0 .lut_mask = 16'h55AA;
defparam \inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N4
cycloneive_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\inst|LSPflag~4_combout  & (!\inst_gen|xcolumn[5]~_Duplicate_2_q )) # (!\inst|LSPflag~4_combout  & (((\inst|Add10~0_combout  & \inst|LSPflag:romID[1]~3_combout ))))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datab(\inst|Add10~0_combout ),
	.datac(\inst|LSPflag~4_combout ),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'h5C50;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N22
cycloneive_lcell_comb \inst|Add10~2 (
// Equation(s):
// \inst|Add10~2_combout  = (\inst_gen|yrow [6] & (\inst|Add10~1  & VCC)) # (!\inst_gen|yrow [6] & (!\inst|Add10~1 ))
// \inst|Add10~3  = CARRY((!\inst_gen|yrow [6] & !\inst|Add10~1 ))

	.dataa(\inst_gen|yrow [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~1 ),
	.combout(\inst|Add10~2_combout ),
	.cout(\inst|Add10~3 ));
// synopsys translate_off
defparam \inst|Add10~2 .lut_mask = 16'hA505;
defparam \inst|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N8
cycloneive_lcell_comb \inst|Add10~4 (
// Equation(s):
// \inst|Add10~4_combout  = (\inst|LSPflag:romID[1]~3_combout  & (((\inst|Add10~2_combout )))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[6]~_Duplicate_2_q  $ (((!\inst_gen|xcolumn[5]~_Duplicate_2_q )))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\inst|LSPflag:romID[1]~3_combout ),
	.datac(\inst|Add10~2_combout ),
	.datad(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~4 .lut_mask = 16'hE2D1;
defparam \inst|Add10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N0
cycloneive_lcell_comb \inst|Add8~1 (
// Equation(s):
// \inst|Add8~1_combout  = (\inst|Add8~0_combout  & (\inst|Add10~4_combout  $ (VCC))) # (!\inst|Add8~0_combout  & (\inst|Add10~4_combout  & VCC))
// \inst|Add8~2  = CARRY((\inst|Add8~0_combout  & \inst|Add10~4_combout ))

	.dataa(\inst|Add8~0_combout ),
	.datab(\inst|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~1_combout ),
	.cout(\inst|Add8~2 ));
// synopsys translate_off
defparam \inst|Add8~1 .lut_mask = 16'h6688;
defparam \inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N6
cycloneive_lcell_comb \inst|LSPflag~6 (
// Equation(s):
// \inst|LSPflag~6_combout  = (\inst|LSPflag:romID[1]~3_combout ) # ((\inst|LSPflag:romID[1]~2_combout  & (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & \inst|LSPflag~3_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datac(\inst|LSPflag:romID[1]~3_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~6 .lut_mask = 16'hF2F0;
defparam \inst|LSPflag~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N22
cycloneive_lcell_comb \inst|Add8~3 (
// Equation(s):
// \inst|Add8~3_combout  = (\inst|Add8~1_combout  & \inst|LSPflag~6_combout )

	.dataa(gnd),
	.datab(\inst|Add8~1_combout ),
	.datac(gnd),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~3 .lut_mask = 16'hCC00;
defparam \inst|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N30
cycloneive_lcell_comb \inst|Add8~4 (
// Equation(s):
// \inst|Add8~4_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((!\inst_gen|xcolumn[1]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|yrow [1]))

	.dataa(gnd),
	.datab(\inst_gen|yrow [1]),
	.datac(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Add8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~4 .lut_mask = 16'h0FCC;
defparam \inst|Add8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N2
cycloneive_lcell_comb \inst|Add8~5 (
// Equation(s):
// \inst|Add8~5_combout  = (\inst|Add10~7_combout  & ((\inst|Add8~4_combout  & (\inst|Add8~2  & VCC)) # (!\inst|Add8~4_combout  & (!\inst|Add8~2 )))) # (!\inst|Add10~7_combout  & ((\inst|Add8~4_combout  & (!\inst|Add8~2 )) # (!\inst|Add8~4_combout  & 
// ((\inst|Add8~2 ) # (GND)))))
// \inst|Add8~6  = CARRY((\inst|Add10~7_combout  & (!\inst|Add8~4_combout  & !\inst|Add8~2 )) # (!\inst|Add10~7_combout  & ((!\inst|Add8~2 ) # (!\inst|Add8~4_combout ))))

	.dataa(\inst|Add10~7_combout ),
	.datab(\inst|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~2 ),
	.combout(\inst|Add8~5_combout ),
	.cout(\inst|Add8~6 ));
// synopsys translate_off
defparam \inst|Add8~5 .lut_mask = 16'h9617;
defparam \inst|Add8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N24
cycloneive_lcell_comb \inst|Add8~7 (
// Equation(s):
// \inst|Add8~7_combout  = (\inst|Add8~5_combout  & \inst|LSPflag~6_combout )

	.dataa(gnd),
	.datab(\inst|Add8~5_combout ),
	.datac(gnd),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~7 .lut_mask = 16'hCC00;
defparam \inst|Add8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N4
cycloneive_lcell_comb \inst|Add7~1 (
// Equation(s):
// \inst|Add7~1_combout  = \inst_gen|xcolumn[8]~_Duplicate_2_q  $ (((\inst_gen|xcolumn[5]~_Duplicate_2_q ) # ((\inst_gen|xcolumn[6]~_Duplicate_2_q ) # (\inst_gen|xcolumn[7]~_Duplicate_2_q ))))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datac(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datad(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~1 .lut_mask = 16'h01FE;
defparam \inst|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y55_N13
dffeas \inst_gen|yrow[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[8]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[8] .is_wysiwyg = "true";
defparam \inst_gen|yrow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N26
cycloneive_lcell_comb \inst|Add10~8 (
// Equation(s):
// \inst|Add10~8_combout  = (\inst_gen|yrow [8] & (\inst|Add10~6  & VCC)) # (!\inst_gen|yrow [8] & (!\inst|Add10~6 ))
// \inst|Add10~9  = CARRY((!\inst_gen|yrow [8] & !\inst|Add10~6 ))

	.dataa(gnd),
	.datab(\inst_gen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~6 ),
	.combout(\inst|Add10~8_combout ),
	.cout(\inst|Add10~9 ));
// synopsys translate_off
defparam \inst|Add10~8 .lut_mask = 16'hC303;
defparam \inst|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N14
cycloneive_lcell_comb \inst|Add10~10 (
// Equation(s):
// \inst|Add10~10_combout  = (\inst|LSPflag:romID[1]~3_combout  & ((\inst|Add10~8_combout ))) # (!\inst|LSPflag:romID[1]~3_combout  & (!\inst|Add7~1_combout ))

	.dataa(gnd),
	.datab(\inst|Add7~1_combout ),
	.datac(\inst|Add10~8_combout ),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Add10~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~10 .lut_mask = 16'hF033;
defparam \inst|Add10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N4
cycloneive_lcell_comb \inst|Add8~9 (
// Equation(s):
// \inst|Add8~9_combout  = ((\inst|Add8~8_combout  $ (\inst|Add10~10_combout  $ (!\inst|Add8~6 )))) # (GND)
// \inst|Add8~10  = CARRY((\inst|Add8~8_combout  & ((\inst|Add10~10_combout ) # (!\inst|Add8~6 ))) # (!\inst|Add8~8_combout  & (\inst|Add10~10_combout  & !\inst|Add8~6 )))

	.dataa(\inst|Add8~8_combout ),
	.datab(\inst|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~6 ),
	.combout(\inst|Add8~9_combout ),
	.cout(\inst|Add8~10 ));
// synopsys translate_off
defparam \inst|Add8~9 .lut_mask = 16'h698E;
defparam \inst|Add8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N26
cycloneive_lcell_comb \inst|Add8~11 (
// Equation(s):
// \inst|Add8~11_combout  = (\inst|Add8~9_combout  & \inst|LSPflag~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~9_combout ),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~11 .lut_mask = 16'hF000;
defparam \inst|Add8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N28
cycloneive_lcell_comb \inst|Add8~15 (
// Equation(s):
// \inst|Add8~15_combout  = (\inst|Add8~13_combout  & \inst|LSPflag~6_combout )

	.dataa(\inst|Add8~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~15 .lut_mask = 16'hAA00;
defparam \inst|Add8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N14
cycloneive_lcell_comb \inst|Add8~16 (
// Equation(s):
// \inst|Add8~16_combout  = (\inst|LSPflag:romID[1]~3_combout  & (\inst_gen|xcolumn[4]~_Duplicate_2_q )) # (!\inst|LSPflag:romID[1]~3_combout  & ((\inst_gen|yrow [4])))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(\inst|LSPflag:romID[1]~3_combout ),
	.datad(\inst_gen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~16 .lut_mask = 16'hAFA0;
defparam \inst|Add8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N25
dffeas \inst_gen|xcolumn[9]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:xcounter[10]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|xcolumn[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \inst_gen|xcolumn[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N19
dffeas \inst_gen|yrow[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[9]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[9] .is_wysiwyg = "true";
defparam \inst_gen|yrow[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N0
cycloneive_lcell_comb \inst|Add10~13 (
// Equation(s):
// \inst|Add10~13_combout  = (\inst|LSPflag:romID[1]~3_combout  & (((\inst|Add10~11_combout )))) # (!\inst|LSPflag:romID[1]~3_combout  & (\inst|Add7~2_combout  $ ((!\inst_gen|xcolumn[9]~_Duplicate_2_q ))))

	.dataa(\inst|Add7~2_combout ),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\inst|Add10~11_combout ),
	.datad(\inst|LSPflag:romID[1]~3_combout ),
	.cin(gnd),
	.combout(\inst|Add10~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~13 .lut_mask = 16'hF099;
defparam \inst|Add10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N16
cycloneive_lcell_comb \inst|Add8~19 (
// Equation(s):
// \inst|Add8~19_combout  = (\inst|Add8~17_combout  & \inst|LSPflag~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~17_combout ),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~19 .lut_mask = 16'hF000;
defparam \inst|Add8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y53_N20
cycloneive_lcell_comb \inst|Add8~23 (
// Equation(s):
// \inst|Add8~23_combout  = (\inst|Add8~21_combout  & \inst|LSPflag~6_combout )

	.dataa(\inst|Add8~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|LSPflag~6_combout ),
	.cin(gnd),
	.combout(\inst|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~23 .lut_mask = 16'hAA00;
defparam \inst|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst_gen|VGA_CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\inst|Add8~23_combout ,\inst|Add8~19_combout ,\inst|Add8~15_combout ,\inst|Add8~11_combout ,\inst|Add8~7_combout ,\inst|Add8~3_combout ,\inst|Mux6~0_combout ,\inst|Mux7~0_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,
\inst|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romPicture.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogic:inst|romPicture:rom_inst|altsyncram:altsyncram_component|altsyncram_2g81:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000001500000000000000000000000000000155540000000000000000000000000005555500000000000000000000000000155555400000000000000000000000005554155000000000000000000000000155500550000000028000000000000001554001540000002AA000000000000005550001540000002AA80000000000000554000154000000AAAA8000000000001554000154000000AAAAA000000000001550000554000000AAAAA8000000000055500005540000002AAAAA800000000055400005540000002AAAAAA000000000554000155000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h02AAAAAA80000000055000055500000002AAAAAAA8000000155000055400000002AAAAAAAA000000055000155400000002A8AAAAAA800000054000155000000002A82AAAAAA80000055000555000000002A00AAAAAAA0000055001554000000002A000AAAAAA000001551555400000000AA0002AAAAA800001555555000000000AA0000AAAAA800000555554000000000AA00000AAAA000000055540000000000AA000002AAA000000005400000000002AA000000AA8000000000000000000002A80000000A0000000000000000000002A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A8000000000000000000000A00000002A8000000000005400000002AA000000AA800000000005555000000AAA800000AA000000000015555400000AAAA00000AA000000000055555500002AAAAA0000AA000000000155505540002AAAAA8000AA000000000555401540000AAAAAA000A8000000000555000550000AAAAAAA00A80000000015540005500002AAAAAA82A800000000155000055000002AAAAAA2A800000000555000055000000AAAAAAAA80;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000005540001550000002AAAAAAA80000000155400015500000002AAAAAA80000000155000015500000000AAAAAA800000001550000554000000002AAAAA8000000015400015540000000002AAAAA000000055400015500000000000AAAAA0000000154000555000000000002AAAA00000001500005540000000000002AA800000001540015540000000000000AA8000000015400555000000000000002800000000055455550000000000000000000000000555555400000000000000000000000001555550000000000000000000000000001555000000000000000000000000000001500000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N8
cycloneive_lcell_comb \inst|LSPflag~5 (
// Equation(s):
// \inst|LSPflag~5_combout  = (\inst|LSPflag:romID[1]~3_combout  & (!\inst|rom_inst|altsyncram_component|auto_generated|q_a [0] & (!\inst|rom_inst|altsyncram_component|auto_generated|q_a [1]))) # (!\inst|LSPflag:romID[1]~3_combout  & 
// (((!\inst|rom_inst|altsyncram_component|auto_generated|q_a [0] & !\inst|rom_inst|altsyncram_component|auto_generated|q_a [1])) # (!\inst|LSPflag~4_combout )))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~5 .lut_mask = 16'h0357;
defparam \inst|LSPflag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y55_N21
dffeas \inst_gen|yrow[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[5] .is_wysiwyg = "true";
defparam \inst_gen|yrow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N8
cycloneive_lcell_comb \inst|LessThan11~0 (
// Equation(s):
// \inst|LessThan11~0_combout  = (\inst_gen|yrow [6] & (\inst_gen|yrow [5] & (\inst_gen|yrow [4] & \inst_gen|yrow [7])))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst_gen|yrow [7]),
	.cin(gnd),
	.combout(\inst|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan11~0 .lut_mask = 16'h8000;
defparam \inst|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N12
cycloneive_lcell_comb \inst|LSPflag~1 (
// Equation(s):
// \inst|LSPflag~1_combout  = (!\inst_gen|xcolumn[9]~_Duplicate_2_q  & (!\inst_gen|yrow [8] & !\inst_gen|yrow [9]))

	.dataa(gnd),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\inst_gen|yrow [8]),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~1 .lut_mask = 16'h0003;
defparam \inst|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N18
cycloneive_lcell_comb \inst|LSPflag~2 (
// Equation(s):
// \inst|LSPflag~2_combout  = (\inst|LSPflag~0_combout ) # ((\inst|LessThan11~0_combout ) # (!\inst|LSPflag~1_combout ))

	.dataa(\inst|LSPflag~0_combout ),
	.datab(\inst|LessThan11~0_combout ),
	.datac(gnd),
	.datad(\inst|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~2 .lut_mask = 16'hEEFF;
defparam \inst|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N18
cycloneive_lcell_comb \inst|VGA_B[7]~2 (
// Equation(s):
// \inst|VGA_B[7]~2_combout  = (\inst|VGA_B[7]~1_combout  & (\inst|LSPflag~5_combout  & !\inst|LSPflag~2_combout ))

	.dataa(\inst|VGA_B[7]~1_combout ),
	.datab(\inst|LSPflag~5_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|VGA_B[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[7]~2 .lut_mask = 16'h0808;
defparam \inst|VGA_B[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N16
cycloneive_lcell_comb \inst1|VGA_B[7]~feeder (
// Equation(s):
// \inst1|VGA_B[7]~feeder_combout  = \inst|VGA_B[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_B[7]~2_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_B[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N17
dffeas \inst1|VGA_B[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[7] .is_wysiwyg = "true";
defparam \inst1|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y54_N19
dffeas \inst1|VGA_B[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_B[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[6] .is_wysiwyg = "true";
defparam \inst1|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N2
cycloneive_lcell_comb \inst|RGB~2 (
// Equation(s):
// \inst|RGB~2_combout  = \inst|LSPflag~4_combout  $ (((\inst|rom_inst|altsyncram_component|auto_generated|q_a [0] & !\inst|rom_inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|RGB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~2 .lut_mask = 16'hF30C;
defparam \inst|RGB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N8
cycloneive_lcell_comb \inst|VGA_B[4]~3 (
// Equation(s):
// \inst|VGA_B[4]~3_combout  = (!\inst|LSPflag~5_combout  & (!\inst|LSPflag~2_combout  & !\inst|RGB~2_combout ))

	.dataa(\inst|LSPflag~5_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|RGB~2_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[4]~3 .lut_mask = 16'h0011;
defparam \inst|VGA_B[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y69_N0
cycloneive_lcell_comb \inst1|VGA_B[4]~feeder (
// Equation(s):
// \inst1|VGA_B[4]~feeder_combout  = \inst|VGA_B[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|VGA_B[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_B[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y69_N1
dffeas \inst1|VGA_B[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[4] .is_wysiwyg = "true";
defparam \inst1|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y69_N2
cycloneive_lcell_comb \inst1|VGA_B[3]~feeder (
// Equation(s):
// \inst1|VGA_B[3]~feeder_combout  = \inst|VGA_B[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|VGA_B[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_B[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y69_N3
dffeas \inst1|VGA_B[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[3] .is_wysiwyg = "true";
defparam \inst1|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N12
cycloneive_lcell_comb \inst|VGA_B[2]~4 (
// Equation(s):
// \inst|VGA_B[2]~4_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|q_a [1] & (((\inst|LSPflag~4_combout )))) # (!\inst|rom_inst|altsyncram_component|auto_generated|q_a [1] & (\inst|LSPflag:romID[1]~3_combout  & 
// (\inst|rom_inst|altsyncram_component|auto_generated|q_a [0] & !\inst|LSPflag~4_combout )))

	.dataa(\inst|LSPflag:romID[1]~3_combout ),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|LSPflag~4_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[2]~4 .lut_mask = 16'hF008;
defparam \inst|VGA_B[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N4
cycloneive_lcell_comb \inst|VGA_B[2]~5 (
// Equation(s):
// \inst|VGA_B[2]~5_combout  = (!\inst|LSPflag~2_combout  & (!\inst|VGA_B[2]~4_combout  & ((\inst|VGA_B[7]~1_combout ) # (!\inst|LSPflag~5_combout ))))

	.dataa(\inst|VGA_B[7]~1_combout ),
	.datab(\inst|LSPflag~5_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|VGA_B[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[2]~5 .lut_mask = 16'h000B;
defparam \inst|VGA_B[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N5
dffeas \inst1|VGA_B[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_B[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[2] .is_wysiwyg = "true";
defparam \inst1|VGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y69_N4
cycloneive_lcell_comb \inst1|VGA_B[1]~feeder (
// Equation(s):
// \inst1|VGA_B[1]~feeder_combout  = \inst|VGA_B[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|VGA_B[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|VGA_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_B[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|VGA_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y69_N5
dffeas \inst1|VGA_B[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[1] .is_wysiwyg = "true";
defparam \inst1|VGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N9
dffeas \inst1|VGA_B[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_B[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_B[0] .is_wysiwyg = "true";
defparam \inst1|VGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N10
cycloneive_lcell_comb \inst|Add4~2 (
// Equation(s):
// \inst|Add4~2_combout  = (\inst_gen|xcolumn[1]~_Duplicate_2_q  & ((\inst_gen|xcolumn[2]~_Duplicate_2_q  & (\inst|Add4~1  & VCC)) # (!\inst_gen|xcolumn[2]~_Duplicate_2_q  & (!\inst|Add4~1 )))) # (!\inst_gen|xcolumn[1]~_Duplicate_2_q  & 
// ((\inst_gen|xcolumn[2]~_Duplicate_2_q  & (!\inst|Add4~1 )) # (!\inst_gen|xcolumn[2]~_Duplicate_2_q  & ((\inst|Add4~1 ) # (GND)))))
// \inst|Add4~3  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_q  & (!\inst_gen|xcolumn[2]~_Duplicate_2_q  & !\inst|Add4~1 )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_q  & ((!\inst|Add4~1 ) # (!\inst_gen|xcolumn[2]~_Duplicate_2_q ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~1 ),
	.combout(\inst|Add4~2_combout ),
	.cout(\inst|Add4~3 ));
// synopsys translate_off
defparam \inst|Add4~2 .lut_mask = 16'h9617;
defparam \inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N12
cycloneive_lcell_comb \inst|Add4~4 (
// Equation(s):
// \inst|Add4~4_combout  = ((\inst_gen|xcolumn[3]~_Duplicate_2_q  $ (\inst_gen|xcolumn[2]~_Duplicate_2_q  $ (!\inst|Add4~3 )))) # (GND)
// \inst|Add4~5  = CARRY((\inst_gen|xcolumn[3]~_Duplicate_2_q  & ((\inst_gen|xcolumn[2]~_Duplicate_2_q ) # (!\inst|Add4~3 ))) # (!\inst_gen|xcolumn[3]~_Duplicate_2_q  & (\inst_gen|xcolumn[2]~_Duplicate_2_q  & !\inst|Add4~3 )))

	.dataa(\inst_gen|xcolumn[3]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~3 ),
	.combout(\inst|Add4~4_combout ),
	.cout(\inst|Add4~5 ));
// synopsys translate_off
defparam \inst|Add4~4 .lut_mask = 16'h698E;
defparam \inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N16
cycloneive_lcell_comb \inst|Add4~8 (
// Equation(s):
// \inst|Add4~8_combout  = ((\inst_gen|xcolumn[5]~_Duplicate_2_q  $ (\inst_gen|xcolumn[4]~_Duplicate_2_q  $ (!\inst|Add4~7 )))) # (GND)
// \inst|Add4~9  = CARRY((\inst_gen|xcolumn[5]~_Duplicate_2_q  & ((\inst_gen|xcolumn[4]~_Duplicate_2_q ) # (!\inst|Add4~7 ))) # (!\inst_gen|xcolumn[5]~_Duplicate_2_q  & (\inst_gen|xcolumn[4]~_Duplicate_2_q  & !\inst|Add4~7 )))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[4]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~7 ),
	.combout(\inst|Add4~8_combout ),
	.cout(\inst|Add4~9 ));
// synopsys translate_off
defparam \inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N18
cycloneive_lcell_comb \inst|Add4~10 (
// Equation(s):
// \inst|Add4~10_combout  = (\inst_gen|xcolumn[5]~_Duplicate_2_q  & ((\inst_gen|xcolumn[6]~_Duplicate_2_q  & (\inst|Add4~9  & VCC)) # (!\inst_gen|xcolumn[6]~_Duplicate_2_q  & (!\inst|Add4~9 )))) # (!\inst_gen|xcolumn[5]~_Duplicate_2_q  & 
// ((\inst_gen|xcolumn[6]~_Duplicate_2_q  & (!\inst|Add4~9 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_q  & ((\inst|Add4~9 ) # (GND)))))
// \inst|Add4~11  = CARRY((\inst_gen|xcolumn[5]~_Duplicate_2_q  & (!\inst_gen|xcolumn[6]~_Duplicate_2_q  & !\inst|Add4~9 )) # (!\inst_gen|xcolumn[5]~_Duplicate_2_q  & ((!\inst|Add4~9 ) # (!\inst_gen|xcolumn[6]~_Duplicate_2_q ))))

	.dataa(\inst_gen|xcolumn[5]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~9 ),
	.combout(\inst|Add4~10_combout ),
	.cout(\inst|Add4~11 ));
// synopsys translate_off
defparam \inst|Add4~10 .lut_mask = 16'h9617;
defparam \inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N22
cycloneive_lcell_comb \inst|Add4~14 (
// Equation(s):
// \inst|Add4~14_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_q  & ((\inst_gen|xcolumn[8]~_Duplicate_2_q  & (\inst|Add4~13  & VCC)) # (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & (!\inst|Add4~13 )))) # (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & 
// ((\inst_gen|xcolumn[8]~_Duplicate_2_q  & (!\inst|Add4~13 )) # (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & ((\inst|Add4~13 ) # (GND)))))
// \inst|Add4~15  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_q  & (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & !\inst|Add4~13 )) # (!\inst_gen|xcolumn[7]~_Duplicate_2_q  & ((!\inst|Add4~13 ) # (!\inst_gen|xcolumn[8]~_Duplicate_2_q ))))

	.dataa(\inst_gen|xcolumn[7]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~13 ),
	.combout(\inst|Add4~14_combout ),
	.cout(\inst|Add4~15 ));
// synopsys translate_off
defparam \inst|Add4~14 .lut_mask = 16'h9617;
defparam \inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N24
cycloneive_lcell_comb \inst|Add4~16 (
// Equation(s):
// \inst|Add4~16_combout  = ((\inst_gen|xcolumn[8]~_Duplicate_2_q  $ (\inst_gen|xcolumn[9]~_Duplicate_2_q  $ (!\inst|Add4~15 )))) # (GND)
// \inst|Add4~17  = CARRY((\inst_gen|xcolumn[8]~_Duplicate_2_q  & ((\inst_gen|xcolumn[9]~_Duplicate_2_q ) # (!\inst|Add4~15 ))) # (!\inst_gen|xcolumn[8]~_Duplicate_2_q  & (\inst_gen|xcolumn[9]~_Duplicate_2_q  & !\inst|Add4~15 )))

	.dataa(\inst_gen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~15 ),
	.combout(\inst|Add4~16_combout ),
	.cout(\inst|Add4~17 ));
// synopsys translate_off
defparam \inst|Add4~16 .lut_mask = 16'h698E;
defparam \inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N26
cycloneive_lcell_comb \inst|Add4~18 (
// Equation(s):
// \inst|Add4~18_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_q  & (!\inst|Add4~17 )) # (!\inst_gen|xcolumn[9]~_Duplicate_2_q  & ((\inst|Add4~17 ) # (GND)))
// \inst|Add4~19  = CARRY((!\inst|Add4~17 ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\inst_gen|xcolumn[9]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~17 ),
	.combout(\inst|Add4~18_combout ),
	.cout(\inst|Add4~19 ));
// synopsys translate_off
defparam \inst|Add4~18 .lut_mask = 16'h3C3F;
defparam \inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N8
cycloneive_lcell_comb \inst|Add3~1 (
// Equation(s):
// \inst|Add3~1_cout  = CARRY((!\inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_q ))

	.dataa(\inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add3~1_cout ));
// synopsys translate_off
defparam \inst|Add3~1 .lut_mask = 16'h0011;
defparam \inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N18
cycloneive_lcell_comb \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (\inst|Add4~10_combout  & (!\inst|Add3~9 )) # (!\inst|Add4~10_combout  & (\inst|Add3~9  & VCC))
// \inst|Add3~11  = CARRY((\inst|Add4~10_combout  & !\inst|Add3~9 ))

	.dataa(gnd),
	.datab(\inst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~9 ),
	.combout(\inst|Add3~10_combout ),
	.cout(\inst|Add3~11 ));
// synopsys translate_off
defparam \inst|Add3~10 .lut_mask = 16'h3C0C;
defparam \inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N22
cycloneive_lcell_comb \inst|Add3~14 (
// Equation(s):
// \inst|Add3~14_combout  = (\inst|Add4~14_combout  & ((\inst|Add3~13 ) # (GND))) # (!\inst|Add4~14_combout  & (!\inst|Add3~13 ))
// \inst|Add3~15  = CARRY((\inst|Add4~14_combout ) # (!\inst|Add3~13 ))

	.dataa(\inst|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~13 ),
	.combout(\inst|Add3~14_combout ),
	.cout(\inst|Add3~15 ));
// synopsys translate_off
defparam \inst|Add3~14 .lut_mask = 16'hA5AF;
defparam \inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N28
cycloneive_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (\inst|Add4~20_combout  & (!\inst|Add3~19  & VCC)) # (!\inst|Add4~20_combout  & (\inst|Add3~19  $ (GND)))
// \inst|Add3~21  = CARRY((!\inst|Add4~20_combout  & !\inst|Add3~19 ))

	.dataa(\inst|Add4~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~19 ),
	.combout(\inst|Add3~20_combout ),
	.cout(\inst|Add3~21 ));
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h5A05;
defparam \inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N30
cycloneive_lcell_comb \inst|Add3~22 (
// Equation(s):
// \inst|Add3~22_combout  = \inst|Add3~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add3~21 ),
	.combout(\inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~22 .lut_mask = 16'hF0F0;
defparam \inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N28
cycloneive_lcell_comb \inst|Add4~20 (
// Equation(s):
// \inst|Add4~20_combout  = !\inst|Add4~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add4~19 ),
	.combout(\inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add4~20 .lut_mask = 16'h0F0F;
defparam \inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N4
cycloneive_lcell_comb \inst|Add5~1 (
// Equation(s):
// \inst|Add5~1_cout  = CARRY((!\inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_q ))

	.dataa(\inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add5~1_cout ));
// synopsys translate_off
defparam \inst|Add5~1 .lut_mask = 16'h0011;
defparam \inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N6
cycloneive_lcell_comb \inst|Add5~2 (
// Equation(s):
// \inst|Add5~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add5~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add5~1_cout ))
// \inst|Add5~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add5~1_cout ))

	.dataa(gnd),
	.datab(\inst|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~1_cout ),
	.combout(\inst|Add5~2_combout ),
	.cout(\inst|Add5~3 ));
// synopsys translate_off
defparam \inst|Add5~2 .lut_mask = 16'hC3CF;
defparam \inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N12
cycloneive_lcell_comb \inst|Add5~8 (
// Equation(s):
// \inst|Add5~8_combout  = (\inst|Add4~8_combout  & (!\inst|Add5~7  & VCC)) # (!\inst|Add4~8_combout  & (\inst|Add5~7  $ (GND)))
// \inst|Add5~9  = CARRY((!\inst|Add4~8_combout  & !\inst|Add5~7 ))

	.dataa(gnd),
	.datab(\inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~7 ),
	.combout(\inst|Add5~8_combout ),
	.cout(\inst|Add5~9 ));
// synopsys translate_off
defparam \inst|Add5~8 .lut_mask = 16'h3C03;
defparam \inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N18
cycloneive_lcell_comb \inst|Add5~14 (
// Equation(s):
// \inst|Add5~14_combout  = (\inst|Add4~14_combout  & (!\inst|Add5~13 )) # (!\inst|Add4~14_combout  & (\inst|Add5~13  & VCC))
// \inst|Add5~15  = CARRY((\inst|Add4~14_combout  & !\inst|Add5~13 ))

	.dataa(gnd),
	.datab(\inst|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~13 ),
	.combout(\inst|Add5~14_combout ),
	.cout(\inst|Add5~15 ));
// synopsys translate_off
defparam \inst|Add5~14 .lut_mask = 16'h3C0C;
defparam \inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N20
cycloneive_lcell_comb \inst|Add5~16 (
// Equation(s):
// \inst|Add5~16_combout  = (\inst|Add4~16_combout  & (\inst|Add5~15  $ (GND))) # (!\inst|Add4~16_combout  & ((GND) # (!\inst|Add5~15 )))
// \inst|Add5~17  = CARRY((!\inst|Add5~15 ) # (!\inst|Add4~16_combout ))

	.dataa(\inst|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~15 ),
	.combout(\inst|Add5~16_combout ),
	.cout(\inst|Add5~17 ));
// synopsys translate_off
defparam \inst|Add5~16 .lut_mask = 16'hA55F;
defparam \inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y53_N22
cycloneive_lcell_comb \inst|Add5~18 (
// Equation(s):
// \inst|Add5~18_combout  = (\inst|Add4~18_combout  & (!\inst|Add5~17 )) # (!\inst|Add4~18_combout  & (\inst|Add5~17  & VCC))
// \inst|Add5~19  = CARRY((\inst|Add4~18_combout  & !\inst|Add5~17 ))

	.dataa(\inst|Add4~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~17 ),
	.combout(\inst|Add5~18_combout ),
	.cout(\inst|Add5~19 ));
// synopsys translate_off
defparam \inst|Add5~18 .lut_mask = 16'h5A0A;
defparam \inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N0
cycloneive_lcell_comb \inst|LessThan15~0 (
// Equation(s):
// \inst|LessThan15~0_combout  = (\inst_gen|xcolumn[0]~_Duplicate_2_q ) # ((\inst_gen|xcolumn[1]~_Duplicate_2_q ) # (\inst|Add5~2_combout ))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\inst|Add5~2_combout ),
	.cin(gnd),
	.combout(\inst|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~0 .lut_mask = 16'hFFEE;
defparam \inst|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N4
cycloneive_lcell_comb \inst|LessThan15~2 (
// Equation(s):
// \inst|LessThan15~2_cout  = CARRY(\inst|LessThan15~0_combout )

	.dataa(gnd),
	.datab(\inst|LessThan15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst|LessThan15~2 .lut_mask = 16'h00CC;
defparam \inst|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N6
cycloneive_lcell_comb \inst|LessThan15~4 (
// Equation(s):
// \inst|LessThan15~4_cout  = CARRY((\inst|Add5~4_combout  & (\inst_gen|yrow [0] & !\inst|LessThan15~2_cout )) # (!\inst|Add5~4_combout  & ((\inst_gen|yrow [0]) # (!\inst|LessThan15~2_cout ))))

	.dataa(\inst|Add5~4_combout ),
	.datab(\inst_gen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~2_cout ),
	.combout(),
	.cout(\inst|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst|LessThan15~4 .lut_mask = 16'h004D;
defparam \inst|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N8
cycloneive_lcell_comb \inst|LessThan15~6 (
// Equation(s):
// \inst|LessThan15~6_cout  = CARRY((\inst|Add5~6_combout  & ((!\inst|LessThan15~4_cout ) # (!\inst_gen|yrow [1]))) # (!\inst|Add5~6_combout  & (!\inst_gen|yrow [1] & !\inst|LessThan15~4_cout )))

	.dataa(\inst|Add5~6_combout ),
	.datab(\inst_gen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~4_cout ),
	.combout(),
	.cout(\inst|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst|LessThan15~6 .lut_mask = 16'h002B;
defparam \inst|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N10
cycloneive_lcell_comb \inst|LessThan15~8 (
// Equation(s):
// \inst|LessThan15~8_cout  = CARRY((\inst_gen|yrow [2] & ((!\inst|LessThan15~6_cout ) # (!\inst|Add5~8_combout ))) # (!\inst_gen|yrow [2] & (!\inst|Add5~8_combout  & !\inst|LessThan15~6_cout )))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~6_cout ),
	.combout(),
	.cout(\inst|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst|LessThan15~8 .lut_mask = 16'h002B;
defparam \inst|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N12
cycloneive_lcell_comb \inst|LessThan15~10 (
// Equation(s):
// \inst|LessThan15~10_cout  = CARRY((\inst|Add5~10_combout  & ((!\inst|LessThan15~8_cout ) # (!\inst_gen|yrow [3]))) # (!\inst|Add5~10_combout  & (!\inst_gen|yrow [3] & !\inst|LessThan15~8_cout )))

	.dataa(\inst|Add5~10_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~8_cout ),
	.combout(),
	.cout(\inst|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst|LessThan15~10 .lut_mask = 16'h002B;
defparam \inst|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N14
cycloneive_lcell_comb \inst|LessThan15~12 (
// Equation(s):
// \inst|LessThan15~12_cout  = CARRY((\inst|Add5~12_combout  & (\inst_gen|yrow [4] & !\inst|LessThan15~10_cout )) # (!\inst|Add5~12_combout  & ((\inst_gen|yrow [4]) # (!\inst|LessThan15~10_cout ))))

	.dataa(\inst|Add5~12_combout ),
	.datab(\inst_gen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~10_cout ),
	.combout(),
	.cout(\inst|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst|LessThan15~12 .lut_mask = 16'h004D;
defparam \inst|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N16
cycloneive_lcell_comb \inst|LessThan15~14 (
// Equation(s):
// \inst|LessThan15~14_cout  = CARRY((\inst_gen|yrow [5] & (\inst|Add5~14_combout  & !\inst|LessThan15~12_cout )) # (!\inst_gen|yrow [5] & ((\inst|Add5~14_combout ) # (!\inst|LessThan15~12_cout ))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~12_cout ),
	.combout(),
	.cout(\inst|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst|LessThan15~14 .lut_mask = 16'h004D;
defparam \inst|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N18
cycloneive_lcell_comb \inst|LessThan15~16 (
// Equation(s):
// \inst|LessThan15~16_cout  = CARRY((\inst_gen|yrow [6] & ((!\inst|LessThan15~14_cout ) # (!\inst|Add5~16_combout ))) # (!\inst_gen|yrow [6] & (!\inst|Add5~16_combout  & !\inst|LessThan15~14_cout )))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~14_cout ),
	.combout(),
	.cout(\inst|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst|LessThan15~16 .lut_mask = 16'h002B;
defparam \inst|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N20
cycloneive_lcell_comb \inst|LessThan15~18 (
// Equation(s):
// \inst|LessThan15~18_cout  = CARRY((\inst_gen|yrow [7] & (\inst|Add5~18_combout  & !\inst|LessThan15~16_cout )) # (!\inst_gen|yrow [7] & ((\inst|Add5~18_combout ) # (!\inst|LessThan15~16_cout ))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~16_cout ),
	.combout(),
	.cout(\inst|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst|LessThan15~18 .lut_mask = 16'h004D;
defparam \inst|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N22
cycloneive_lcell_comb \inst|LessThan15~20 (
// Equation(s):
// \inst|LessThan15~20_cout  = CARRY((\inst_gen|yrow [8] & ((!\inst|LessThan15~18_cout ) # (!\inst|Add5~20_combout ))) # (!\inst_gen|yrow [8] & (!\inst|Add5~20_combout  & !\inst|LessThan15~18_cout )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst|Add5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~18_cout ),
	.combout(),
	.cout(\inst|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst|LessThan15~20 .lut_mask = 16'h002B;
defparam \inst|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y53_N24
cycloneive_lcell_comb \inst|LessThan15~21 (
// Equation(s):
// \inst|LessThan15~21_combout  = (\inst|Add5~22_combout  & (!\inst|LessThan15~20_cout  & !\inst_gen|yrow [9])) # (!\inst|Add5~22_combout  & ((!\inst_gen|yrow [9]) # (!\inst|LessThan15~20_cout )))

	.dataa(\inst|Add5~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_gen|yrow [9]),
	.cin(\inst|LessThan15~20_cout ),
	.combout(\inst|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~21 .lut_mask = 16'h055F;
defparam \inst|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y55_N11
dffeas \inst_gen|yrow[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[6] .is_wysiwyg = "true";
defparam \inst_gen|yrow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y52_N3
dffeas \inst_gen|yrow[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_gen|gen:yr[2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_gen|yrow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_gen|yrow[2] .is_wysiwyg = "true";
defparam \inst_gen|yrow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N6
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\inst_gen|yrow [0] & (\inst_gen|yrow [2] $ (VCC))) # (!\inst_gen|yrow [0] & (\inst_gen|yrow [2] & VCC))
// \inst|Add2~1  = CARRY((\inst_gen|yrow [0] & \inst_gen|yrow [2]))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst_gen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N8
cycloneive_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (\inst|Add2~1  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|Add2~1 )))) # (!\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (!\inst|Add2~1 )) # (!\inst_gen|yrow [3] & ((\inst|Add2~1 ) # 
// (GND)))))
// \inst|Add2~3  = CARRY((\inst_gen|yrow [1] & (!\inst_gen|yrow [3] & !\inst|Add2~1 )) # (!\inst_gen|yrow [1] & ((!\inst|Add2~1 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [1]),
	.datab(\inst_gen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N10
cycloneive_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\inst_gen|yrow [4] $ (\inst_gen|yrow [2] $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\inst_gen|yrow [4] & ((\inst_gen|yrow [2]) # (!\inst|Add2~3 ))) # (!\inst_gen|yrow [4] & (\inst_gen|yrow [2] & !\inst|Add2~3 )))

	.dataa(\inst_gen|yrow [4]),
	.datab(\inst_gen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N12
cycloneive_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (\inst|Add2~5  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|Add2~5 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (!\inst|Add2~5 )) # (!\inst_gen|yrow [3] & ((\inst|Add2~5 ) # 
// (GND)))))
// \inst|Add2~7  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [3] & !\inst|Add2~5 )) # (!\inst_gen|yrow [5] & ((!\inst|Add2~5 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N14
cycloneive_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\inst_gen|yrow [4] $ (\inst_gen|yrow [6] $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\inst_gen|yrow [4] & ((\inst_gen|yrow [6]) # (!\inst|Add2~7 ))) # (!\inst_gen|yrow [4] & (\inst_gen|yrow [6] & !\inst|Add2~7 )))

	.dataa(\inst_gen|yrow [4]),
	.datab(\inst_gen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N18
cycloneive_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = ((\inst_gen|yrow [8] $ (\inst_gen|yrow [6] $ (!\inst|Add2~11 )))) # (GND)
// \inst|Add2~13  = CARRY((\inst_gen|yrow [8] & ((\inst_gen|yrow [6]) # (!\inst|Add2~11 ))) # (!\inst_gen|yrow [8] & (\inst_gen|yrow [6] & !\inst|Add2~11 )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst_gen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout(\inst|Add2~13 ));
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'h698E;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N22
cycloneive_lcell_comb \inst|Add2~16 (
// Equation(s):
// \inst|Add2~16_combout  = (\inst_gen|yrow [8] & (\inst|Add2~15  $ (GND))) # (!\inst_gen|yrow [8] & (!\inst|Add2~15  & VCC))
// \inst|Add2~17  = CARRY((\inst_gen|yrow [8] & !\inst|Add2~15 ))

	.dataa(\inst_gen|yrow [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~15 ),
	.combout(\inst|Add2~16_combout ),
	.cout(\inst|Add2~17 ));
// synopsys translate_off
defparam \inst|Add2~16 .lut_mask = 16'hA50A;
defparam \inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N24
cycloneive_lcell_comb \inst|Add2~18 (
// Equation(s):
// \inst|Add2~18_combout  = (\inst_gen|yrow [9] & (!\inst|Add2~17 )) # (!\inst_gen|yrow [9] & ((\inst|Add2~17 ) # (GND)))
// \inst|Add2~19  = CARRY((!\inst|Add2~17 ) # (!\inst_gen|yrow [9]))

	.dataa(\inst_gen|yrow [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~17 ),
	.combout(\inst|Add2~18_combout ),
	.cout(\inst|Add2~19 ));
// synopsys translate_off
defparam \inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N26
cycloneive_lcell_comb \inst|Add2~20 (
// Equation(s):
// \inst|Add2~20_combout  = !\inst|Add2~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add2~19 ),
	.combout(\inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~20 .lut_mask = 16'h0F0F;
defparam \inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N2
cycloneive_lcell_comb \inst|LessThan14~1 (
// Equation(s):
// \inst|LessThan14~1_cout  = CARRY((\inst_gen|xcolumn[0]~_Duplicate_2_q  & !\inst_gen|yrow [1]))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_q ),
	.datab(\inst_gen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan14~1_cout ));
// synopsys translate_off
defparam \inst|LessThan14~1 .lut_mask = 16'h0022;
defparam \inst|LessThan14~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N4
cycloneive_lcell_comb \inst|LessThan14~3 (
// Equation(s):
// \inst|LessThan14~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_q  & (\inst|Add2~0_combout  & !\inst|LessThan14~1_cout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_q  & ((\inst|Add2~0_combout ) # (!\inst|LessThan14~1_cout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_q ),
	.datab(\inst|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~1_cout ),
	.combout(),
	.cout(\inst|LessThan14~3_cout ));
// synopsys translate_off
defparam \inst|LessThan14~3 .lut_mask = 16'h004D;
defparam \inst|LessThan14~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N6
cycloneive_lcell_comb \inst|LessThan14~5 (
// Equation(s):
// \inst|LessThan14~5_cout  = CARRY((\inst|Add3~2_combout  & ((!\inst|LessThan14~3_cout ) # (!\inst|Add2~2_combout ))) # (!\inst|Add3~2_combout  & (!\inst|Add2~2_combout  & !\inst|LessThan14~3_cout )))

	.dataa(\inst|Add3~2_combout ),
	.datab(\inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~3_cout ),
	.combout(),
	.cout(\inst|LessThan14~5_cout ));
// synopsys translate_off
defparam \inst|LessThan14~5 .lut_mask = 16'h002B;
defparam \inst|LessThan14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N8
cycloneive_lcell_comb \inst|LessThan14~7 (
// Equation(s):
// \inst|LessThan14~7_cout  = CARRY((\inst|Add3~4_combout  & (\inst|Add2~4_combout  & !\inst|LessThan14~5_cout )) # (!\inst|Add3~4_combout  & ((\inst|Add2~4_combout ) # (!\inst|LessThan14~5_cout ))))

	.dataa(\inst|Add3~4_combout ),
	.datab(\inst|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~5_cout ),
	.combout(),
	.cout(\inst|LessThan14~7_cout ));
// synopsys translate_off
defparam \inst|LessThan14~7 .lut_mask = 16'h004D;
defparam \inst|LessThan14~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N10
cycloneive_lcell_comb \inst|LessThan14~9 (
// Equation(s):
// \inst|LessThan14~9_cout  = CARRY((\inst|Add3~6_combout  & ((!\inst|LessThan14~7_cout ) # (!\inst|Add2~6_combout ))) # (!\inst|Add3~6_combout  & (!\inst|Add2~6_combout  & !\inst|LessThan14~7_cout )))

	.dataa(\inst|Add3~6_combout ),
	.datab(\inst|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~7_cout ),
	.combout(),
	.cout(\inst|LessThan14~9_cout ));
// synopsys translate_off
defparam \inst|LessThan14~9 .lut_mask = 16'h002B;
defparam \inst|LessThan14~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N12
cycloneive_lcell_comb \inst|LessThan14~11 (
// Equation(s):
// \inst|LessThan14~11_cout  = CARRY((\inst|Add3~8_combout  & (\inst|Add2~8_combout  & !\inst|LessThan14~9_cout )) # (!\inst|Add3~8_combout  & ((\inst|Add2~8_combout ) # (!\inst|LessThan14~9_cout ))))

	.dataa(\inst|Add3~8_combout ),
	.datab(\inst|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~9_cout ),
	.combout(),
	.cout(\inst|LessThan14~11_cout ));
// synopsys translate_off
defparam \inst|LessThan14~11 .lut_mask = 16'h004D;
defparam \inst|LessThan14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N14
cycloneive_lcell_comb \inst|LessThan14~13 (
// Equation(s):
// \inst|LessThan14~13_cout  = CARRY((\inst|Add2~10_combout  & (\inst|Add3~10_combout  & !\inst|LessThan14~11_cout )) # (!\inst|Add2~10_combout  & ((\inst|Add3~10_combout ) # (!\inst|LessThan14~11_cout ))))

	.dataa(\inst|Add2~10_combout ),
	.datab(\inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~11_cout ),
	.combout(),
	.cout(\inst|LessThan14~13_cout ));
// synopsys translate_off
defparam \inst|LessThan14~13 .lut_mask = 16'h004D;
defparam \inst|LessThan14~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N16
cycloneive_lcell_comb \inst|LessThan14~15 (
// Equation(s):
// \inst|LessThan14~15_cout  = CARRY((\inst|Add3~12_combout  & (\inst|Add2~12_combout  & !\inst|LessThan14~13_cout )) # (!\inst|Add3~12_combout  & ((\inst|Add2~12_combout ) # (!\inst|LessThan14~13_cout ))))

	.dataa(\inst|Add3~12_combout ),
	.datab(\inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~13_cout ),
	.combout(),
	.cout(\inst|LessThan14~15_cout ));
// synopsys translate_off
defparam \inst|LessThan14~15 .lut_mask = 16'h004D;
defparam \inst|LessThan14~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N18
cycloneive_lcell_comb \inst|LessThan14~17 (
// Equation(s):
// \inst|LessThan14~17_cout  = CARRY((\inst|Add2~14_combout  & (\inst|Add3~14_combout  & !\inst|LessThan14~15_cout )) # (!\inst|Add2~14_combout  & ((\inst|Add3~14_combout ) # (!\inst|LessThan14~15_cout ))))

	.dataa(\inst|Add2~14_combout ),
	.datab(\inst|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~15_cout ),
	.combout(),
	.cout(\inst|LessThan14~17_cout ));
// synopsys translate_off
defparam \inst|LessThan14~17 .lut_mask = 16'h004D;
defparam \inst|LessThan14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N20
cycloneive_lcell_comb \inst|LessThan14~19 (
// Equation(s):
// \inst|LessThan14~19_cout  = CARRY((\inst|Add3~16_combout  & (\inst|Add2~16_combout  & !\inst|LessThan14~17_cout )) # (!\inst|Add3~16_combout  & ((\inst|Add2~16_combout ) # (!\inst|LessThan14~17_cout ))))

	.dataa(\inst|Add3~16_combout ),
	.datab(\inst|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~17_cout ),
	.combout(),
	.cout(\inst|LessThan14~19_cout ));
// synopsys translate_off
defparam \inst|LessThan14~19 .lut_mask = 16'h004D;
defparam \inst|LessThan14~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N22
cycloneive_lcell_comb \inst|LessThan14~21 (
// Equation(s):
// \inst|LessThan14~21_cout  = CARRY((\inst|Add3~18_combout  & ((!\inst|LessThan14~19_cout ) # (!\inst|Add2~18_combout ))) # (!\inst|Add3~18_combout  & (!\inst|Add2~18_combout  & !\inst|LessThan14~19_cout )))

	.dataa(\inst|Add3~18_combout ),
	.datab(\inst|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~19_cout ),
	.combout(),
	.cout(\inst|LessThan14~21_cout ));
// synopsys translate_off
defparam \inst|LessThan14~21 .lut_mask = 16'h002B;
defparam \inst|LessThan14~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y52_N24
cycloneive_lcell_comb \inst|LessThan14~22 (
// Equation(s):
// \inst|LessThan14~22_combout  = (\inst|Add3~20_combout  & ((\inst|LessThan14~21_cout ) # (!\inst|Add2~20_combout ))) # (!\inst|Add3~20_combout  & (\inst|LessThan14~21_cout  & !\inst|Add2~20_combout ))

	.dataa(gnd),
	.datab(\inst|Add3~20_combout ),
	.datac(gnd),
	.datad(\inst|Add2~20_combout ),
	.cin(\inst|LessThan14~21_cout ),
	.combout(\inst|LessThan14~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~22 .lut_mask = 16'hC0FC;
defparam \inst|LessThan14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N28
cycloneive_lcell_comb \inst|RGB~6 (
// Equation(s):
// \inst|RGB~6_combout  = (\inst|Add5~22_combout  & (\inst|LessThan15~21_combout  & ((!\inst|LessThan14~22_combout ) # (!\inst|Add3~22_combout ))))

	.dataa(\inst|Add5~22_combout ),
	.datab(\inst|Add3~22_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(\inst|LessThan14~22_combout ),
	.cin(gnd),
	.combout(\inst|RGB~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~6 .lut_mask = 16'h20A0;
defparam \inst|RGB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y54_N0
cycloneive_mac_mult \inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.aclr(!\KEY[0]~input_o ),
	.ena(vcc),
	.dataa({\inst_gen|gen:xcounter[10]~q ,\inst_gen|gen:xcounter[9]~q ,\inst_gen|gen:xcounter[8]~q ,\inst_gen|gen:xcounter[7]~q ,\inst_gen|gen:xcounter[6]~q ,\inst_gen|gen:xcounter[5]~q ,\inst_gen|gen:xcounter[4]~q ,\inst_gen|gen:xcounter[3]~q ,\inst_gen|gen:xcounter[2]~q ,
\inst_gen|gen:xcounter[1]~q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst_gen|gen:xcounter[10]~q ,\inst_gen|gen:xcounter[9]~q ,\inst_gen|gen:xcounter[8]~q ,\inst_gen|gen:xcounter[7]~q ,\inst_gen|gen:xcounter[6]~q ,\inst_gen|gen:xcounter[5]~q ,\inst_gen|gen:xcounter[4]~q ,\inst_gen|gen:xcounter[3]~q ,\inst_gen|gen:xcounter[2]~q ,
\inst_gen|gen:xcounter[1]~q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N30
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst_gen|yrow [4] $ (\inst_gen|yrow [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst_gen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h0FF0;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N0
cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst_gen|yrow [6] $ (((\inst_gen|yrow [4] & \inst_gen|yrow [5])))

	.dataa(\inst_gen|yrow [6]),
	.datab(gnd),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst_gen|yrow [5]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h5AAA;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N26
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst_gen|yrow [7] $ (((\inst_gen|yrow [6] & (\inst_gen|yrow [5] & \inst_gen|yrow [4]))))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [4]),
	.datad(\inst_gen|yrow [7]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h7F80;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N28
cycloneive_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \inst|LessThan11~0_combout  $ (!\inst_gen|yrow [8])

	.dataa(gnd),
	.datab(\inst|LessThan11~0_combout ),
	.datac(\inst_gen|yrow [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'hC3C3;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N6
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \inst_gen|yrow [9] $ (((!\inst|LessThan11~0_combout  & !\inst_gen|yrow [8])))

	.dataa(gnd),
	.datab(\inst|LessThan11~0_combout ),
	.datac(\inst_gen|yrow [8]),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hFC03;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N24
cycloneive_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_combout  = (!\inst|LessThan11~0_combout  & (!\inst_gen|yrow [8] & !\inst_gen|yrow [9]))

	.dataa(gnd),
	.datab(\inst|LessThan11~0_combout ),
	.datac(\inst_gen|yrow [8]),
	.datad(\inst_gen|yrow [9]),
	.cin(gnd),
	.combout(\inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h0003;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y55_N0
cycloneive_mac_mult \inst|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Add0~5_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|Add0~5_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N12
cycloneive_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add1~1_cout ));
// synopsys translate_off
defparam \inst|Add1~1 .lut_mask = 16'h0088;
defparam \inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N14
cycloneive_lcell_comb \inst|Add1~3 (
// Equation(s):
// \inst|Add1~3_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & !\inst|Add1~1_cout )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\inst|Add1~1_cout ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1_cout ),
	.combout(),
	.cout(\inst|Add1~3_cout ));
// synopsys translate_off
defparam \inst|Add1~3 .lut_mask = 16'h0017;
defparam \inst|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N16
cycloneive_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT4  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\inst|Add1~3_cout )))) # (GND)
// \inst|Add1~5  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|Add1~3_cout ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// !\inst|Add1~3_cout )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3_cout ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h698E;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N20
cycloneive_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\inst|Add1~7 )))) # (GND)
// \inst|Add1~9  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|Add1~7 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & !\inst|Add1~7 
// )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N22
cycloneive_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst|Add1~9  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|Add1~9 ) # (GND)))))
// \inst|Add1~11  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst|Add1~9 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst|Add1~9 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N24
cycloneive_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|Add1~11 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// !\inst|Add1~11 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N0
cycloneive_lcell_comb \inst|Add1~20 (
// Equation(s):
// \inst|Add1~20_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\inst|Add1~19 )))) # (GND)
// \inst|Add1~21  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|Add1~19 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & 
// !\inst|Add1~19 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~19 ),
	.combout(\inst|Add1~20_combout ),
	.cout(\inst|Add1~21 ));
// synopsys translate_off
defparam \inst|Add1~20 .lut_mask = 16'h698E;
defparam \inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N2
cycloneive_lcell_comb \inst|Add1~22 (
// Equation(s):
// \inst|Add1~22_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst|Add1~21  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|Add1~21 ) # (GND)))))
// \inst|Add1~23  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst|Add1~21 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\inst|Add1~21 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~21 ),
	.combout(\inst|Add1~22_combout ),
	.cout(\inst|Add1~23 ));
// synopsys translate_off
defparam \inst|Add1~22 .lut_mask = 16'h9617;
defparam \inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N4
cycloneive_lcell_comb \inst|Add1~24 (
// Equation(s):
// \inst|Add1~24_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\inst|Add1~23 )))) # (GND)
// \inst|Add1~25  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|Add1~23 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & 
// !\inst|Add1~23 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~23 ),
	.combout(\inst|Add1~24_combout ),
	.cout(\inst|Add1~25 ));
// synopsys translate_off
defparam \inst|Add1~24 .lut_mask = 16'h698E;
defparam \inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N8
cycloneive_lcell_comb \inst|Add1~28 (
// Equation(s):
// \inst|Add1~28_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  $ (!\inst|Add1~27 )))) # (GND)
// \inst|Add1~29  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|Add1~27 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// !\inst|Add1~27 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~27 ),
	.combout(\inst|Add1~28_combout ),
	.cout(\inst|Add1~29 ));
// synopsys translate_off
defparam \inst|Add1~28 .lut_mask = 16'h698E;
defparam \inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N10
cycloneive_lcell_comb \inst|Add1~30 (
// Equation(s):
// \inst|Add1~30_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst|Add1~29  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Add1~29 ) # (GND)))))
// \inst|Add1~31  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst|Add1~29 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst|Add1~29 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~29 ),
	.combout(\inst|Add1~30_combout ),
	.cout(\inst|Add1~31 ));
// synopsys translate_off
defparam \inst|Add1~30 .lut_mask = 16'h9617;
defparam \inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N14
cycloneive_lcell_comb \inst|Add1~34 (
// Equation(s):
// \inst|Add1~34_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (\inst|Add1~33  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Add1~33 ) # (GND)))))
// \inst|Add1~35  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & !\inst|Add1~33 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\inst|Add1~33 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~33 ),
	.combout(\inst|Add1~34_combout ),
	.cout(\inst|Add1~35 ));
// synopsys translate_off
defparam \inst|Add1~34 .lut_mask = 16'h9617;
defparam \inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N26
cycloneive_lcell_comb \inst|LessThan13~4 (
// Equation(s):
// \inst|LessThan13~4_combout  = (!\inst|Add1~32_combout  & (!\inst|Add1~34_combout  & (!\inst|Add1~28_combout  & !\inst|Add1~30_combout )))

	.dataa(\inst|Add1~32_combout ),
	.datab(\inst|Add1~34_combout ),
	.datac(\inst|Add1~28_combout ),
	.datad(\inst|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~4 .lut_mask = 16'h0001;
defparam \inst|LessThan13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N16
cycloneive_lcell_comb \inst|Add1~36 (
// Equation(s):
// \inst|Add1~36_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (\inst|Add1~35  $ (GND))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (!\inst|Add1~35  & VCC))
// \inst|Add1~37  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & !\inst|Add1~35 ))

	.dataa(gnd),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~35 ),
	.combout(\inst|Add1~36_combout ),
	.cout(\inst|Add1~37 ));
// synopsys translate_off
defparam \inst|Add1~36 .lut_mask = 16'hC30C;
defparam \inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N18
cycloneive_lcell_comb \inst|Add1~38 (
// Equation(s):
// \inst|Add1~38_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|Add1~37 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|Add1~37 ) # (GND)))
// \inst|Add1~39  = CARRY((!\inst|Add1~37 ) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(gnd),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~37 ),
	.combout(\inst|Add1~38_combout ),
	.cout(\inst|Add1~39 ));
// synopsys translate_off
defparam \inst|Add1~38 .lut_mask = 16'h3C3F;
defparam \inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N28
cycloneive_lcell_comb \inst|LessThan13~5 (
// Equation(s):
// \inst|LessThan13~5_combout  = (!\inst|Add1~38_combout  & !\inst|Add1~36_combout )

	.dataa(gnd),
	.datab(\inst|Add1~38_combout ),
	.datac(gnd),
	.datad(\inst|Add1~36_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~5 .lut_mask = 16'h0033;
defparam \inst|LessThan13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N4
cycloneive_lcell_comb \inst|LessThan13~2 (
// Equation(s):
// \inst|LessThan13~2_combout  = (!\inst|Add1~6_combout  & (!\inst|Add1~4_combout  & (!\inst|Add1~10_combout  & !\inst|Add1~8_combout )))

	.dataa(\inst|Add1~6_combout ),
	.datab(\inst|Add1~4_combout ),
	.datac(\inst|Add1~10_combout ),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~2 .lut_mask = 16'h0001;
defparam \inst|LessThan13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N24
cycloneive_lcell_comb \inst|LessThan13~0 (
// Equation(s):
// \inst|LessThan13~0_combout  = (!\inst|Add1~26_combout  & (!\inst|Add1~22_combout  & (!\inst|Add1~24_combout  & !\inst|Add1~20_combout )))

	.dataa(\inst|Add1~26_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|Add1~24_combout ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~0 .lut_mask = 16'h0001;
defparam \inst|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N6
cycloneive_lcell_comb \inst|LessThan13~3 (
// Equation(s):
// \inst|LessThan13~3_combout  = (\inst|LessThan13~0_combout  & ((\inst|LessThan13~1_combout ) # ((!\inst|Add1~12_combout  & \inst|LessThan13~2_combout ))))

	.dataa(\inst|LessThan13~1_combout ),
	.datab(\inst|Add1~12_combout ),
	.datac(\inst|LessThan13~2_combout ),
	.datad(\inst|LessThan13~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~3 .lut_mask = 16'hBA00;
defparam \inst|LessThan13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N0
cycloneive_lcell_comb \inst|LessThan13~6 (
// Equation(s):
// \inst|LessThan13~6_combout  = (\inst|Add1~40_combout ) # ((\inst|LessThan13~4_combout  & (\inst|LessThan13~5_combout  & \inst|LessThan13~3_combout )))

	.dataa(\inst|Add1~40_combout ),
	.datab(\inst|LessThan13~4_combout ),
	.datac(\inst|LessThan13~5_combout ),
	.datad(\inst|LessThan13~3_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~6 .lut_mask = 16'hEAAA;
defparam \inst|LessThan13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N6
cycloneive_lcell_comb \inst|VGA_G[7]~2 (
// Equation(s):
// \inst|VGA_G[7]~2_combout  = (\inst|LSPflag~5_combout  & (!\inst|LSPflag~2_combout  & ((\inst|RGB~6_combout ) # (\inst|LessThan13~6_combout ))))

	.dataa(\inst|LSPflag~5_combout ),
	.datab(\inst|RGB~6_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|LessThan13~6_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[7]~2 .lut_mask = 16'h0A08;
defparam \inst|VGA_G[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N7
dffeas \inst1|VGA_G[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_G[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[7] .is_wysiwyg = "true";
defparam \inst1|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N20
cycloneive_lcell_comb \inst|LessThan14~24 (
// Equation(s):
// \inst|LessThan14~24_combout  = (\inst|Add3~22_combout  & \inst|LessThan14~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add3~22_combout ),
	.datad(\inst|LessThan14~22_combout ),
	.cin(gnd),
	.combout(\inst|LessThan14~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~24 .lut_mask = 16'hF000;
defparam \inst|LessThan14~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N24
cycloneive_lcell_comb \inst|VGA_G[6]~3 (
// Equation(s):
// \inst|VGA_G[6]~3_combout  = (!\inst|LessThan13~6_combout  & (!\inst|LSPflag~2_combout  & (\inst|LSPflag~5_combout  & \inst|LessThan14~24_combout )))

	.dataa(\inst|LessThan13~6_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|LSPflag~5_combout ),
	.datad(\inst|LessThan14~24_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[6]~3 .lut_mask = 16'h1000;
defparam \inst|VGA_G[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N25
dffeas \inst1|VGA_G[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_G[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[6] .is_wysiwyg = "true";
defparam \inst1|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N10
cycloneive_lcell_comb \inst|VGA_G[5]~4 (
// Equation(s):
// \inst|VGA_G[5]~4_combout  = (\inst|LSPflag~5_combout  & (!\inst|LSPflag~2_combout  & ((\inst|VGA_G[5]~8_combout ) # (\inst|LessThan13~6_combout ))))

	.dataa(\inst|VGA_G[5]~8_combout ),
	.datab(\inst|LSPflag~5_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|LessThan13~6_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[5]~4 .lut_mask = 16'h0C08;
defparam \inst|VGA_G[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N11
dffeas \inst1|VGA_G[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_G[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[5] .is_wysiwyg = "true";
defparam \inst1|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N2
cycloneive_lcell_comb \inst|VGA_G[4]~7 (
// Equation(s):
// \inst|VGA_G[4]~7_combout  = (!\inst|LSPflag~2_combout  & ((\inst|VGA_G[4]~6_combout ) # ((\inst|LSPflag~5_combout  & \inst|LessThan13~6_combout ))))

	.dataa(\inst|VGA_G[4]~6_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|LSPflag~5_combout ),
	.datad(\inst|LessThan13~6_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[4]~7 .lut_mask = 16'h3222;
defparam \inst|VGA_G[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N0
cycloneive_lcell_comb \inst1|VGA_G[4]~feeder (
// Equation(s):
// \inst1|VGA_G[4]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N1
dffeas \inst1|VGA_G[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[4] .is_wysiwyg = "true";
defparam \inst1|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N26
cycloneive_lcell_comb \inst1|VGA_G[3]~feeder (
// Equation(s):
// \inst1|VGA_G[3]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N27
dffeas \inst1|VGA_G[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[3] .is_wysiwyg = "true";
defparam \inst1|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N12
cycloneive_lcell_comb \inst1|VGA_G[2]~feeder (
// Equation(s):
// \inst1|VGA_G[2]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N13
dffeas \inst1|VGA_G[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_G[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[2] .is_wysiwyg = "true";
defparam \inst1|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N30
cycloneive_lcell_comb \inst1|VGA_G[1]~feeder (
// Equation(s):
// \inst1|VGA_G[1]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_G[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N31
dffeas \inst1|VGA_G[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_G[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[1] .is_wysiwyg = "true";
defparam \inst1|VGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N24
cycloneive_lcell_comb \inst1|VGA_G[0]~feeder (
// Equation(s):
// \inst1|VGA_G[0]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_G[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N25
dffeas \inst1|VGA_G[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_G[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_G[0] .is_wysiwyg = "true";
defparam \inst1|VGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N26
cycloneive_lcell_comb \inst|RGB~3 (
// Equation(s):
// \inst|RGB~3_combout  = (\inst|Add5~22_combout  & (\inst|LSPflag~5_combout  & (\inst|LessThan15~21_combout  & !\inst|LessThan14~24_combout )))

	.dataa(\inst|Add5~22_combout ),
	.datab(\inst|LSPflag~5_combout ),
	.datac(\inst|LessThan15~21_combout ),
	.datad(\inst|LessThan14~24_combout ),
	.cin(gnd),
	.combout(\inst|RGB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~3 .lut_mask = 16'h0080;
defparam \inst|RGB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N20
cycloneive_lcell_comb \inst|Add1~40 (
// Equation(s):
// \inst|Add1~40_combout  = \inst|Add1~39  $ (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.cin(\inst|Add1~39 ),
	.combout(\inst|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~40 .lut_mask = 16'hF00F;
defparam \inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N0
cycloneive_lcell_comb \inst|RGB~4 (
// Equation(s):
// \inst|RGB~4_combout  = (\inst|LessThan13~4_combout  & \inst|LessThan13~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|LessThan13~4_combout ),
	.datad(\inst|LessThan13~3_combout ),
	.cin(gnd),
	.combout(\inst|RGB~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~4 .lut_mask = 16'hF000;
defparam \inst|RGB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N10
cycloneive_lcell_comb \inst|RGB~5 (
// Equation(s):
// \inst|RGB~5_combout  = (\inst|LSPflag~5_combout  & ((\inst|Add1~40_combout ) # ((\inst|LessThan13~5_combout  & \inst|RGB~4_combout ))))

	.dataa(\inst|LSPflag~5_combout ),
	.datab(\inst|LessThan13~5_combout ),
	.datac(\inst|Add1~40_combout ),
	.datad(\inst|RGB~4_combout ),
	.cin(gnd),
	.combout(\inst|RGB~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~5 .lut_mask = 16'hA8A0;
defparam \inst|RGB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N30
cycloneive_lcell_comb \inst|VGA_R[7]~0 (
// Equation(s):
// \inst|VGA_R[7]~0_combout  = (!\inst|LSPflag~2_combout  & ((\inst|VGA_B[2]~4_combout ) # ((\inst|RGB~3_combout ) # (\inst|RGB~5_combout ))))

	.dataa(\inst|VGA_B[2]~4_combout ),
	.datab(\inst|RGB~3_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|RGB~5_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[7]~0 .lut_mask = 16'h0F0E;
defparam \inst|VGA_R[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N31
dffeas \inst1|VGA_R[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_R[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[7] .is_wysiwyg = "true";
defparam \inst1|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N12
cycloneive_lcell_comb \inst|VGA_R[6]~1 (
// Equation(s):
// \inst|VGA_R[6]~1_combout  = (!\inst|LSPflag~5_combout  & (!\inst|LSPflag~2_combout  & \inst|RGB~2_combout ))

	.dataa(gnd),
	.datab(\inst|LSPflag~5_combout ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|RGB~2_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[6]~1 .lut_mask = 16'h0300;
defparam \inst|VGA_R[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N13
dffeas \inst1|VGA_R[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_R[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[6] .is_wysiwyg = "true";
defparam \inst1|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N14
cycloneive_lcell_comb \inst1|VGA_R[5]~feeder (
// Equation(s):
// \inst1|VGA_R[5]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N15
dffeas \inst1|VGA_R[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[5] .is_wysiwyg = "true";
defparam \inst1|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N18
cycloneive_lcell_comb \inst1|VGA_R[4]~feeder (
// Equation(s):
// \inst1|VGA_R[4]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N19
dffeas \inst1|VGA_R[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[4] .is_wysiwyg = "true";
defparam \inst1|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N4
cycloneive_lcell_comb \inst1|VGA_R[3]~feeder (
// Equation(s):
// \inst1|VGA_R[3]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N5
dffeas \inst1|VGA_R[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[3] .is_wysiwyg = "true";
defparam \inst1|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y54_N8
cycloneive_lcell_comb \inst|VGA_R[2]~2 (
// Equation(s):
// \inst|VGA_R[2]~2_combout  = (!\inst|LSPflag~2_combout  & ((\inst|LessThan13~6_combout ) # ((\inst|RGB~6_combout ) # (!\inst|LSPflag~5_combout ))))

	.dataa(\inst|LessThan13~6_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|LSPflag~5_combout ),
	.datad(\inst|RGB~6_combout ),
	.cin(gnd),
	.combout(\inst|VGA_R[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_R[2]~2 .lut_mask = 16'h3323;
defparam \inst|VGA_R[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y54_N9
dffeas \inst1|VGA_R[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_R[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[2] .is_wysiwyg = "true";
defparam \inst1|VGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y54_N3
dffeas \inst1|VGA_R[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|VGA_G[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[1] .is_wysiwyg = "true";
defparam \inst1|VGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y55_N22
cycloneive_lcell_comb \inst1|VGA_R[0]~feeder (
// Equation(s):
// \inst1|VGA_R[0]~feeder_combout  = \inst|VGA_G[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|VGA_G[4]~7_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_R[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|VGA_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y55_N23
dffeas \inst1|VGA_R[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|VGA_R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_R[0] .is_wysiwyg = "true";
defparam \inst1|VGA_R[0] .power_up = "low";
// synopsys translate_on

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

endmodule
