
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202302081344]     |
 |                                                                            |
 |  Copyright (C) 2012 - 2023 YosysHQ GmbH                                    |
 |                                                                            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26 (git sha1 7e588664e, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module seq_detector.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing seq_detector.$verific$state_reg$seq_detector.sv:13$49 ($aldff): ALOAD=\reset, AD=5'00001, D=\next, Q=\state
Replacing seq_detector.$verific$detect_out_reg$seq_detector.sv:30$62 ($aldff): ALOAD=\reset, AD=1'0, D=$verific$n55$7, Q=\detect_out
Replacing seq_detector.$auto$verificsva.cc:362:getAccept$232 ($adff): ARST=\reset, D=$auto$verificsva.cc:293:getAccept$119, Q=$auto$verificsva.cc:293:getAccept$190
Replacing seq_detector.$auto$verificsva.cc:362:getAccept$153 ($adff): ARST=\reset, D=$auto$rtlil.cc:2429:And$129, Q=$auto$verificsva.cc:293:getAccept$119
Replacing seq_detector.$auto$verificsva.cc:362:getAccept$152 ($adff): ARST=\reset, D=$auto$rtlil.cc:2429:And$139, Q=$auto$verificsva.cc:293:getAccept$117
Replacing seq_detector.$auto$verificsva.cc:362:getAccept$151 ($adff): ARST=\reset, D=$auto$rtlil.cc:2429:And$123, Q=$auto$verificsva.cc:293:getAccept$114
Replacing seq_detector.$auto$verificsva.cc:362:getAccept$150 ($adff): ARST=\reset, D=\seq_in, Q=$auto$verificsva.cc:293:getAccept$112
Replacing seq_detector.$auto$verificsva.cc:1814:import$240 ($adff): ARST=\reset, D=$auto$rtlil.cc:2429:And$205, Q=$auto$verificsva.cc:1812:import$238
Replacing seq_detector.$auto$verificsva.cc:1814:import$174 ($adff): ARST=\reset, D=$auto$rtlil.cc:2403:ReduceOr$166, Q=$auto$verificsva.cc:1812:import$172
Replacing seq_detector.$auto$verificsva.cc:1814:import$104 ($adff): ARST=\reset, D=$auto$rtlil.cc:2399:Not$96, Q=$auto$verificsva.cc:1812:import$102
Replacing seq_detector.$auto$verificsva.cc:1813:import$239 ($adff): ARST=\reset, D=1'1, Q=$auto$verificsva.cc:1811:import$237
Replacing seq_detector.$auto$verificsva.cc:1813:import$173 ($adff): ARST=\reset, D=$auto$rtlil.cc:2399:Not$168, Q=$auto$verificsva.cc:1811:import$171
Replacing seq_detector.$auto$verificsva.cc:1813:import$103 ($adff): ARST=\reset, D=$auto$rtlil.cc:2399:Not$98, Q=$auto$verificsva.cc:1811:import$101

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq_detector..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq_detector..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module seq_detector...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq_detector.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\seq_detector'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq_detector..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq_detector..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: e1fb2b80da, CPU: user 0.01s system 0.01s, MEM: 21.52 MB peak
Yosys 0.26 (git sha1 7e588664e, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 37% 4x opt_clean (0 sec), 12% 1x opt_expr (0 sec), ...
