#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558437f736a0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x558437f9faf0_0 .var/i "errores", 31 0;
v0x558437f9fbf0_0 .var "t_A", 3 0;
v0x558437f9fcb0_0 .var "t_B", 3 0;
v0x558437f9fd50_0 .var "t_Op", 1 0;
v0x558437f9fe10_0 .net "t_R", 3 0, L_0x558437fa4890;  1 drivers
v0x558437f9ff70_0 .net "t_c", 0 0, L_0x558437fa2520;  1 drivers
v0x558437fa0010_0 .var "t_l", 0 0;
v0x558437fa0100_0 .net "t_s", 0 0, L_0x558437fa5060;  1 drivers
v0x558437fa01a0_0 .net "t_z", 0 0, L_0x558437fa4f50;  1 drivers
S_0x558437f72590 .scope task, "check" "check" 2 47, 2 47 0, S_0x558437f736a0;
 .timescale -9 -11;
v0x558437f62210_0 .var "flag_carry", 0 0;
v0x558437f92bb0_0 .var "flag_sign", 0 0;
v0x558437f92c70_0 .var "flag_zero", 0 0;
v0x558437f92d10_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x558437fa0010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x558437f9fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x558437f9fd50_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x558437f9fbf0_0;
    %load/vec4 v0x558437f9fcb0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558437f92d10_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x558437f9fbf0_0;
    %load/vec4 v0x558437f9fcb0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558437f92d10_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x558437f9fbf0_0;
    %load/vec4 v0x558437f9fcb0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558437f92d10_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x558437f9fbf0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558437f92d10_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x558437f62210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x558437f92bb0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558437f9fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x558437f9fd50_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x558437f9fbf0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x558437f92d10_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x558437f9fcb0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x558437f92d10_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x558437f9fbf0_0;
    %pad/u 5;
    %load/vec4 v0x558437f9fcb0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x558437f92d10_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x558437f9fbf0_0;
    %pad/u 5;
    %load/vec4 v0x558437f9fcb0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x558437f92d10_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x558437f92d10_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x558437f62210_0, 0, 1;
    %load/vec4 v0x558437f92d10_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x558437f92bb0_0, 0, 1;
    %load/vec4 v0x558437f92bb0_0;
    %load/vec4 v0x558437fa0100_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x558437f62210_0;
    %load/vec4 v0x558437f9ff70_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x558437f9faf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558437f9faf0_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x558437fa0010_0, v0x558437f9fd50_0, v0x558437f9fbf0_0, v0x558437f9fcb0_0 {0 0 0};
    %load/vec4 v0x558437f92bb0_0;
    %load/vec4 v0x558437fa0100_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x558437f92bb0_0, v0x558437fa0100_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x558437f62210_0;
    %load/vec4 v0x558437f9ff70_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x558437f62210_0, v0x558437f9ff70_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x558437f92d10_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x558437f92c70_0, 0, 1;
    %load/vec4 v0x558437f92d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x558437f9fe10_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x558437f92c70_0;
    %load/vec4 v0x558437fa01a0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x558437f9faf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558437f9faf0_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x558437fa0010_0, v0x558437f9fd50_0, v0x558437f9fbf0_0, v0x558437f9fcb0_0 {0 0 0};
    %load/vec4 v0x558437f92d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x558437f9fe10_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x558437f92d10_0, 0, 4>, v0x558437f9fe10_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x558437f92c70_0;
    %load/vec4 v0x558437fa01a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x558437f92c70_0, v0x558437fa01a0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x558437f92df0 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x558437f736a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x558437fa4c20 .functor OR 1, L_0x558437fa4a50, L_0x558437fa4b80, C4<0>, C4<0>;
L_0x558437fa4d30 .functor OR 1, L_0x558437fa4c20, L_0x558437fa4c90, C4<0>, C4<0>;
L_0x558437fa4e40 .functor OR 1, L_0x558437fa4d30, L_0x558437fa4da0, C4<0>, C4<0>;
L_0x558437fa4f50 .functor NOT 1, L_0x558437fa4e40, C4<0>, C4<0>, C4<0>;
L_0x558437fa5340 .functor OR 1, v0x558437fa0010_0, L_0x558437fa5260, C4<0>, C4<0>;
L_0x558437fa5450 .functor OR 1, v0x558437fa0010_0, L_0x558437fa53b0, C4<0>, C4<0>;
L_0x558437fa5640 .functor OR 1, L_0x558437fa5450, L_0x558437fa5550, C4<0>, C4<0>;
L_0x558437fa5750 .functor NOT 1, v0x558437fa0010_0, C4<0>, C4<0>, C4<0>;
L_0x558437fa58b0 .functor NOT 1, L_0x558437fa5810, C4<0>, C4<0>, C4<0>;
L_0x558437fa5970 .functor AND 1, L_0x558437fa5750, L_0x558437fa58b0, C4<1>, C4<1>;
L_0x558437fa5ae0 .functor NOT 1, v0x558437fa0010_0, C4<0>, C4<0>, C4<0>;
L_0x558437fa5c50 .functor AND 1, L_0x558437fa5ae0, L_0x558437fa5b50, C4<1>, C4<1>;
L_0x558437fa5d30 .functor OR 1, L_0x558437fa5970, L_0x558437fa5c50, C4<0>, C4<0>;
L_0x558437fa60f0 .functor NOT 1, L_0x558437fa5e40, C4<0>, C4<0>, C4<0>;
L_0x558437fa5cc0 .functor OR 1, L_0x558437fa60f0, L_0x558437fa6230, C4<0>, C4<0>;
v0x558437f9d7e0_0 .net "A", 3 0, v0x558437f9fbf0_0;  1 drivers
v0x558437f9d910_0 .net "ALUOp", 1 0, v0x558437f9fd50_0;  1 drivers
v0x558437f9d9d0_0 .net "B", 3 0, v0x558437f9fcb0_0;  1 drivers
v0x558437f9da70_0 .net "OP1", 3 0, L_0x558437fa0240;  1 drivers
v0x558437f9db10_0 .net "OP2", 3 0, L_0x558437fa0600;  1 drivers
v0x558437f9dc20_0 .net "R", 3 0, L_0x558437fa4890;  alias, 1 drivers
v0x558437f9dce0_0 .net *"_s10", 0 0, L_0x558437fa4d30;  1 drivers
v0x558437f9dda0_0 .net *"_s13", 0 0, L_0x558437fa4da0;  1 drivers
v0x558437f9de80_0 .net *"_s14", 0 0, L_0x558437fa4e40;  1 drivers
v0x558437f9df60_0 .net *"_s21", 0 0, L_0x558437fa5260;  1 drivers
v0x558437f9e040_0 .net *"_s25", 0 0, L_0x558437fa53b0;  1 drivers
v0x558437f9e120_0 .net *"_s26", 0 0, L_0x558437fa5450;  1 drivers
v0x558437f9e200_0 .net *"_s29", 0 0, L_0x558437fa5550;  1 drivers
v0x558437f9e2e0_0 .net *"_s3", 0 0, L_0x558437fa4a50;  1 drivers
v0x558437f9e3c0_0 .net *"_s32", 0 0, L_0x558437fa5750;  1 drivers
v0x558437f9e4a0_0 .net *"_s35", 0 0, L_0x558437fa5810;  1 drivers
v0x558437f9e580_0 .net *"_s36", 0 0, L_0x558437fa58b0;  1 drivers
v0x558437f9e660_0 .net *"_s38", 0 0, L_0x558437fa5970;  1 drivers
v0x558437f9e740_0 .net *"_s40", 0 0, L_0x558437fa5ae0;  1 drivers
v0x558437f9e820_0 .net *"_s43", 0 0, L_0x558437fa5b50;  1 drivers
v0x558437f9e900_0 .net *"_s44", 0 0, L_0x558437fa5c50;  1 drivers
v0x558437f9e9e0_0 .net *"_s49", 0 0, L_0x558437fa5e40;  1 drivers
v0x558437f9eac0_0 .net *"_s5", 0 0, L_0x558437fa4b80;  1 drivers
v0x558437f9eba0_0 .net *"_s50", 0 0, L_0x558437fa60f0;  1 drivers
v0x558437f9ec80_0 .net *"_s53", 0 0, L_0x558437fa6230;  1 drivers
v0x558437f9ed60_0 .net *"_s6", 0 0, L_0x558437fa4c20;  1 drivers
v0x558437f9ee40_0 .net *"_s9", 0 0, L_0x558437fa4c90;  1 drivers
v0x558437f9ef20_0 .net "carry", 0 0, L_0x558437fa2520;  alias, 1 drivers
v0x558437f9efc0_0 .net "cin0", 0 0, L_0x558437fa5cc0;  1 drivers
v0x558437f9f0b0_0 .net "cpl", 0 0, L_0x558437fa5d30;  1 drivers
v0x558437f9f150_0 .net "l", 0 0, v0x558437fa0010_0;  1 drivers
v0x558437f9f1f0_0 .net "mux2_out", 3 0, L_0x558437fa0400;  1 drivers
v0x558437f9f2e0_0 .net "op1_A", 0 0, L_0x558437fa5340;  1 drivers
v0x558437f9f590_0 .net "op2_B", 0 0, L_0x558437fa5640;  1 drivers
v0x558437f9f660_0 .net "sign", 0 0, L_0x558437fa5060;  alias, 1 drivers
v0x558437f9f700_0 .net "sum4_out", 3 0, L_0x558437fa2cc0;  1 drivers
v0x558437f9f7f0_0 .net "ul4_out", 3 0, L_0x558437fa44e0;  1 drivers
v0x558437f9f8e0_0 .net "zero", 0 0, L_0x558437fa4f50;  alias, 1 drivers
L_0x558437fa4a50 .part L_0x558437fa4890, 0, 1;
L_0x558437fa4b80 .part L_0x558437fa4890, 1, 1;
L_0x558437fa4c90 .part L_0x558437fa4890, 2, 1;
L_0x558437fa4da0 .part L_0x558437fa4890, 3, 1;
L_0x558437fa5060 .part L_0x558437fa4890, 3, 1;
L_0x558437fa5260 .part v0x558437f9fd50_0, 1, 1;
L_0x558437fa53b0 .part v0x558437f9fd50_0, 1, 1;
L_0x558437fa5550 .part v0x558437f9fd50_0, 0, 1;
L_0x558437fa5810 .part v0x558437f9fd50_0, 1, 1;
L_0x558437fa5b50 .part v0x558437f9fd50_0, 0, 1;
L_0x558437fa5e40 .part v0x558437f9fd50_0, 1, 1;
L_0x558437fa6230 .part v0x558437f9fd50_0, 0, 1;
S_0x558437f93100 .scope module, "compl1_1" "compl1" 3 8, 4 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x558437fa04e0 .functor NOT 4, L_0x558437fa0400, C4<0000>, C4<0000>, C4<0000>;
v0x558437f93340_0 .net "Inp", 3 0, L_0x558437fa0400;  alias, 1 drivers
v0x558437f93440_0 .net "Out", 3 0, L_0x558437fa0600;  alias, 1 drivers
v0x558437f93520_0 .net *"_s0", 3 0, L_0x558437fa04e0;  1 drivers
v0x558437f935e0_0 .net "cpl", 0 0, L_0x558437fa5d30;  alias, 1 drivers
L_0x558437fa0600 .functor MUXZ 4, L_0x558437fa0400, L_0x558437fa04e0, L_0x558437fa5d30, C4<>;
S_0x558437f93720 .scope module, "mux2_4_1" "mux2_4" 3 6, 5 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7f3fa5900018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x558437f938f0_0 .net "A", 3 0, L_0x7f3fa5900018;  1 drivers
v0x558437f939d0_0 .net "B", 3 0, v0x558437f9fbf0_0;  alias, 1 drivers
v0x558437f93ab0_0 .net "Out", 3 0, L_0x558437fa0240;  alias, 1 drivers
v0x558437f93b70_0 .net "s", 0 0, L_0x558437fa5340;  alias, 1 drivers
L_0x558437fa0240 .functor MUXZ 4, L_0x7f3fa5900018, v0x558437f9fbf0_0, L_0x558437fa5340, C4<>;
S_0x558437f93cb0 .scope module, "mux2_4_2" "mux2_4" 3 7, 5 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x558437f93eb0_0 .net "A", 3 0, v0x558437f9fbf0_0;  alias, 1 drivers
v0x558437f93fa0_0 .net "B", 3 0, v0x558437f9fcb0_0;  alias, 1 drivers
v0x558437f94060_0 .net "Out", 3 0, L_0x558437fa0400;  alias, 1 drivers
v0x558437f94160_0 .net "s", 0 0, L_0x558437fa5640;  alias, 1 drivers
L_0x558437fa0400 .functor MUXZ 4, v0x558437f9fbf0_0, v0x558437f9fcb0_0, L_0x558437fa5640, C4<>;
S_0x558437f942b0 .scope module, "mux2_4_3" "mux2_4" 3 11, 5 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x558437f944f0_0 .net "A", 3 0, L_0x558437fa2cc0;  alias, 1 drivers
v0x558437f945f0_0 .net "B", 3 0, L_0x558437fa44e0;  alias, 1 drivers
v0x558437f946d0_0 .net "Out", 3 0, L_0x558437fa4890;  alias, 1 drivers
v0x558437f947c0_0 .net "s", 0 0, v0x558437fa0010_0;  alias, 1 drivers
L_0x558437fa4890 .functor MUXZ 4, L_0x558437fa2cc0, L_0x558437fa44e0, v0x558437fa0010_0, C4<>;
S_0x558437f94930 .scope module, "sum4_1" "sum4" 3 9, 6 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x558437f983c0_0 .net "A", 3 0, L_0x558437fa0240;  alias, 1 drivers
v0x558437f984a0_0 .net "B", 3 0, L_0x558437fa0600;  alias, 1 drivers
v0x558437f98570_0 .net "S", 3 0, L_0x558437fa2cc0;  alias, 1 drivers
v0x558437f98670_0 .net "c_in", 0 0, L_0x558437fa5cc0;  alias, 1 drivers
v0x558437f98740_0 .net "c_out", 0 0, L_0x558437fa2520;  alias, 1 drivers
v0x558437f987e0_0 .net "carry1", 0 0, L_0x558437fa0770;  1 drivers
v0x558437f988d0_0 .net "carry2", 0 0, L_0x558437fa1140;  1 drivers
v0x558437f989c0_0 .net "carry3", 0 0, L_0x558437fa1b30;  1 drivers
L_0x558437fa0f60 .part L_0x558437fa0240, 0, 1;
L_0x558437fa1050 .part L_0x558437fa0600, 0, 1;
L_0x558437fa1920 .part L_0x558437fa0240, 1, 1;
L_0x558437fa1a10 .part L_0x558437fa0600, 1, 1;
L_0x558437fa2300 .part L_0x558437fa0240, 2, 1;
L_0x558437fa23f0 .part L_0x558437fa0600, 2, 1;
L_0x558437fa2cc0 .concat8 [ 1 1 1 1], L_0x558437fa0810, L_0x558437fa11e0, L_0x558437fa1bd0, L_0x558437fa2650;
L_0x558437fa2ea0 .part L_0x558437fa0240, 3, 1;
L_0x558437fa2fe0 .part L_0x558437fa0600, 3, 1;
S_0x558437f94b50 .scope module, "fa_0" "fa" 6 5, 7 1 0, S_0x558437f94930;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f3fa59000a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f94d40_0 .net *"_s10", 0 0, L_0x7f3fa59000a8;  1 drivers
v0x558437f94e40_0 .net *"_s11", 1 0, L_0x558437fa0b10;  1 drivers
v0x558437f94f20_0 .net *"_s13", 1 0, L_0x558437fa0cf0;  1 drivers
L_0x7f3fa59000f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f95010_0 .net *"_s16", 0 0, L_0x7f3fa59000f0;  1 drivers
v0x558437f950f0_0 .net *"_s17", 1 0, L_0x558437fa0e20;  1 drivers
v0x558437f95220_0 .net *"_s3", 1 0, L_0x558437fa0900;  1 drivers
L_0x7f3fa5900060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f95300_0 .net *"_s6", 0 0, L_0x7f3fa5900060;  1 drivers
v0x558437f953e0_0 .net *"_s7", 1 0, L_0x558437fa09f0;  1 drivers
v0x558437f954c0_0 .net "a", 0 0, L_0x558437fa0f60;  1 drivers
v0x558437f95580_0 .net "b", 0 0, L_0x558437fa1050;  1 drivers
v0x558437f95640_0 .net "c_in", 0 0, L_0x558437fa5cc0;  alias, 1 drivers
v0x558437f95700_0 .net "c_out", 0 0, L_0x558437fa0770;  alias, 1 drivers
v0x558437f957c0_0 .net "sum", 0 0, L_0x558437fa0810;  1 drivers
L_0x558437fa0770 .part L_0x558437fa0e20, 1, 1;
L_0x558437fa0810 .part L_0x558437fa0e20, 0, 1;
L_0x558437fa0900 .concat [ 1 1 0 0], L_0x558437fa0f60, L_0x7f3fa5900060;
L_0x558437fa09f0 .concat [ 1 1 0 0], L_0x558437fa1050, L_0x7f3fa59000a8;
L_0x558437fa0b10 .arith/sum 2, L_0x558437fa0900, L_0x558437fa09f0;
L_0x558437fa0cf0 .concat [ 1 1 0 0], L_0x558437fa5cc0, L_0x7f3fa59000f0;
L_0x558437fa0e20 .arith/sum 2, L_0x558437fa0b10, L_0x558437fa0cf0;
S_0x558437f95920 .scope module, "fa_1" "fa" 6 6, 7 1 0, S_0x558437f94930;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f3fa5900180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f95b40_0 .net *"_s10", 0 0, L_0x7f3fa5900180;  1 drivers
v0x558437f95c20_0 .net *"_s11", 1 0, L_0x558437fa1530;  1 drivers
v0x558437f95d00_0 .net *"_s13", 1 0, L_0x558437fa1670;  1 drivers
L_0x7f3fa59001c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f95df0_0 .net *"_s16", 0 0, L_0x7f3fa59001c8;  1 drivers
v0x558437f95ed0_0 .net *"_s17", 1 0, L_0x558437fa17e0;  1 drivers
v0x558437f96000_0 .net *"_s3", 1 0, L_0x558437fa12d0;  1 drivers
L_0x7f3fa5900138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f960e0_0 .net *"_s6", 0 0, L_0x7f3fa5900138;  1 drivers
v0x558437f961c0_0 .net *"_s7", 1 0, L_0x558437fa1410;  1 drivers
v0x558437f962a0_0 .net "a", 0 0, L_0x558437fa1920;  1 drivers
v0x558437f96360_0 .net "b", 0 0, L_0x558437fa1a10;  1 drivers
v0x558437f96420_0 .net "c_in", 0 0, L_0x558437fa0770;  alias, 1 drivers
v0x558437f964c0_0 .net "c_out", 0 0, L_0x558437fa1140;  alias, 1 drivers
v0x558437f96560_0 .net "sum", 0 0, L_0x558437fa11e0;  1 drivers
L_0x558437fa1140 .part L_0x558437fa17e0, 1, 1;
L_0x558437fa11e0 .part L_0x558437fa17e0, 0, 1;
L_0x558437fa12d0 .concat [ 1 1 0 0], L_0x558437fa1920, L_0x7f3fa5900138;
L_0x558437fa1410 .concat [ 1 1 0 0], L_0x558437fa1a10, L_0x7f3fa5900180;
L_0x558437fa1530 .arith/sum 2, L_0x558437fa12d0, L_0x558437fa1410;
L_0x558437fa1670 .concat [ 1 1 0 0], L_0x558437fa0770, L_0x7f3fa59001c8;
L_0x558437fa17e0 .arith/sum 2, L_0x558437fa1530, L_0x558437fa1670;
S_0x558437f966f0 .scope module, "fa_2" "fa" 6 7, 7 1 0, S_0x558437f94930;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f3fa5900258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f96920_0 .net *"_s10", 0 0, L_0x7f3fa5900258;  1 drivers
v0x558437f96a00_0 .net *"_s11", 1 0, L_0x558437fa1f60;  1 drivers
v0x558437f96ae0_0 .net *"_s13", 1 0, L_0x558437fa2050;  1 drivers
L_0x7f3fa59002a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f96bd0_0 .net *"_s16", 0 0, L_0x7f3fa59002a0;  1 drivers
v0x558437f96cb0_0 .net *"_s17", 1 0, L_0x558437fa21c0;  1 drivers
v0x558437f96de0_0 .net *"_s3", 1 0, L_0x558437fa1cc0;  1 drivers
L_0x7f3fa5900210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f96ec0_0 .net *"_s6", 0 0, L_0x7f3fa5900210;  1 drivers
v0x558437f96fa0_0 .net *"_s7", 1 0, L_0x558437fa1db0;  1 drivers
v0x558437f97080_0 .net "a", 0 0, L_0x558437fa2300;  1 drivers
v0x558437f971d0_0 .net "b", 0 0, L_0x558437fa23f0;  1 drivers
v0x558437f97290_0 .net "c_in", 0 0, L_0x558437fa1140;  alias, 1 drivers
v0x558437f97330_0 .net "c_out", 0 0, L_0x558437fa1b30;  alias, 1 drivers
v0x558437f973d0_0 .net "sum", 0 0, L_0x558437fa1bd0;  1 drivers
L_0x558437fa1b30 .part L_0x558437fa21c0, 1, 1;
L_0x558437fa1bd0 .part L_0x558437fa21c0, 0, 1;
L_0x558437fa1cc0 .concat [ 1 1 0 0], L_0x558437fa2300, L_0x7f3fa5900210;
L_0x558437fa1db0 .concat [ 1 1 0 0], L_0x558437fa23f0, L_0x7f3fa5900258;
L_0x558437fa1f60 .arith/sum 2, L_0x558437fa1cc0, L_0x558437fa1db0;
L_0x558437fa2050 .concat [ 1 1 0 0], L_0x558437fa1140, L_0x7f3fa59002a0;
L_0x558437fa21c0 .arith/sum 2, L_0x558437fa1f60, L_0x558437fa2050;
S_0x558437f97560 .scope module, "fa_3" "fa" 6 8, 7 1 0, S_0x558437f94930;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f3fa5900330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f97760_0 .net *"_s10", 0 0, L_0x7f3fa5900330;  1 drivers
v0x558437f97860_0 .net *"_s11", 1 0, L_0x558437fa28d0;  1 drivers
v0x558437f97940_0 .net *"_s13", 1 0, L_0x558437fa2a10;  1 drivers
L_0x7f3fa5900378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f97a30_0 .net *"_s16", 0 0, L_0x7f3fa5900378;  1 drivers
v0x558437f97b10_0 .net *"_s17", 1 0, L_0x558437fa2b80;  1 drivers
v0x558437f97c40_0 .net *"_s3", 1 0, L_0x558437fa26f0;  1 drivers
L_0x7f3fa59002e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558437f97d20_0 .net *"_s6", 0 0, L_0x7f3fa59002e8;  1 drivers
v0x558437f97e00_0 .net *"_s7", 1 0, L_0x558437fa27e0;  1 drivers
v0x558437f97ee0_0 .net "a", 0 0, L_0x558437fa2ea0;  1 drivers
v0x558437f98030_0 .net "b", 0 0, L_0x558437fa2fe0;  1 drivers
v0x558437f980f0_0 .net "c_in", 0 0, L_0x558437fa1b30;  alias, 1 drivers
v0x558437f98190_0 .net "c_out", 0 0, L_0x558437fa2520;  alias, 1 drivers
v0x558437f98230_0 .net "sum", 0 0, L_0x558437fa2650;  1 drivers
L_0x558437fa2520 .part L_0x558437fa2b80, 1, 1;
L_0x558437fa2650 .part L_0x558437fa2b80, 0, 1;
L_0x558437fa26f0 .concat [ 1 1 0 0], L_0x558437fa2ea0, L_0x7f3fa59002e8;
L_0x558437fa27e0 .concat [ 1 1 0 0], L_0x558437fa2fe0, L_0x7f3fa5900330;
L_0x558437fa28d0 .arith/sum 2, L_0x558437fa26f0, L_0x558437fa27e0;
L_0x558437fa2a10 .concat [ 1 1 0 0], L_0x558437fa1b30, L_0x7f3fa5900378;
L_0x558437fa2b80 .arith/sum 2, L_0x558437fa28d0, L_0x558437fa2a10;
S_0x558437f98ad0 .scope module, "ul4_1" "ul4" 3 10, 8 1 0, S_0x558437f92df0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x558437f9d400_0 .net "A", 3 0, L_0x558437fa0240;  alias, 1 drivers
v0x558437f9d510_0 .net "B", 3 0, L_0x558437fa0600;  alias, 1 drivers
v0x558437f9d620_0 .net "Out", 3 0, L_0x558437fa44e0;  alias, 1 drivers
v0x558437f9d6c0_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
L_0x558437fa3510 .part L_0x558437fa0240, 0, 1;
L_0x558437fa35b0 .part L_0x558437fa0600, 0, 1;
L_0x558437fa39e0 .part L_0x558437fa0240, 1, 1;
L_0x558437fa3a80 .part L_0x558437fa0600, 1, 1;
L_0x558437fa3f40 .part L_0x558437fa0240, 2, 1;
L_0x558437fa3fe0 .part L_0x558437fa0600, 2, 1;
L_0x558437fa44e0 .concat8 [ 1 1 1 1], v0x558437f99680_0, v0x558437f9a810_0, v0x558437f9b9c0_0, v0x558437f9cba0_0;
L_0x558437fa4670 .part L_0x558437fa0240, 3, 1;
L_0x558437fa4760 .part L_0x558437fa0600, 3, 1;
S_0x558437f98d10 .scope module, "cl_0" "cl" 8 3, 9 1 0, S_0x558437f98ad0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x558437fa0bb0 .functor AND 1, L_0x558437fa3510, L_0x558437fa35b0, C4<1>, C4<1>;
L_0x558437fa3230 .functor OR 1, L_0x558437fa3510, L_0x558437fa35b0, C4<0>, C4<0>;
L_0x558437fa3390 .functor XOR 1, L_0x558437fa3510, L_0x558437fa35b0, C4<0>, C4<0>;
L_0x558437fa3450 .functor NOT 1, L_0x558437fa3510, C4<0>, C4<0>, C4<0>;
v0x558437f99800_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f998e0_0 .net "a", 0 0, L_0x558437fa3510;  1 drivers
v0x558437f99980_0 .net "and_out", 0 0, L_0x558437fa0bb0;  1 drivers
v0x558437f99a80_0 .net "b", 0 0, L_0x558437fa35b0;  1 drivers
v0x558437f99b20_0 .net "not_out", 0 0, L_0x558437fa3450;  1 drivers
v0x558437f99c10_0 .net "or_out", 0 0, L_0x558437fa3230;  1 drivers
v0x558437f99ce0_0 .net "out", 0 0, v0x558437f99680_0;  1 drivers
v0x558437f99db0_0 .net "xor_out", 0 0, L_0x558437fa3390;  1 drivers
S_0x558437f98f70 .scope module, "mux_cl" "mux4_1" 9 10, 10 1 0, S_0x558437f98d10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x558437f99250_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f99350_0 .net "a", 0 0, L_0x558437fa0bb0;  alias, 1 drivers
v0x558437f99410_0 .net "b", 0 0, L_0x558437fa3230;  alias, 1 drivers
v0x558437f994b0_0 .net "c", 0 0, L_0x558437fa3390;  alias, 1 drivers
v0x558437f99570_0 .net "d", 0 0, L_0x558437fa3450;  alias, 1 drivers
v0x558437f99680_0 .var "out", 0 0;
E_0x558437f2c250/0 .event edge, v0x558437f99250_0, v0x558437f99570_0, v0x558437f994b0_0, v0x558437f99410_0;
E_0x558437f2c250/1 .event edge, v0x558437f99350_0;
E_0x558437f2c250 .event/or E_0x558437f2c250/0, E_0x558437f2c250/1;
S_0x558437f99eb0 .scope module, "cl_1" "cl" 8 4, 9 1 0, S_0x558437f98ad0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x558437fa3650 .functor AND 1, L_0x558437fa39e0, L_0x558437fa3a80, C4<1>, C4<1>;
L_0x558437fa36c0 .functor OR 1, L_0x558437fa39e0, L_0x558437fa3a80, C4<0>, C4<0>;
L_0x558437fa37d0 .functor XOR 1, L_0x558437fa39e0, L_0x558437fa3a80, C4<0>, C4<0>;
L_0x558437fa3890 .functor NOT 1, L_0x558437fa39e0, C4<0>, C4<0>, C4<0>;
v0x558437f9a990_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9aa70_0 .net "a", 0 0, L_0x558437fa39e0;  1 drivers
v0x558437f9ab30_0 .net "and_out", 0 0, L_0x558437fa3650;  1 drivers
v0x558437f9ac00_0 .net "b", 0 0, L_0x558437fa3a80;  1 drivers
v0x558437f9aca0_0 .net "not_out", 0 0, L_0x558437fa3890;  1 drivers
v0x558437f9ad90_0 .net "or_out", 0 0, L_0x558437fa36c0;  1 drivers
v0x558437f9ae60_0 .net "out", 0 0, v0x558437f9a810_0;  1 drivers
v0x558437f9af30_0 .net "xor_out", 0 0, L_0x558437fa37d0;  1 drivers
S_0x558437f9a0f0 .scope module, "mux_cl" "mux4_1" 9 10, 10 1 0, S_0x558437f99eb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x558437f9a3b0_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9a4e0_0 .net "a", 0 0, L_0x558437fa3650;  alias, 1 drivers
v0x558437f9a5a0_0 .net "b", 0 0, L_0x558437fa36c0;  alias, 1 drivers
v0x558437f9a640_0 .net "c", 0 0, L_0x558437fa37d0;  alias, 1 drivers
v0x558437f9a700_0 .net "d", 0 0, L_0x558437fa3890;  alias, 1 drivers
v0x558437f9a810_0 .var "out", 0 0;
E_0x558437f2a660/0 .event edge, v0x558437f99250_0, v0x558437f9a700_0, v0x558437f9a640_0, v0x558437f9a5a0_0;
E_0x558437f2a660/1 .event edge, v0x558437f9a4e0_0;
E_0x558437f2a660 .event/or E_0x558437f2a660/0, E_0x558437f2a660/1;
S_0x558437f9b030 .scope module, "cl_2" "cl" 8 5, 9 1 0, S_0x558437f98ad0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x558437fa3bb0 .functor AND 1, L_0x558437fa3f40, L_0x558437fa3fe0, C4<1>, C4<1>;
L_0x558437fa3c20 .functor OR 1, L_0x558437fa3f40, L_0x558437fa3fe0, C4<0>, C4<0>;
L_0x558437fa3d30 .functor XOR 1, L_0x558437fa3f40, L_0x558437fa3fe0, C4<0>, C4<0>;
L_0x558437fa3df0 .functor NOT 1, L_0x558437fa3f40, C4<0>, C4<0>, C4<0>;
v0x558437f9bb80_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9bc60_0 .net "a", 0 0, L_0x558437fa3f40;  1 drivers
v0x558437f9bd20_0 .net "and_out", 0 0, L_0x558437fa3bb0;  1 drivers
v0x558437f9bdf0_0 .net "b", 0 0, L_0x558437fa3fe0;  1 drivers
v0x558437f9be90_0 .net "not_out", 0 0, L_0x558437fa3df0;  1 drivers
v0x558437f9bf80_0 .net "or_out", 0 0, L_0x558437fa3c20;  1 drivers
v0x558437f9c050_0 .net "out", 0 0, v0x558437f9b9c0_0;  1 drivers
v0x558437f9c120_0 .net "xor_out", 0 0, L_0x558437fa3d30;  1 drivers
S_0x558437f9b2a0 .scope module, "mux_cl" "mux4_1" 9 10, 10 1 0, S_0x558437f9b030;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x558437f9b540_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9b6b0_0 .net "a", 0 0, L_0x558437fa3bb0;  alias, 1 drivers
v0x558437f9b770_0 .net "b", 0 0, L_0x558437fa3c20;  alias, 1 drivers
v0x558437f9b840_0 .net "c", 0 0, L_0x558437fa3d30;  alias, 1 drivers
v0x558437f9b900_0 .net "d", 0 0, L_0x558437fa3df0;  alias, 1 drivers
v0x558437f9b9c0_0 .var "out", 0 0;
E_0x558437f76a50/0 .event edge, v0x558437f99250_0, v0x558437f9b900_0, v0x558437f9b840_0, v0x558437f9b770_0;
E_0x558437f76a50/1 .event edge, v0x558437f9b6b0_0;
E_0x558437f76a50 .event/or E_0x558437f76a50/0, E_0x558437f76a50/1;
S_0x558437f9c220 .scope module, "cl_3" "cl" 8 6, 9 1 0, S_0x558437f98ad0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x558437fa4150 .functor AND 1, L_0x558437fa4670, L_0x558437fa4760, C4<1>, C4<1>;
L_0x558437fa41c0 .functor OR 1, L_0x558437fa4670, L_0x558437fa4760, C4<0>, C4<0>;
L_0x558437fa42d0 .functor XOR 1, L_0x558437fa4670, L_0x558437fa4760, C4<0>, C4<0>;
L_0x558437fa4390 .functor NOT 1, L_0x558437fa4670, C4<0>, C4<0>, C4<0>;
v0x558437f9cd60_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9ce40_0 .net "a", 0 0, L_0x558437fa4670;  1 drivers
v0x558437f9cf00_0 .net "and_out", 0 0, L_0x558437fa4150;  1 drivers
v0x558437f9cfd0_0 .net "b", 0 0, L_0x558437fa4760;  1 drivers
v0x558437f9d070_0 .net "not_out", 0 0, L_0x558437fa4390;  1 drivers
v0x558437f9d160_0 .net "or_out", 0 0, L_0x558437fa41c0;  1 drivers
v0x558437f9d230_0 .net "out", 0 0, v0x558437f9cba0_0;  1 drivers
v0x558437f9d300_0 .net "xor_out", 0 0, L_0x558437fa42d0;  1 drivers
S_0x558437f9c460 .scope module, "mux_cl" "mux4_1" 9 10, 10 1 0, S_0x558437f9c220;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x558437f9c760_0 .net "S", 1 0, v0x558437f9fd50_0;  alias, 1 drivers
v0x558437f9c840_0 .net "a", 0 0, L_0x558437fa4150;  alias, 1 drivers
v0x558437f9c900_0 .net "b", 0 0, L_0x558437fa41c0;  alias, 1 drivers
v0x558437f9c9d0_0 .net "c", 0 0, L_0x558437fa42d0;  alias, 1 drivers
v0x558437f9ca90_0 .net "d", 0 0, L_0x558437fa4390;  alias, 1 drivers
v0x558437f9cba0_0 .var "out", 0 0;
E_0x558437f9c6d0/0 .event edge, v0x558437f99250_0, v0x558437f9ca90_0, v0x558437f9c9d0_0, v0x558437f9c900_0;
E_0x558437f9c6d0/1 .event edge, v0x558437f9c840_0;
E_0x558437f9c6d0 .event/or E_0x558437f9c6d0/0, E_0x558437f9c6d0/1;
    .scope S_0x558437f98f70;
T_1 ;
    %wait E_0x558437f2c250;
    %load/vec4 v0x558437f99250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x558437f99350_0;
    %store/vec4 v0x558437f99680_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x558437f99410_0;
    %store/vec4 v0x558437f99680_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x558437f994b0_0;
    %store/vec4 v0x558437f99680_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x558437f99570_0;
    %store/vec4 v0x558437f99680_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558437f9a0f0;
T_2 ;
    %wait E_0x558437f2a660;
    %load/vec4 v0x558437f9a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x558437f9a4e0_0;
    %store/vec4 v0x558437f9a810_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x558437f9a5a0_0;
    %store/vec4 v0x558437f9a810_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x558437f9a640_0;
    %store/vec4 v0x558437f9a810_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x558437f9a700_0;
    %store/vec4 v0x558437f9a810_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558437f9b2a0;
T_3 ;
    %wait E_0x558437f76a50;
    %load/vec4 v0x558437f9b540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x558437f9b6b0_0;
    %store/vec4 v0x558437f9b9c0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x558437f9b770_0;
    %store/vec4 v0x558437f9b9c0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x558437f9b840_0;
    %store/vec4 v0x558437f9b9c0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x558437f9b900_0;
    %store/vec4 v0x558437f9b9c0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558437f9c460;
T_4 ;
    %wait E_0x558437f9c6d0;
    %load/vec4 v0x558437f9c760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x558437f9c840_0;
    %store/vec4 v0x558437f9cba0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x558437f9c900_0;
    %store/vec4 v0x558437f9cba0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x558437f9c9d0_0;
    %store/vec4 v0x558437f9cba0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x558437f9ca90_0;
    %store/vec4 v0x558437f9cba0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558437f736a0;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x558437f9fbf0_0, v0x558437f9fcb0_0, v0x558437fa0010_0, v0x558437f9fd50_0, v0x558437f9fe10_0, v0x558437fa01a0_0, v0x558437f9ff70_0, v0x558437fa0100_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558437f9faf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558437fa0010_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558437f9fd50_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558437f9fbf0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558437f9fcb0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x558437f72590;
    %join;
    %load/vec4 v0x558437f9fcb0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558437f9fcb0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x558437f9fbf0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558437f9fbf0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x558437f9fd50_0;
    %addi 1, 0, 2;
    %store/vec4 v0x558437f9fd50_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x558437fa0010_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x558437fa0010_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x558437f9faf0_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
