$date
	Wed Mar  1 20:40:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module pc_tb $end
$scope module dut $end
$var wire 1 ! jmp_en $end
$var wire 6 " jmp_target [5:0] $end
$var wire 6 # program_counter [5:0] $end
$var wire 1 $ rst $end
$var wire 1 % clk $end
$var reg 6 & counter [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
1$
bx #
b101 "
0!
$end
#300
0$
#500
b0 #
b0 &
1%
#600
1$
#1000
0%
#1500
b1 #
b1 &
1%
#2000
0%
#2500
b10 #
b10 &
1%
#3000
0%
#3400
1!
#3500
b111 #
b111 &
1%
#3900
0!
#4000
0%
#4500
b1000 #
b1000 &
1%
#5000
0%
#5500
b1001 #
b1001 &
1%
#5900
