{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496804571812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496804571816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 10:02:51 2017 " "Processing started: Wed Jun 07 10:02:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496804571816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496804571816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496804571816 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496804572141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(54) " "Verilog HDL information at snake.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(93) " "Verilog HDL information at snake.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(131) " "Verilog HDL information at snake.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(184) " "Verilog HDL information at snake.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(189) " "Verilog HDL information at snake.v(189): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(191) " "Verilog HDL information at snake.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804580277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE snake.v(34) " "Verilog HDL Declaration information at snake.v(34): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496804580277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snake.v 8 8 " "Using design file snake.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Found entity 1: Snake" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_reduce " "Found entity 2: clk_reduce" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_gen " "Found entity 3: VGA_gen" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "4 appleLocation " "Found entity 4: appleLocation" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "5 randomGrid " "Found entity 5: randomGrid" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "6 updateClk " "Found entity 6: updateClk" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "7 led7seg " "Found entity 7: led7seg" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""} { "Info" "ISGN_ENTITY_NAME" "8 BCDcounter " "Found entity 8: BCDcounter" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804580279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496804580279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snake " "Elaborating entity \"Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496804580280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxSize snake.v(35) " "Verilog HDL or VHDL warning at snake.v(35): object \"maxSize\" assigned a value but never read" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496804580282 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 snake.v(127) " "Verilog HDL assignment warning at snake.v(127): truncated value with size 4 to match size of target (2)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580284 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp snake.v(100) " "Verilog HDL Always Construct warning at snake.v(100): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496804580285 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control snake.v(100) " "Verilog HDL Always Construct warning at snake.v(100): inferring latch(es) for variable \"control\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496804580285 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(144) " "Verilog HDL assignment warning at snake.v(144): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580351 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(145) " "Verilog HDL assignment warning at snake.v(145): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580351 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(146) " "Verilog HDL assignment warning at snake.v(146): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580351 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(147) " "Verilog HDL assignment warning at snake.v(147): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580351 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 snake.v(185) " "Verilog HDL assignment warning at snake.v(185): truncated value with size 32 to match size of target (7)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580441 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] snake.v(100) " "Inferred latch for \"control\[0\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580619 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] snake.v(100) " "Inferred latch for \"control\[1\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580619 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] snake.v(100) " "Inferred latch for \"control\[2\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580619 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[3\] snake.v(100) " "Inferred latch for \"control\[3\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580619 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] snake.v(100) " "Inferred latch for \"temp\[0\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580620 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] snake.v(100) " "Inferred latch for \"temp\[1\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804580620 "|Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce clk_reduce:reduce1 " "Elaborating entity \"clk_reduce\" for hierarchy \"clk_reduce:reduce1\"" {  } { { "snake.v" "reduce1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804580962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_gen VGA_gen:gen1 " "Elaborating entity \"VGA_gen\" for hierarchy \"VGA_gen:gen1\"" {  } { { "snake.v" "gen1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804580974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(251) " "Verilog HDL assignment warning at snake.v(251): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580975 "|Snake|VGA_gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(262) " "Verilog HDL assignment warning at snake.v(262): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580975 "|Snake|VGA_gen:gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomGrid randomGrid:rand1 " "Elaborating entity \"randomGrid\" for hierarchy \"randomGrid:rand1\"" {  } { { "snake.v" "rand1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804580991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(316) " "Verilog HDL assignment warning at snake.v(316): truncated value with size 32 to match size of target (6)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580991 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(318) " "Verilog HDL assignment warning at snake.v(318): truncated value with size 32 to match size of target (6)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580991 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(326) " "Verilog HDL assignment warning at snake.v(326): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580992 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(336) " "Verilog HDL assignment warning at snake.v(336): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804580992 "|Snake|randomGrid:rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateClk updateClk:UPDATE " "Elaborating entity \"updateClk\" for hierarchy \"updateClk:UPDATE\"" {  } { { "snake.v" "UPDATE" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804581006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 snake.v(350) " "Verilog HDL assignment warning at snake.v(350): truncated value with size 32 to match size of target (22)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804581007 "|Snake|updateClk:UPDATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:LED1 " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:LED1\"" {  } { { "snake.v" "LED1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804581022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcounter BCDcounter:C1 " "Elaborating entity \"BCDcounter\" for hierarchy \"BCDcounter:C1\"" {  } { { "snake.v" "C1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804581036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(393) " "Verilog HDL assignment warning at snake.v(393): truncated value with size 32 to match size of target (4)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804581037 "|Snake|BCDcounter:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(398) " "Verilog HDL assignment warning at snake.v(398): truncated value with size 32 to match size of target (4)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804581037 "|Snake|BCDcounter:C1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control\[1\] " "Latch control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp\[1\] " "Ports D and ENA on the latch are fed by the same signal temp\[1\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804586068 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804586068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control\[0\] " "Latch control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp\[0\] " "Ports D and ENA on the latch are fed by the same signal temp\[0\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804586068 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804586068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Latch temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA direction\[3\] " "Ports D and ENA on the latch are fed by the same signal direction\[3\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804586068 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804586068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Latch temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA direction\[2\] " "Ports D and ENA on the latch are fed by the same signal direction\[2\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804586068 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804586068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496804592713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496804598223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.map.smsg " "Generated suppressed messages file C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496804598436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496804599092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804599092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KB_clk " "No output dependent on input pin \"KB_clk\"" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804599555 "|Snake|KB_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804599555 "|Snake|data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496804599555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10344 " "Implemented 10344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496804599555 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496804599555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10294 " "Implemented 10294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496804599555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496804599555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496804599608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 10:03:19 2017 " "Processing ended: Wed Jun 07 10:03:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496804599608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496804599608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496804599608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496804599608 ""}
