# DPLL-Sat-Solver

## This project is an implementation done for the course EE 677 (Foundations of VLSI Cad) done at IIT Bombay, under Prof Virendra Singh.

### This project is a simple Sat Solver using the DPLL algorithm, where the literals are chosen through a simple weight heuristic.
