Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct  4 15:59:55 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MyHexDecoder_timing_summary_routed.rpt -pb MyHexDecoder_timing_summary_routed.pb -rpx MyHexDecoder_timing_summary_routed.rpx -warn_on_violation
| Design       : MyHexDecoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.353ns  (logic 5.436ns (37.870%)  route 8.918ns (62.130%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           4.369     5.879    piData_IBUF[2]
    SLICE_X50Y110        LUT4 (Prop_lut4_I2_O)        0.148     6.027 r  poHexValue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.548    10.575    poHexValue_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.778    14.353 r  poHexValue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.353    poHexValue[0]
    T9                                                                r  poHexValue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[3]
                            (input port)
  Destination:            poHexValue[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.470ns  (logic 5.410ns (40.164%)  route 8.060ns (59.836%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piData[3] (IN)
                         net (fo=0)                   0.000     0.000    piData[3]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piData_IBUF[3]_inst/O
                         net (fo=7, routed)           6.152     7.693    piData_IBUF[3]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.152     7.845 r  poHexValue_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     9.753    poHexValue_OBUF[4]
    J3                   OBUF (Prop_obuf_I_O)         3.716    13.470 r  poHexValue_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.470    poHexValue[4]
    J3                                                                r  poHexValue[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[3]
                            (input port)
  Destination:            poHexValue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.384ns  (logic 5.423ns (40.519%)  route 7.961ns (59.481%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piData[3] (IN)
                         net (fo=0)                   0.000     0.000    piData[3]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piData_IBUF[3]_inst/O
                         net (fo=7, routed)           5.930     7.471    piData_IBUF[3]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.150     7.621 r  poHexValue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.031     9.653    poHexValue_OBUF[2]
    H5                   OBUF (Prop_obuf_I_O)         3.732    13.384 r  poHexValue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.384    poHexValue[2]
    H5                                                                r  poHexValue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[3]
                            (input port)
  Destination:            poHexValue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.166ns  (logic 5.176ns (39.314%)  route 7.990ns (60.686%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piData[3] (IN)
                         net (fo=0)                   0.000     0.000    piData[3]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piData_IBUF[3]_inst/O
                         net (fo=7, routed)           5.930     7.471    piData_IBUF[3]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.595 r  poHexValue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.656    poHexValue_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.166 r  poHexValue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.166    poHexValue[1]
    J5                                                                r  poHexValue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[3]
                            (input port)
  Destination:            poHexValue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.063ns  (logic 5.181ns (39.662%)  route 7.882ns (60.338%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piData[3] (IN)
                         net (fo=0)                   0.000     0.000    piData[3]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piData_IBUF[3]_inst/O
                         net (fo=7, routed)           6.152     7.693    piData_IBUF[3]
    SLICE_X89Y109        LUT4 (Prop_lut4_I0_O)        0.124     7.817 r  poHexValue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.730     9.547    poHexValue_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.063 r  poHexValue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.063    poHexValue[3]
    K1                                                                r  poHexValue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[1]
                            (input port)
  Destination:            poHexValue[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 5.172ns (40.581%)  route 7.572ns (59.419%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  piData[1] (IN)
                         net (fo=0)                   0.000     0.000    piData[1]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  piData_IBUF[1]_inst/O
                         net (fo=7, routed)           5.912     7.424    piData_IBUF[1]
    SLICE_X89Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.548 r  poHexValue_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     9.208    poHexValue_OBUF[5]
    G3                   OBUF (Prop_obuf_I_O)         3.536    12.744 r  poHexValue_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.744    poHexValue[5]
    G3                                                                r  poHexValue[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.672ns  (logic 5.175ns (40.842%)  route 7.496ns (59.158%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           4.369     5.879    piData_IBUF[2]
    SLICE_X50Y110        LUT4 (Prop_lut4_I1_O)        0.124     6.003 r  poHexValue_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.127     9.130    poHexValue_OBUF[6]
    G6                   OBUF (Prop_obuf_I_O)         3.542    12.672 r  poHexValue_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.672    poHexValue[6]
    G6                                                                r  poHexValue[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piData[1]
                            (input port)
  Destination:            poHexValue[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.319ns  (logic 1.567ns (36.293%)  route 2.751ns (63.707%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  piData[1] (IN)
                         net (fo=0)                   0.000     0.000    piData[1]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  piData_IBUF[1]_inst/O
                         net (fo=7, routed)           1.687     1.966    piData_IBUF[1]
    SLICE_X50Y110        LUT4 (Prop_lut4_I3_O)        0.045     2.011 r  poHexValue_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.064     3.076    poHexValue_OBUF[6]
    G6                   OBUF (Prop_obuf_I_O)         1.243     4.319 r  poHexValue_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.319    poHexValue[6]
    G6                                                                r  poHexValue[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[0]
                            (input port)
  Destination:            poHexValue[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.335ns  (logic 1.580ns (36.446%)  route 2.755ns (63.554%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  piData[0] (IN)
                         net (fo=0)                   0.000     0.000    piData[0]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  piData_IBUF[0]_inst/O
                         net (fo=7, routed)           2.423     2.722    piData_IBUF[0]
    SLICE_X89Y109        LUT4 (Prop_lut4_I1_O)        0.045     2.767 r  poHexValue_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.332     3.098    poHexValue_OBUF[5]
    G3                   OBUF (Prop_obuf_I_O)         1.237     4.335 r  poHexValue_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.335    poHexValue[5]
    G3                                                                r  poHexValue[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.429ns  (logic 1.538ns (34.728%)  route 2.891ns (65.272%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           2.525     2.802    piData_IBUF[2]
    SLICE_X89Y109        LUT4 (Prop_lut4_I1_O)        0.045     2.847 r  poHexValue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.366     3.213    poHexValue_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.216     4.429 r  poHexValue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.429    poHexValue[3]
    K1                                                                r  poHexValue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.541ns  (logic 1.534ns (33.771%)  route 3.007ns (66.229%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           2.524     2.801    piData_IBUF[2]
    SLICE_X89Y109        LUT4 (Prop_lut4_I1_O)        0.045     2.846 r  poHexValue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.483     3.329    poHexValue_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.541 r  poHexValue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.541    poHexValue[1]
    J5                                                                r  poHexValue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.547ns  (logic 1.602ns (35.237%)  route 2.945ns (64.763%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           2.525     2.802    piData_IBUF[2]
    SLICE_X89Y109        LUT4 (Prop_lut4_I1_O)        0.049     2.851 r  poHexValue_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     3.271    poHexValue_OBUF[4]
    J3                   OBUF (Prop_obuf_I_O)         1.277     4.547 r  poHexValue_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.547    poHexValue[4]
    J3                                                                r  poHexValue[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[2]
                            (input port)
  Destination:            poHexValue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.602ns  (logic 1.617ns (35.148%)  route 2.984ns (64.852%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piData[2] (IN)
                         net (fo=0)                   0.000     0.000    piData[2]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piData_IBUF[2]_inst/O
                         net (fo=7, routed)           2.524     2.801    piData_IBUF[2]
    SLICE_X89Y109        LUT4 (Prop_lut4_I2_O)        0.048     2.849 r  poHexValue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.460     3.309    poHexValue_OBUF[2]
    H5                   OBUF (Prop_obuf_I_O)         1.293     4.602 r  poHexValue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.602    poHexValue[2]
    H5                                                                r  poHexValue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piData[1]
                            (input port)
  Destination:            poHexValue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.047ns  (logic 1.668ns (33.056%)  route 3.378ns (66.944%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  piData[1] (IN)
                         net (fo=0)                   0.000     0.000    piData[1]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  piData_IBUF[1]_inst/O
                         net (fo=7, routed)           1.687     1.966    piData_IBUF[1]
    SLICE_X50Y110        LUT4 (Prop_lut4_I3_O)        0.048     2.014 r  poHexValue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.691     3.706    poHexValue_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         1.341     5.047 r  poHexValue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.047    poHexValue[0]
    T9                                                                r  poHexValue[0] (OUT)
  -------------------------------------------------------------------    -------------------





