{"Title": "A 1-GS/s 6\u201a\u00c4\u00ec8-b Cryo-CMOS SAR ADC for Quantum Computing", "Authors": ["g. kiene", "r. w. j. overwater", "a. catania", "a. g. sreenivasulu", "p. bruschi", "e. charbon", "m. babaie", "f. sebastiano"], "Pub Date": "2023-06-27", "Abstract": "this article presents a two times interleaved loop unrolled sar analog to digital converter  adc  operational from 300 down to 4.2 k. the 6\u201a\u00e4\u00ec8 bit resolution and the sampling speed up to 1 gs s are targeted at digitizing the multi channel frequency multiplexed input in a spin qubit reflectometry readout for quantum computing. to optimize the circuit for the altered device behavior at cryogenic temperatures a modified common mode switching scheme is adopted as well as a flexible calibration. the design is implemented in 40 nm cmos technology and achieves 36.2 db signal to noise and distortion ratio  sndr  for nyquist input at 4.2 k while maintaining a walden figure of merit  fom textsubscript w  of 200 pj conv step  for a 10.8 mw power consumption  including the clock receiver and 15 pj conv step  for a 0.8 mw power consumption  for just the core adc. with these specifications the adc can support the simultaneous readout of 20 qubit channels with a power consumption of 0.5 mw qubit thus advancing toward the full integration of the cryogenic readout for future large scale quantum processors.", "Doi": "10.1109/JSSC.2023.3237603", "Key Words": ["analog-to-digital converter (adc)", "cryo-cmos", "loop unrolled", "quantum computing", "sar", "variable common mode"]}