digraph "CFG for '_Z7rotate2PffS_iiiiii' function" {
	label="CFG for '_Z7rotate2PffS_iiiiii' function";

	Node0x552b7c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = mul nsw i32 %4, %3\l  %20 = mul nsw i32 %19, %5\l  %21 = icmp slt i32 %18, %20\l  br i1 %21, label %22, label %41\l|{<s0>T|<s1>F}}"];
	Node0x552b7c0:s0 -> Node0x552e370;
	Node0x552b7c0:s1 -> Node0x552e400;
	Node0x552e370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%22:\l22:                                               \l  %23 = add nsw i32 %18, %6\l  %24 = srem i32 %23, %3\l  %25 = sdiv i32 %18, %3\l  %26 = add nsw i32 %25, %7\l  %27 = srem i32 %26, %4\l  %28 = mul nsw i32 %27, %3\l  %29 = add nsw i32 %28, %24\l  %30 = sdiv i32 %18, %19\l  %31 = add nsw i32 %30, %8\l  %32 = srem i32 %31, %5\l  %33 = mul nsw i32 %32, %19\l  %34 = add nsw i32 %29, %33\l  %35 = sext i32 %18 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %37, %1\l  %39 = sext i32 %34 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %2, i64 %39\l  store float %38, float addrspace(1)* %40, align 4, !tbaa !7\l  br label %41\l}"];
	Node0x552e370 -> Node0x552e400;
	Node0x552e400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  ret void\l}"];
}
